Analysis & Synthesis report for top_de2_115
Fri Feb 12 04:27:05 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_irq_state
 12. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state
 13. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state
 14. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_mmc_reset_state
 15. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state
 16. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state
 17. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state
 18. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state
 19. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state
 20. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state
 21. State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state
 22. State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_rd_req_state
 23. State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_wr_state
 24. State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_main_state
 25. State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state
 26. State Machine - |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_state
 27. State Machine - |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_state
 28. State Machine - |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state
 29. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state
 30. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state
 31. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state
 32. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_state
 33. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state
 34. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state
 35. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_state
 36. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|b_state
 37. State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state
 38. State Machine - |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|b_get_state
 39. State Machine - |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state
 40. Registers Protected by Synthesis
 41. Logic Cells Representing Combinational Loops
 42. Registers Duplicated to Honor Maximum Fanout Requirements
 43. Registers Removed During Synthesis
 44. Removed Registers Triggering Further Register Optimizations
 45. General Register Statistics
 46. Inverted Register Statistics
 47. Physical Synthesis Netlist Optimizations
 48. Registers Added for RAM Pass-Through Logic
 49. Registers Packed Into Inferred Megafunctions
 50. Multiplexer Restructuring Statistics (Restructuring Performed)
 51. Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE
 52. Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 53. Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 54. Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE
 55. Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 56. Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 57. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL
 58. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 59. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 60. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 61. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 62. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram
 63. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 64. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 65. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 66. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 67. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP
 68. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP
 69. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP
 70. Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1
 71. Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ
 72. Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE
 73. Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO
 74. Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ
 75. Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE
 76. Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ
 77. Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE
 78. Source assignments for altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated
 79. Source assignments for sld_signaltap:auto_signaltap_0
 80. Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_fsd1:auto_generated
 81. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated
 82. Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0|altsyncram_3sd1:auto_generated
 83. Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated
 84. Source assignments for keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_3pd1:auto_generated
 85. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_mcc1:auto_generated
 86. Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_mcc1:auto_generated
 87. Source assignments for memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_qsg1:auto_generated
 88. Parameter Settings for User Entity Instance: global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component
 89. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR
 90. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE
 91. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 92. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 93. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr
 94. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr
 95. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr
 96. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE
 97. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ
 98. Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE
 99. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE
104. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component
105. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE
106. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC
107. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT
108. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER
109. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component
112. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component
113. Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE
114. Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT
115. Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL
116. Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER
117. Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN
118. Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO
119. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO
120. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO
121. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER
122. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP
123. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC
124. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER
125. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP
126. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP
127. Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC
128. Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO
129. Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0
130. Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1
131. Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ
132. Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE
133. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE
134. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO
135. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ
136. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE
137. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ
138. Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE
139. Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO
140. Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO
141. Parameter Settings for User Entity Instance: altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component
142. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
143. Parameter Settings for Inferred Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0
144. Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0
145. Parameter Settings for Inferred Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0
146. Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0
147. Parameter Settings for Inferred Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0
148. Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0
149. Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0
150. Parameter Settings for Inferred Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0
151. Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|lpm_mult:Mult0
152. altpll Parameter Settings by Entity Instance
153. altsyncram Parameter Settings by Entity Instance
154. scfifo Parameter Settings by Entity Instance
155. lpm_mult Parameter Settings by Entity Instance
156. Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO"
157. Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO"
158. Port Connectivity Checks: "memory_if:MEMIF"
159. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER"
160. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO"
161. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER"
162. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24"
163. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17"
164. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16"
165. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1"
166. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0"
167. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER"
168. Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE"
169. Port Connectivity Checks: "mmc_top:DEVICE_MMC"
170. Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0"
171. Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO"
172. Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL"
173. Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE"
174. Port Connectivity Checks: "vga_display:DEVICE_DISPLAY"
175. Port Connectivity Checks: "sci_top:DEVICE_SCI|uart:UARTMOD"
176. Port Connectivity Checks: "sci_top:DEVICE_SCI"
177. Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO"
178. Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD"
179. Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL"
180. Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT"
181. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC"
182. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_H"
183. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_L"
184. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE"
185. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER"
186. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE"
187. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP"
188. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH"
189. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST"
190. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR"
191. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1"
192. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0"
193. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION"
194. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE"
195. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR"
196. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH"
197. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE"
198. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL"
199. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA"
200. Port Connectivity Checks: "mist32_mist32e_rs0:TARGET"
201. Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE"
202. Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI"
203. Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE"
204. Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM"
205. Port Connectivity Checks: "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL"
206. Port Connectivity Checks: "global_clock:GLOBAL_CLOCK"
207. SignalTap II Logic Analyzer Settings
208. Post-Synthesis Netlist Statistics for Top Partition
209. Elapsed Time Per Partition
210. Connections to In-System Debugging Instance "auto_signaltap_0"
211. Analysis & Synthesis Messages
212. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 12 04:27:04 2016       ;
; Quartus Prime Version              ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                      ; top_de2_115                                 ;
; Top-level Entity Name              ; top_de2_115                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 40,092                                      ;
;     Total combinational functions  ; 29,968                                      ;
;     Dedicated logic registers      ; 16,863                                      ;
; Total registers                    ; 16863                                       ;
; Total pins                         ; 189                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,405,312                                   ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top_de2_115        ; top_de2_115        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                     ; Library         ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; ../../src/device/mmc/mmc_async_fifo_double_flipflop.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_async_fifo_double_flipflop.sv                                                                                              ;                 ;
; ../../src/device/mmc/mmc_async_fifo.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_async_fifo.sv                                                                                                              ;                 ;
; ../../src/device/mmc/mmc_spi_async_transfer_layer.v                                                                             ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_spi_async_transfer_layer.v                                                                                                 ;                 ;
; src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv                                                                 ;                 ;
; src/iboot_rom/iboot_rom_showahead_async_fifo.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_showahead_async_fifo.sv                                                                                 ;                 ;
; src/iboot_rom/iboot_rom_de2_115.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_de2_115.sv                                                                                              ;                 ;
; src/iboot_rom/iboot_rom_asmi_reader.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_asmi_reader.sv                                                                                          ;                 ;
; src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v                                                       ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v                                                       ; altera_asmi_rom ;
; src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v                            ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v                            ; altera_asmi_rom ;
; ../../../mist32e10fa/src/core/allocate/allocate_system_register.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_system_register.sv                                                                                                       ;                 ;
; ../../../mist32e10fa/src/core/allocate/allocate_general_register.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_general_register.sv                                                                                                      ;                 ;
; ../../../mist32e10fa/src/core/allocate/allocate_frcr_timer.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_frcr_timer.sv                                                                                                            ;                 ;
; ../../../mist32e10fa/src/core/allocate/allocate.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv                                                                                                                       ;                 ;
; ../../../mist32e10fa/src/core/decode/decode_function.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/decode/decode.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv                                                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_sys_reg.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_sys_reg.sv                                                                                                                 ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_shift_decoder.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift_decoder.sv                                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_shift.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift.sv                                                                                                                   ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_mul.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv                                                                                                                     ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_logic_decoder.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv                                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_logic.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic.sv                                                                                                                   ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_load_store.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_store.sv                                                                                                              ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_load_data.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_data.sv                                                                                                               ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_jump.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_jump.sv                                                                                                                    ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_forwarding_register.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding_register.sv                                                                                                     ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_forwarding.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding.sv                                                                                                              ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_flag_register.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_flag_register.sv                                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_branch_predict.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv                                                                                                          ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_branch.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch.sv                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_adder_calc.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder_calc.sv                                                                                                              ;                 ;
; ../../../mist32e10fa/src/core/execute/execute_adder.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv                                                                                                                   ;                 ;
; ../../../mist32e10fa/src/core/execute/execute.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv                                                                                                                         ;                 ;
; ../../../mist32e10fa/src/core/fetch/fetch_branch_predictor.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv                                                                                                            ;                 ;
; ../../../mist32e10fa/src/core/fetch/fetch_branch_cache.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_cache.sv                                                                                                                ;                 ;
; ../../../mist32e10fa/src/core/fetch/fetch.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv                                                                                                                             ;                 ;
; ../../../mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv                                                                                                   ;                 ;
; ../../../mist32e10fa/src/core/interrupt_control/interrupt_control.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv                                                                                                     ;                 ;
; ../../../mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv                                                                                       ;                 ;
; ../../../mist32e10fa/src/core/l1_data/l1_data_cache.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv                                                                                                                   ;                 ;
; ../../../mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv                                                                                       ;                 ;
; ../../../mist32e10fa/src/core/l1_inst/l1_inst_cache.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv                                                                                                                   ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv                                                                                            ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv                                                                                              ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv                                                                                              ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv                                                                                          ;                 ;
; ../../../mist32e10fa/src/core/pipeline_control/pipeline_control.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv                                                                                                       ;                 ;
; ../../../mist32e10fa/src/core/load_store_pipe_arbiter.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/load_store_pipe_arbiter.sv                                                                                                                 ;                 ;
; ../../../mist32e10fa/src/core/core_pipeline.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv                                                                                                                           ;                 ;
; ../../../mist32e10fa/src/core/core.sv                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/core/core.sv                                                                                                                                    ;                 ;
; ../../../mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv                                                                                                       ;                 ;
; ../../../mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv                                                                              ;                 ;
; ../../../mist32e10fa/src/mist32e10fa.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv                                                                                                                                  ;                 ;
; ../../../mist32e10fa/src/memory_pipe_arbiter.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/memory_pipe_arbiter.sv                                                                                                                          ;                 ;
; ../../../mist32e10fa/src/endian_controller.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/mist32e10fa/src/endian_controller.sv                                                                                                                            ;                 ;
; ../../src/device/vga/vga_vram_control.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_vram_control.sv                                                                                                            ;                 ;
; ../../src/device/vga/vga_sync_timing_640x480_60hz.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_timing_640x480_60hz.sv                                                                                                ;                 ;
; ../../src/device/vga/vga_sync_fifo.sv                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_fifo.sv                                                                                                               ;                 ;
; ../../src/device/vga/vga_display.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_display.sv                                                                                                                 ;                 ;
; ../../src/device/vga/vga_command_controller.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_command_controller.sv                                                                                                      ;                 ;
; ../../src/device/vga/vga_async_fifo_double_flipflop.sv                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_async_fifo_double_flipflop.sv                                                                                              ;                 ;
; ../../src/device/vga/vga_async_fifo.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_async_fifo.sv                                                                                                              ;                 ;
; ../../src/device/vga/vga_640x480_60hz_adv7123.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_640x480_60hz_adv7123.sv                                                                                                    ;                 ;
; ../../src/device/sci/uart_transmitter.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v                                                                                                             ;                 ;
; ../../src/device/sci/uart_sync_fifo.v                                                                                           ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_sync_fifo.v                                                                                                               ;                 ;
; ../../src/device/sci/uart_receiver.v                                                                                            ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v                                                                                                                ;                 ;
; ../../src/device/sci/uart_double_flipflop.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_double_flipflop.v                                                                                                         ;                 ;
; ../../src/device/sci/uart_async2sync.v                                                                                          ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_async2sync.v                                                                                                              ;                 ;
; ../../src/device/sci/uart.v                                                                                                     ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v                                                                                                                         ;                 ;
; ../../src/device/sci/sci_top.v                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v                                                                                                                      ;                 ;
; ../../src/device/mmc/mmc_top_control_layer_512.v                                                                                ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v                                                                                                    ;                 ;
; ../../src/device/mmc/mmc_top.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top.sv                                                                                                                     ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_initial.v                                                                            ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_initial.v                                                                                                ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd24.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd24.v                                                                                                  ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd17.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd17.v                                                                                                  ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd16.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd16.v                                                                                                  ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd1.v                                                                               ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd1.v                                                                                                   ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_cmd0.v                                                                               ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd0.v                                                                                                   ;                 ;
; ../../src/device/mmc/mmc_cmd_control_layer_512.v                                                                                ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v                                                                                                    ;                 ;
; ../../src/device/mmc/mmc_buffer_512b.v                                                                                          ; yes             ; User Verilog HDL File                        ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_buffer_512b.v                                                                                                              ;                 ;
; ../../src/device/keyboard/keyboard_synchronizer.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_synchronizer.sv                                                                                                  ;                 ;
; ../../src/device/keyboard/keyboard_sync_fifo.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv                                                                                                     ;                 ;
; ../../src/device/keyboard/keyboard_ps2_receiver.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv                                                                                                  ;                 ;
; ../../src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv                                                                                         ;                 ;
; ../../src/device/keyboard/keyboard.sv                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv                                                                                                               ;                 ;
; ../../src/dev_interconnect/dev_interconnect_irq.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect_irq.sv                                                                                                  ;                 ;
; ../../src/dev_interconnect/dev_interconnect.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect.sv                                                                                                      ;                 ;
; ../../src/memory_if/memory_if_sync_fifo.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv                                                                                                          ;                 ;
; ../../src/memory_if/memory_if.sv                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv                                                                                                                    ;                 ;
; ../../src/mist32_mist32e_rs0.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/src/mist32_mist32e_rs0.sv                                                                                                                     ;                 ;
; src/primitive/system_pll/system_pll.v                                                                                           ; yes             ; User Wizard-Generated File                   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/system_pll/system_pll.v                                                                                           ;                 ;
; src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v ; yes             ; User Wizard-Generated File                   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v ;                 ;
; src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v                                       ; yes             ; User Wizard-Generated File                   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v                                       ;                 ;
; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ; yes             ; User Wizard-Generated File                   ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;                 ;
; src/top_de2_115.sv                                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv                                                                                                              ;                 ;
; src/global_clock.sv                                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/global_clock.sv                                                                                                             ;                 ;
; core.h                                                                                                                          ; yes             ; Auto-Found File                              ; C:/cygwin64/home/mist32e10fa/src/core/include/core.h                                                                                                                             ;                 ;
; common.h                                                                                                                        ; yes             ; Auto-Found File                              ; C:/cygwin64/home/mist32e10fa/src/include/common.h                                                                                                                                ;                 ;
; processor.h                                                                                                                     ; yes             ; Auto-Found File                              ; C:/cygwin64/home/mist32e10fa/src/include/processor.h                                                                                                                             ;                 ;
; altpll.tdf                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                   ;                 ;
; aglobal151.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                                                               ;                 ;
; stratix_pll.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                              ;                 ;
; stratixii_pll.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                            ;                 ;
; cycloneii_pll.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                            ;                 ;
; db/system_pll_altpll.v                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/system_pll_altpll.v                                                                                                          ;                 ;
; a_graycounter.tdf                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.tdf                                                                                                            ;                 ;
; db/a_graycounter_9vg.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_graycounter_9vg.tdf                                                                                                        ;                 ;
; db/a_graycounter_8vg.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_graycounter_8vg.tdf                                                                                                        ;                 ;
; altsyncram.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                               ;                 ;
; stratix_ram_block.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                        ;                 ;
; lpm_mux.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                  ;                 ;
; lpm_decode.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                               ;                 ;
; a_rdenreg.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                ;                 ;
; altrom.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                   ;                 ;
; altram.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                                                                   ;                 ;
; altdpram.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                 ;                 ;
; db/altsyncram_3cq1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf                                                                                                          ;                 ;
; scfifo.tdf                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                   ;                 ;
; a_regfifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                ;                 ;
; a_dpfifo.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                 ;                 ;
; a_i2fifo.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                 ;                 ;
; a_fffifo.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                 ;                 ;
; a_f2fifo.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                 ;                 ;
; db/scfifo_0j41.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/scfifo_0j41.tdf                                                                                                              ;                 ;
; db/a_dpfifo_ja41.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf                                                                                                            ;                 ;
; db/altsyncram_1bh1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf                                                                                                          ;                 ;
; db/cmpr_is8.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_is8.tdf                                                                                                                 ;                 ;
; db/cntr_vnb.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_vnb.tdf                                                                                                                 ;                 ;
; db/cntr_co7.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_co7.tdf                                                                                                                 ;                 ;
; db/cntr_0ob.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_0ob.tdf                                                                                                                 ;                 ;
; db/altsyncram_ijg1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_ijg1.tdf                                                                                                          ;                 ;
; db/decode_msa.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/decode_msa.tdf                                                                                                               ;                 ;
; db/decode_f8a.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/decode_f8a.tdf                                                                                                               ;                 ;
; db/mux_oob.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/mux_oob.tdf                                                                                                                  ;                 ;
; sld_signaltap.vhd                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                            ;                 ;
; sld_signaltap_impl.vhd                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                       ;                 ;
; sld_ela_control.vhd                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                          ;                 ;
; lpm_shiftreg.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                             ;                 ;
; lpm_constant.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                             ;                 ;
; dffeea.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                   ;                 ;
; sld_mbpmg.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                ;                 ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                 ;                 ;
; sld_buffer_manager.vhd                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                       ;                 ;
; db/altsyncram_v324.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_v324.tdf                                                                                                          ;                 ;
; altdpram.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                 ;                 ;
; memmodes.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                               ;                 ;
; a_hdffe.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                  ;                 ;
; alt_le_rden_reg.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                          ;                 ;
; altsyncram.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                               ;                 ;
; lpm_mux.tdf                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                  ;                 ;
; muxlut.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                   ;                 ;
; bypassff.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                 ;                 ;
; altshift.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                 ;                 ;
; db/mux_psc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/mux_psc.tdf                                                                                                                  ;                 ;
; lpm_decode.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                               ;                 ;
; declut.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                                                                                   ;                 ;
; lpm_compare.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                              ;                 ;
; db/decode_dvf.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/decode_dvf.tdf                                                                                                               ;                 ;
; lpm_counter.tdf                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                              ;                 ;
; lpm_add_sub.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                              ;                 ;
; cmpconst.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                 ;                 ;
; lpm_counter.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                              ;                 ;
; alt_counter_stratix.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                      ;                 ;
; db/cntr_4ii.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_4ii.tdf                                                                                                                 ;                 ;
; db/cmpr_ugc.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_ugc.tdf                                                                                                                 ;                 ;
; db/cntr_89j.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_89j.tdf                                                                                                                 ;                 ;
; db/cntr_cgi.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_cgi.tdf                                                                                                                 ;                 ;
; db/cmpr_rgc.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_rgc.tdf                                                                                                                 ;                 ;
; db/cntr_23j.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_23j.tdf                                                                                                                 ;                 ;
; db/cmpr_ngc.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_ngc.tdf                                                                                                                 ;                 ;
; sld_rom_sr.vhd                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                               ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                            ;                 ;
; sld_hub.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                  ; altera_sld      ;
; db/ip/sld2c5d5acb/alt_sld_fab.v                                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/alt_sld_fab.v                                                                                                 ; alt_sld_fab     ;
; db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab.v                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab.v                                                                          ; alt_sld_fab     ;
; db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                   ; alt_sld_fab     ;
; db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                ; alt_sld_fab     ;
; db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                              ; alt_sld_fab     ;
; db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                             ;                 ;
; db/altsyncram_fsd1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_fsd1.tdf                                                                                                          ;                 ;
; db/altsyncram_5pd1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_5pd1.tdf                                                                                                          ;                 ;
; db/altsyncram_3sd1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3sd1.tdf                                                                                                          ;                 ;
; db/altsyncram_3pd1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3pd1.tdf                                                                                                          ;                 ;
; db/altsyncram_mcc1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_mcc1.tdf                                                                                                          ;                 ;
; db/altsyncram_qsg1.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_qsg1.tdf                                                                                                          ;                 ;
; lpm_mult.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                 ;                 ;
; multcore.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc                                                                                                                 ;                 ;
; db/mult_7dt.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/mult_7dt.tdf                                                                                                                 ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 40,092         ;
;                                             ;                ;
; Total combinational functions               ; 29968          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 21847          ;
;     -- 3 input functions                    ; 6318           ;
;     -- <=2 input functions                  ; 1803           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 28728          ;
;     -- arithmetic mode                      ; 1240           ;
;                                             ;                ;
; Total registers                             ; 16863          ;
;     -- Dedicated logic registers            ; 16863          ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 189            ;
; Total memory bits                           ; 2405312        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 8              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 20140          ;
; Total fan-out                               ; 232799         ;
; Average fan-out                             ; 4.47           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |top_de2_115                                                                                                                            ; 29968 (2)         ; 16863 (0)    ; 2405312     ; 8            ; 0       ; 4         ; 189  ; 0            ; |top_de2_115                                                                                                                                                                                                                                                                                                                                            ; work            ;
;    |altera_primitive_ram_64bit_32768word:MAIN_RAM|                                                                                      ; 201 (0)           ; 4 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|altera_primitive_ram_64bit_32768word:MAIN_RAM                                                                                                                                                                                                                                                                                              ; work            ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 201 (0)           ; 4 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; work            ;
;          |altsyncram_ijg1:auto_generated|                                                                                               ; 201 (0)           ; 4 (4)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated                                                                                                                                                                                                                               ; work            ;
;             |decode_f8a:rden_decode|                                                                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|decode_f8a:rden_decode                                                                                                                                                                                                        ; work            ;
;             |decode_msa:decode3|                                                                                                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|decode_msa:decode3                                                                                                                                                                                                            ; work            ;
;             |mux_oob:mux2|                                                                                                              ; 193 (193)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|mux_oob:mux2                                                                                                                                                                                                                  ; work            ;
;    |dev_interconnect:DEV_INTERCONNECT|                                                                                                  ; 240 (227)         ; 113 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT                                                                                                                                                                                                                                                                                                          ; work            ;
;       |dev_interconnect_irq:IRQ_CONTROL|                                                                                                ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL                                                                                                                                                                                                                                                                         ; work            ;
;    |global_clock:GLOBAL_CLOCK|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|global_clock:GLOBAL_CLOCK                                                                                                                                                                                                                                                                                                                  ; work            ;
;       |system_pll:VGA_PLL|                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL                                                                                                                                                                                                                                                                                               ; work            ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component                                                                                                                                                                                                                                                                       ; work            ;
;             |system_pll_altpll:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component|system_pll_altpll:auto_generated                                                                                                                                                                                                                                      ; work            ;
;    |iboot_rom_de2_115:IBOOT_ROM|                                                                                                        ; 387 (69)          ; 459 (84)     ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM                                                                                                                                                                                                                                                                                                                ; work            ;
;       |iboot_rom_asmi_reader:FLASH_CONTROLLOR|                                                                                          ; 318 (5)           ; 375 (3)      ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR                                                                                                                                                                                                                                                                         ; work            ;
;          |altera_asmi_rom:ASMI|                                                                                                         ; 93 (0)            ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI                                                                                                                                                                                                                                                    ; altera_asmi_rom ;
;             |altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|                                                                           ; 93 (83)           ; 76 (66)      ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0                                                                                                                                                                                                    ; altera_asmi_rom ;
;                |a_graycounter:addbyte_cntr|                                                                                             ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr                                                                                                                                                                         ; work            ;
;                   |a_graycounter_9vg:auto_generated|                                                                                    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated                                                                                                                                        ; work            ;
;                |a_graycounter:gen_cntr|                                                                                                 ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr                                                                                                                                                                             ; work            ;
;                   |a_graycounter_9vg:auto_generated|                                                                                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated                                                                                                                                            ; work            ;
;                |a_graycounter:stage_cntr|                                                                                               ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr                                                                                                                                                                           ; work            ;
;                   |a_graycounter_8vg:auto_generated|                                                                                    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated                                                                                                                                          ; work            ;
;          |iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|                                                                                  ; 83 (83)           ; 88 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE                                                                                                                                                                                                                             ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                                                                  ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|                                                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                                                                 ; work            ;
;          |iboot_rom_showahead_async_fifo:REQUEST_QUEUE|                                                                                 ; 137 (137)         ; 208 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE                                                                                                                                                                                                                            ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                                                                 ; work            ;
;             |iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|                                                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                                                                ; work            ;
;    |keyboard:DEVICE_KEYBOARD|                                                                                                           ; 89 (30)           ; 76 (11)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|keyboard:DEVICE_KEYBOARD                                                                                                                                                                                                                                                                                                                   ; work            ;
;       |keyboard_ps2_receiver:PS2_IF_KEYBOARD|                                                                                           ; 29 (21)           ; 25 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD                                                                                                                                                                                                                                                                             ; work            ;
;          |keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN|                                                                                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN                                                                                                                                                                                                                               ; work            ;
;          |keyboard_synchronizer:PS2_SYNCHRONIZER|                                                                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER                                                                                                                                                                                                                                      ; work            ;
;       |keyboard_sync_fifo:KEYBOARD_DATA_FIFO|                                                                                           ; 30 (30)           ; 40 (40)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO                                                                                                                                                                                                                                                                             ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                                                   ; work            ;
;             |altsyncram_3pd1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_3pd1:auto_generated                                                                                                                                                                                                                    ; work            ;
;    |memory_if:MEMIF|                                                                                                                    ; 386 (14)          ; 445 (2)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|memory_if:MEMIF                                                                                                                                                                                                                                                                                                                            ; work            ;
;       |memory_if_sync_fifo:GET_FIFO|                                                                                                    ; 82 (82)           ; 11 (11)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO                                                                                                                                                                                                                                                                                               ; work            ;
;          |altsyncram:b_memory_rtl_0|                                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                                                                     ; work            ;
;             |altsyncram_qsg1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_qsg1:auto_generated                                                                                                                                                                                                                                      ; work            ;
;       |memory_if_sync_fifo:REQ_FIFO|                                                                                                    ; 290 (290)         ; 432 (432)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO                                                                                                                                                                                                                                                                                               ; work            ;
;    |mist32_mist32e_rs0:TARGET|                                                                                                          ; 23082 (121)       ; 7319 (0)     ; 68608       ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET                                                                                                                                                                                                                                                                                                                  ; work            ;
;       |mist32e10fa:MIST32E10FA|                                                                                                         ; 22961 (0)         ; 7319 (0)     ; 68608       ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA                                                                                                                                                                                                                                                                                          ; work            ;
;          |core:CORE|                                                                                                                    ; 22765 (0)         ; 7152 (0)     ; 68608       ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE                                                                                                                                                                                                                                                                                ; work            ;
;             |core_pipeline:CORE_PIPELINE|                                                                                               ; 22765 (0)         ; 7152 (0)     ; 68608       ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE                                                                                                                                                                                                                                                    ; work            ;
;                |allocate:ALLOCATE|                                                                                                      ; 1155 (1088)       ; 612 (142)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE                                                                                                                                                                                                                                  ; work            ;
;                   |allocate_frcr_timer:FRCR|                                                                                            ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR                                                                                                                                                                                                         ; work            ;
;                   |allocate_general_register:GRF|                                                                                       ; 2 (2)             ; 142 (142)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF                                                                                                                                                                                                    ; work            ;
;                      |altsyncram:b_ram0_rtl_0|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0                                                                                                                                                                            ; work            ;
;                         |altsyncram_mcc1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_mcc1:auto_generated                                                                                                                                             ; work            ;
;                      |altsyncram:b_ram1_rtl_0|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0                                                                                                                                                                            ; work            ;
;                         |altsyncram_mcc1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_mcc1:auto_generated                                                                                                                                             ; work            ;
;                   |allocate_system_register:FI0R|                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R                                                                                                                                                                                                    ; work            ;
;                   |allocate_system_register:FRCHR|                                                                                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FRCHR                                                                                                                                                                                                   ; work            ;
;                   |allocate_system_register:FRCLR|                                                                                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FRCLR                                                                                                                                                                                                   ; work            ;
;                   |allocate_system_register:IDTR|                                                                                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:IDTR                                                                                                                                                                                                    ; work            ;
;                   |allocate_system_register:PCR|                                                                                        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PCR                                                                                                                                                                                                     ; work            ;
;                   |allocate_system_register:PFLAGR|                                                                                     ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PFLAGR                                                                                                                                                                                                  ; work            ;
;                   |allocate_system_register:PPCR|                                                                                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPCR                                                                                                                                                                                                    ; work            ;
;                   |allocate_system_register:PPSR|                                                                                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PPSR                                                                                                                                                                                                    ; work            ;
;                   |allocate_system_register:PSR|                                                                                        ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR                                                                                                                                                                                                     ; work            ;
;                   |allocate_system_register:SPR|                                                                                        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:SPR                                                                                                                                                                                                     ; work            ;
;                |decode:DECODE|                                                                                                          ; 598 (128)         ; 200 (200)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE                                                                                                                                                                                                                                      ; work            ;
;                   |decode_function:DECODE_FUNCTION|                                                                                     ; 470 (470)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION                                                                                                                                                                                                      ; work            ;
;                |execute:EXECUTE|                                                                                                        ; 4082 (853)        ; 572 (176)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE                                                                                                                                                                                                                                    ; work            ;
;                   |execute_adder:EXE_ADDER|                                                                                             ; 269 (269)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER                                                                                                                                                                                                            ; work            ;
;                   |execute_adder_calc:LDST_CALC_ADDR|                                                                                   ; 410 (410)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR                                                                                                                                                                                                  ; work            ;
;                   |execute_branch:EXE_BRANCH|                                                                                           ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH                                                                                                                                                                                                          ; work            ;
;                   |execute_flag_register:REG_FLAG|                                                                                      ; 151 (151)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG                                                                                                                                                                                                     ; work            ;
;                   |execute_forwarding:FORWARDING_RS0|                                                                                   ; 311 (311)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0                                                                                                                                                                                                  ; work            ;
;                   |execute_forwarding:FORWARDING_RS1|                                                                                   ; 272 (272)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1                                                                                                                                                                                                  ; work            ;
;                   |execute_forwarding_register:FORWARDING_REGISTER|                                                                     ; 208 (208)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER                                                                                                                                                                                    ; work            ;
;                   |execute_jump:STAGE_JUMP|                                                                                             ; 56 (56)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP                                                                                                                                                                                                            ; work            ;
;                   |execute_load_store:STAGE_LDST|                                                                                       ; 326 (326)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST                                                                                                                                                                                                      ; work            ;
;                   |execute_logic:EXE_LOGIC|                                                                                             ; 652 (652)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC                                                                                                                                                                                                            ; work            ;
;                   |execute_logic_decode:EXE_LOGIC_DECODER|                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic_decode:EXE_LOGIC_DECODER                                                                                                                                                                                             ; work            ;
;                   |execute_mul:EXE_MUL|                                                                                                 ; 82 (3)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL                                                                                                                                                                                                                ; work            ;
;                      |lpm_mult:Mult0|                                                                                                   ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|lpm_mult:Mult0                                                                                                                                                                                                 ; work            ;
;                         |mult_7dt:auto_generated|                                                                                       ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                         ; work            ;
;                   |execute_shift:EXE_SHIFT|                                                                                             ; 426 (426)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT                                                                                                                                                                                                            ; work            ;
;                   |execute_shift_decode:EXE_SHIFT_DECODER|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift_decode:EXE_SHIFT_DECODER                                                                                                                                                                                             ; work            ;
;                   |execute_sys_reg:EXE_SYS_REG|                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_sys_reg:EXE_SYS_REG                                                                                                                                                                                                        ; work            ;
;                |fetch:FETCH|                                                                                                            ; 2734 (1149)       ; 1195 (127)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH                                                                                                                                                                                                                                        ; work            ;
;                   |fetch_branch_predictor:BRANCH_PREDICTOR|                                                                             ; 1508 (2)          ; 1042 (34)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR                                                                                                                                                                                                ; work            ;
;                      |fetch_branch_cache:BRANCH_CACHE|                                                                                  ; 1506 (1506)       ; 1008 (1008)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE                                                                                                                                                                ; work            ;
;                   |mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|                                                              ; 77 (77)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE                                                                                                                                                                                 ; work            ;
;                |instruction_buffer:LOOPBUFFER|                                                                                          ; 49 (2)            ; 27 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER                                                                                                                                                                                                                      ; work            ;
;                   |altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|                                                 ; 47 (0)            ; 27 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER                                                                                                                                                  ; work            ;
;                      |scfifo:scfifo_component|                                                                                          ; 47 (0)            ; 27 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component                                                                                                                          ; work            ;
;                         |scfifo_0j41:auto_generated|                                                                                    ; 47 (0)            ; 27 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated                                                                                               ; work            ;
;                            |a_dpfifo_ja41:dpfifo|                                                                                       ; 47 (30)           ; 27 (13)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo                                                                          ; work            ;
;                               |altsyncram_1bh1:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram                                                  ; work            ;
;                               |cntr_0ob:wr_ptr|                                                                                         ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cntr_0ob:wr_ptr                                                          ; work            ;
;                               |cntr_co7:usedw_counter|                                                                                  ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cntr_co7:usedw_counter                                                   ; work            ;
;                               |cntr_vnb:rd_ptr_msb|                                                                                     ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cntr_vnb:rd_ptr_msb                                                      ; work            ;
;                |interrupt_control:IRQ_CTRL|                                                                                             ; 39 (39)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL                                                                                                                                                                                                                         ; work            ;
;                |l1_data_cache:L1_DATA_CACHE|                                                                                            ; 8617 (1494)       ; 2254 (694)   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE                                                                                                                                                                                                                        ; work            ;
;                   |l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|                                                              ; 7123 (7123)       ; 1560 (1560)  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE                                                                                                                                                                 ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                |l1_inst_cache:L1_INST_CACHE|                                                                                            ; 5157 (501)        ; 2129 (570)   ; 31744       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE                                                                                                                                                                                                                        ; work            ;
;                   |l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|                                                              ; 4656 (4656)       ; 1559 (1559)  ; 31744       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE                                                                                                                                                                 ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                      |altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                                                                                            ; work            ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component                                                                            ; work            ;
;                            |altsyncram_3cq1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 7936        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                             ; work            ;
;                |load_store_pipe_arbiter:LDST_PIPE_ARBITOR|                                                                              ; 110 (110)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR                                                                                                                                                                                                          ; work            ;
;                |pipeline_control:PIPELINE_CTRL|                                                                                         ; 224 (94)          ; 141 (83)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL                                                                                                                                                                                                                     ; work            ;
;                   |pipeline_control_idt_read:IDT_READ|                                                                                  ; 62 (62)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ                                                                                                                                                                                  ; work            ;
;                   |pipeline_control_irq_call:IRQ_CALL|                                                                                  ; 67 (3)            ; 38 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL                                                                                                                                                                                  ; work            ;
;                      |pipeline_control_hundler_read:HUNDLER_READ|                                                                       ; 64 (64)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|pipeline_control_hundler_read:HUNDLER_READ                                                                                                                                       ; work            ;
;                   |pipeline_control_irq_return:IRQ_RETURN|                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN                                                                                                                                                                              ; work            ;
;          |endian_controller:ENDIAN_TO_MEM|                                                                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_MEM                                                                                                                                                                                                                                                          ; work            ;
;          |memory_pipe_arbiter:MEM_ARBITER|                                                                                              ; 181 (58)          ; 98 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER                                                                                                                                                                                                                                                          ; work            ;
;             |mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|                                                                     ; 123 (123)         ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE                                                                                                                                                                                                    ; work            ;
;          |peripheral_interface_controller:PIC|                                                                                          ; 7 (7)             ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC                                                                                                                                                                                                                                                      ; work            ;
;    |mmc_top:DEVICE_MMC|                                                                                                                 ; 3520 (59)         ; 4479 (4)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC                                                                                                                                                                                                                                                                                                                         ; work            ;
;       |mmc_top_control_layer_512:MMC_DEVICE|                                                                                            ; 3461 (79)         ; 4475 (64)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE                                                                                                                                                                                                                                                                                    ; work            ;
;          |mmc_buffer_512b:MMC_BUFFER|                                                                                                   ; 2866 (2866)       ; 4096 (4096)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER                                                                                                                                                                                                                                                         ; work            ;
;          |mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|                                                                             ; 516 (112)         ; 315 (37)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER                                                                                                                                                                                                                                   ; work            ;
;             |mmc_cmd_control_layer_cmd0:CMD_CMD0|                                                                                       ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0                                                                                                                                                                                               ; work            ;
;             |mmc_cmd_control_layer_cmd16:CMD_CMD16|                                                                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16                                                                                                                                                                                             ; work            ;
;             |mmc_cmd_control_layer_cmd17:CMD_CMD17|                                                                                     ; 132 (132)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17                                                                                                                                                                                             ; work            ;
;             |mmc_cmd_control_layer_cmd1:CMD_CMD1|                                                                                       ; 25 (25)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1                                                                                                                                                                                               ; work            ;
;             |mmc_cmd_control_layer_cmd24:CMD_CMD24|                                                                                     ; 107 (107)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24                                                                                                                                                                                             ; work            ;
;             |mmc_cmd_control_layer_initial:CMD_INIT|                                                                                    ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT                                                                                                                                                                                            ; work            ;
;             |mmc_spi_async_transfer_layer:SPI_MASTER|                                                                                   ; 90 (47)           ; 99 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER                                                                                                                                                                                           ; work            ;
;                |mmc_async_fifo:REQ_FIFO|                                                                                                ; 43 (42)           ; 54 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO                                                                                                                                                                   ; work            ;
;                   |mmc_async_fifo_double_flipflop:D_FIFO_READ|                                                                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                        ; work            ;
;                   |mmc_async_fifo_double_flipflop:D_FIFO_WRITE|                                                                         ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                       ; work            ;
;                   |mmc_async_fifo_double_flipflop:SYNTH_RESET_READ|                                                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ                                                                                                                   ; work            ;
;                   |mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE                                                                                                                  ; work            ;
;    |sci_top:DEVICE_SCI|                                                                                                                 ; 200 (47)          ; 185 (27)     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI                                                                                                                                                                                                                                                                                                                         ; work            ;
;       |uart:UARTMOD|                                                                                                                    ; 153 (8)           ; 158 (0)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD                                                                                                                                                                                                                                                                                                            ; work            ;
;          |uart_receiver:UART_RECEIVER|                                                                                                  ; 61 (61)           ; 60 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER                                                                                                                                                                                                                                                                                ; work            ;
;             |uart_async2sync:ASYNC2SYNC|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC                                                                                                                                                                                                                                                     ; work            ;
;             |uart_double_flipflop:DOUBLE_FLIPFLOP|                                                                                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP                                                                                                                                                                                                                                           ; work            ;
;             |uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP                                                                                                                                                                                                                                       ; work            ;
;          |uart_sync_fifo:RX_FIFO|                                                                                                       ; 26 (26)           ; 36 (36)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO                                                                                                                                                                                                                                                                                     ; work            ;
;             |altsyncram:b_memory_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                                                           ; work            ;
;                |altsyncram_5pd1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated                                                                                                                                                                                                                            ; work            ;
;          |uart_sync_fifo:TX_FIFO|                                                                                                       ; 25 (25)           ; 36 (36)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO                                                                                                                                                                                                                                                                                     ; work            ;
;             |altsyncram:b_memory_rtl_0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                                                                                           ; work            ;
;                |altsyncram_5pd1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated                                                                                                                                                                                                                            ; work            ;
;          |uart_transmitter:UART_TRANSMITTER|                                                                                            ; 33 (33)           ; 26 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER                                                                                                                                                                                                                                                                          ; work            ;
;             |uart_async2sync:ASYNC2SYNC|                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC                                                                                                                                                                                                                                               ; work            ;
;             |uart_double_flipflop:DOUBLE_FLIPFLOP|                                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP                                                                                                                                                                                                                                     ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (84)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld      ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1104 (2)          ; 3093 (460)   ; 235520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1102 (0)          ; 2633 (0)     ; 235520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work            ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1102 (88)         ; 2633 (1000)  ; 235520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work            ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work            ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work            ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work            ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work            ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; work            ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 235520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work            ;
;                |altsyncram_v324:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 235520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v324:auto_generated                                                                                                                                                 ; work            ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work            ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work            ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work            ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 78 (78)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work            ;
;             |sld_ela_control:ela_control|                                                                                               ; 539 (1)           ; 1166 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work            ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 460 (0)           ; 1150 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work            ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 690 (690)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work            ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 460 (0)           ; 460 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work            ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 78 (78)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work            ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work            ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 312 (9)           ; 296 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work            ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work            ;
;                   |cntr_4ii:auto_generated|                                                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ii:auto_generated                                                             ; work            ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work            ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; work            ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work            ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; work            ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work            ;
;                   |cntr_23j:auto_generated|                                                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work            ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work            ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 230 (230)         ; 230 (230)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work            ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work            ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 31 (31)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work            ;
;    |vga_display:DEVICE_DISPLAY|                                                                                                         ; 631 (0)           ; 600 (0)      ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY                                                                                                                                                                                                                                                                                                                 ; work            ;
;       |vga_640x480_60hz_adv7123:DISPLAY_MODULE|                                                                                         ; 631 (7)           ; 600 (31)     ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE                                                                                                                                                                                                                                                                         ; work            ;
;          |vga_command_controller:CMD_CONTROLLER|                                                                                        ; 76 (76)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER                                                                                                                                                                                                                                   ; work            ;
;          |vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|                                                                         ; 41 (41)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ                                                                                                                                                                                                                    ; work            ;
;          |vga_vram_control:VRAM_CTRL|                                                                                                   ; 507 (178)         ; 512 (76)     ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL                                                                                                                                                                                                                                              ; work            ;
;             |vga_async_fifo:VRAMREAD_FIFO1|                                                                                             ; 232 (232)         ; 286 (266)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1                                                                                                                                                                                                                ; work            ;
;                |vga_async_fifo_double_flipflop:D_FIFO_READ|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ                                                                                                                                                                     ; work            ;
;                |vga_async_fifo_double_flipflop:D_FIFO_WRITE|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE                                                                                                                                                                    ; work            ;
;             |vga_sync_fifo:VRAMREAD_FIFO0|                                                                                              ; 64 (64)           ; 52 (52)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0                                                                                                                                                                                                                 ; work            ;
;                |altsyncram:b_memory_rtl_0|                                                                                              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0                                                                                                                                                                                       ; work            ;
;                   |altsyncram_3sd1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0|altsyncram_3sd1:auto_generated                                                                                                                                                        ; work            ;
;             |vga_sync_fifo:VRAMWRITE_FIFO|                                                                                              ; 33 (33)           ; 98 (98)      ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO                                                                                                                                                                                                                 ; work            ;
;                |altsyncram:b_memory_rtl_0|                                                                                              ; 0 (0)             ; 0 (0)        ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                       ; work            ;
;                   |altsyncram_fsd1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 2240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_fsd1:auto_generated                                                                                                                                                        ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Single Port      ; 32768        ; 64           ; --           ; --           ; 2097152 ; None ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_3pd1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256     ; None ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 32           ; 97           ; 32           ; 97           ; 3104    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 512          ; 16           ; 512          ; 8192    ; None ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; None ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v324:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 230          ; 1024         ; 230          ; 235520  ; None ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0|altsyncram_3sd1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; None ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_fsd1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 35           ; 64           ; 35           ; 2240    ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name         ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                                                                                                                 ;
+--------+----------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL               ; 15.1    ; N/A          ; N/A          ; |top_de2_115|global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL                                                                                                                                                                                                                        ; src/primitive/system_pll/system_pll.v                                                                                           ;
; N/A    ; altera_asmi_parallel ; 15.1    ; N/A          ; N/A          ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI                                                                                                                                                                             ; src/primitive/altera_asmi_rom/altera_asmi_rom.qsys                                                                              ;
; Altera ; RAM: 1-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|altera_primitive_ram_64bit_32768word:MAIN_RAM                                                                                                                                                                                                                       ; src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v                                       ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; RAM: 2-PORT          ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3                                     ; src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v                                   ;
; Altera ; FIFO                 ; 15.1    ; N/A          ; N/A          ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER                                                                           ; src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v ;
; Altera ; Signal Tap           ; N/A     ; N/A          ; Licensed     ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                                                 ;
; Altera ; Signal Tap           ; N/A     ; N/A          ; Licensed     ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                                                 ;
; Altera ; Signal Tap           ; N/A     ; N/A          ; Licensed     ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                                                 ;
; Altera ; Signal Tap           ; N/A     ; N/A          ; Licensed     ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                                                 ;
; Altera ; Signal Tap           ; N/A     ; N/A          ; Licensed     ; |top_de2_115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                                                 ;
+--------+----------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_irq_state ;
+-------------------------------------+------------------------------------------------------------+
; Name                                ; b_irq_state.L_PARAM_IRQ_STT_IRQ_REQ                        ;
+-------------------------------------+------------------------------------------------------------+
; b_irq_state.00                      ; 0                                                          ;
; b_irq_state.L_PARAM_IRQ_STT_IRQ_REQ ; 1                                                          ;
+-------------------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state                                                                                                                                                                                                                ;
+----------------------------------------+----------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+
; Name                                   ; b_main_current_state.PL_MMC_CTRL_CMD16 ; b_main_current_state.PL_MMC_CTRL_WAIT ; b_main_current_state.PL_MMC_CTRL_CMD24 ; b_main_current_state.PL_MMC_CTRL_CMD17 ; b_main_current_state.PL_MMC_CTRL_CMD1 ; b_main_current_state.PL_MMC_CTRL_CMD0 ; b_main_current_state.PL_MMC_CTRL_INIT ; b_main_current_state.PL_MMC_CTRL_IDLE ;
+----------------------------------------+----------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+
; b_main_current_state.PL_MMC_CTRL_IDLE  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ;
; b_main_current_state.PL_MMC_CTRL_INIT  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 1                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD0  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 1                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD1  ; 0                                      ; 0                                     ; 0                                      ; 0                                      ; 1                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD17 ; 0                                      ; 0                                     ; 0                                      ; 1                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD24 ; 0                                      ; 0                                     ; 1                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_WAIT  ; 0                                      ; 1                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
; b_main_current_state.PL_MMC_CTRL_CMD16 ; 1                                      ; 0                                     ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ;
+----------------------------------------+----------------------------------------+---------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state                                                                                                                                                ;
+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; Name                           ; b_main_state.PL_MMC_CTRL_CMD16 ; b_main_state.PL_MMC_CTRL_WAIT ; b_main_state.PL_MMC_CTRL_CMD24 ; b_main_state.PL_MMC_CTRL_CMD17 ; b_main_state.PL_MMC_CTRL_CMD1 ; b_main_state.PL_MMC_CTRL_CMD0 ; b_main_state.PL_MMC_CTRL_INIT ; b_main_state.PL_MMC_CTRL_IDLE ;
+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; b_main_state.PL_MMC_CTRL_IDLE  ; 0                              ; 0                             ; 0                              ; 0                              ; 0                             ; 0                             ; 0                             ; 0                             ;
; b_main_state.PL_MMC_CTRL_INIT  ; 0                              ; 0                             ; 0                              ; 0                              ; 0                             ; 0                             ; 1                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD0  ; 0                              ; 0                             ; 0                              ; 0                              ; 0                             ; 1                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD1  ; 0                              ; 0                             ; 0                              ; 0                              ; 1                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD17 ; 0                              ; 0                             ; 0                              ; 1                              ; 0                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD24 ; 0                              ; 0                             ; 1                              ; 0                              ; 0                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_WAIT  ; 0                              ; 1                             ; 0                              ; 0                              ; 0                             ; 0                             ; 0                             ; 1                             ;
; b_main_state.PL_MMC_CTRL_CMD16 ; 1                              ; 0                             ; 0                              ; 0                              ; 0                             ; 0                             ; 0                             ; 1                             ;
+--------------------------------+--------------------------------+-------------------------------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_mmc_reset_state        ;
+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+
; Name                                    ; b_mmc_reset_state.PL_MMC_RESET_STT_IDLE ; b_mmc_reset_state.PL_MMC_RESET_STT_2 ; b_mmc_reset_state.PL_MMC_RESET_STT_1 ; b_mmc_reset_state.PL_MMC_RESET_STT_0 ;
+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+
; b_mmc_reset_state.PL_MMC_RESET_STT_0    ; 0                                       ; 0                                    ; 0                                    ; 0                                    ;
; b_mmc_reset_state.PL_MMC_RESET_STT_1    ; 0                                       ; 0                                    ; 1                                    ; 1                                    ;
; b_mmc_reset_state.PL_MMC_RESET_STT_2    ; 0                                       ; 1                                    ; 0                                    ; 1                                    ;
; b_mmc_reset_state.PL_MMC_RESET_STT_IDLE ; 1                                       ; 0                                    ; 0                                    ; 1                                    ;
+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------+------------------------------+------------------------------------+------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+------------------------------------+-------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; Name                                   ; b_main_state.PL_MAIN_STT_END ; b_main_state.PL_MAIN_STT_DUMMY_GET ; b_main_state.PL_MAIN_STT_DUMMY_REQ ; b_main_state.PL_MAIN_STT_BUSYCHECK_GET ; b_main_state.PL_MAIN_STT_BUSYCHECK_REQ ; b_main_state.PL_MAIN_STT_DATARESP_GET ; b_main_state.PL_MAIN_STT_DATARESP_REQ ; b_main_state.PL_MAIN_STT_CRC_WRITE ; b_main_state.PL_MAIN_STT_DATA_WRITE ; b_main_state.PL_MAIN_STT_STBLOCK_WRITE ; b_main_state.PL_MAIN_STT_WAIT_GET ; b_main_state.PL_MAIN_STT_WAIT_REQ ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ;
+----------------------------------------+------------------------------+------------------------------------+------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+------------------------------------+-------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; b_main_state.PL_MAIN_STT_IDLE          ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                             ;
; b_main_state.PL_MAIN_STT_CMD           ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 1                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_REQ      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 1                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_GET      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 1                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_WAIT_REQ      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 1                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_WAIT_GET      ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 1                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_STBLOCK_WRITE ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 1                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATA_WRITE    ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 1                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_CRC_WRITE     ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 1                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATARESP_REQ  ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 1                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATARESP_GET  ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 1                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_BUSYCHECK_REQ ; 0                            ; 0                                  ; 0                                  ; 0                                      ; 1                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_BUSYCHECK_GET ; 0                            ; 0                                  ; 0                                  ; 1                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_REQ     ; 0                            ; 0                                  ; 1                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_GET     ; 0                            ; 1                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_END           ; 1                            ; 0                                  ; 0                                  ; 0                                      ; 0                                      ; 0                                     ; 0                                     ; 0                                  ; 0                                   ; 0                                      ; 0                                 ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                             ;
+----------------------------------------+------------------------------+------------------------------------+------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+------------------------------------+-------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state           ;
+-----------------------------------------+------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+
; Name                                    ; b_receive_state.PL_RECEIVE_STT_END ; b_receive_state.PL_RECEIVE_STT_CRC_GET ; b_receive_state.PL_RECEIVE_STT_DATA_GET ; b_receive_state.PL_RECEIVE_STT_IDLE ;
+-----------------------------------------+------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+
; b_receive_state.PL_RECEIVE_STT_IDLE     ; 0                                  ; 0                                      ; 0                                       ; 0                                   ;
; b_receive_state.PL_RECEIVE_STT_DATA_GET ; 0                                  ; 0                                      ; 1                                       ; 1                                   ;
; b_receive_state.PL_RECEIVE_STT_CRC_GET  ; 0                                  ; 1                                      ; 0                                       ; 1                                   ;
; b_receive_state.PL_RECEIVE_STT_END      ; 1                                  ; 0                                      ; 0                                       ; 1                                   ;
+-----------------------------------------+------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state                                                                                                                                                                                                                                                    ;
+--------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; Name                                 ; b_main_state.PL_MAIN_STT_DUMMY_GET ; b_main_state.PL_MAIN_STT_DUMMY_REQ ; b_main_state.PL_MAIN_STT_END ; b_main_state.PL_MAIN_STT_DATA_WAIT ; b_main_state.PL_MAIN_STT_DATA_GET ; b_main_state.PL_MAIN_STT_STBLOCK_GET ; b_main_state.PL_MAIN_STT_STBLOCK_REQ ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ;
+--------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; b_main_state.PL_MAIN_STT_IDLE        ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 0                             ;
; b_main_state.PL_MAIN_STT_CMD         ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 1                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_REQ    ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 1                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_RESP_GET    ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 1                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_STBLOCK_REQ ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 1                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_STBLOCK_GET ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 1                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATA_GET    ; 0                                  ; 0                                  ; 0                            ; 0                                  ; 1                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DATA_WAIT   ; 0                                  ; 0                                  ; 0                            ; 1                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_END         ; 0                                  ; 0                                  ; 1                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_REQ   ; 0                                  ; 1                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
; b_main_state.PL_MAIN_STT_DUMMY_GET   ; 1                                  ; 0                                  ; 0                            ; 0                                  ; 0                                 ; 0                                    ; 0                                    ; 0                                 ; 0                                 ; 0                            ; 1                             ;
+--------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state                ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; Name                              ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ; b_main_state.PL_MAIN_STT_END ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; b_main_state.PL_MAIN_STT_IDLE     ; 0                                 ; 0                                 ; 0                            ; 0                             ; 0                            ;
; b_main_state.PL_MAIN_STT_CMD      ; 0                                 ; 0                                 ; 1                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_REQ ; 0                                 ; 1                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_GET ; 1                                 ; 0                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_END      ; 0                                 ; 0                                 ; 0                            ; 1                             ; 1                            ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state                  ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; Name                              ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ; b_main_state.PL_MAIN_STT_END ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; b_main_state.PL_MAIN_STT_IDLE     ; 0                                 ; 0                                 ; 0                            ; 0                             ; 0                            ;
; b_main_state.PL_MAIN_STT_CMD      ; 0                                 ; 0                                 ; 1                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_REQ ; 0                                 ; 1                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_GET ; 1                                 ; 0                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_END      ; 0                                 ; 0                                 ; 0                            ; 1                             ; 1                            ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state                  ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; Name                              ; b_main_state.PL_MAIN_STT_RESP_GET ; b_main_state.PL_MAIN_STT_RESP_REQ ; b_main_state.PL_MAIN_STT_CMD ; b_main_state.PL_MAIN_STT_IDLE ; b_main_state.PL_MAIN_STT_END ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+
; b_main_state.PL_MAIN_STT_IDLE     ; 0                                 ; 0                                 ; 0                            ; 0                             ; 0                            ;
; b_main_state.PL_MAIN_STT_CMD      ; 0                                 ; 0                                 ; 1                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_REQ ; 0                                 ; 1                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_RESP_GET ; 1                                 ; 0                                 ; 0                            ; 1                             ; 0                            ;
; b_main_state.PL_MAIN_STT_END      ; 0                                 ; 0                                 ; 0                            ; 1                             ; 1                            ;
+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state ;
+-------------------------------+------------------------------+-------------------------------+-------------------------------+------------------------------------------------------------+
; Name                          ; b_main_state.PL_MAIN_STT_END ; b_main_state.PL_MAIN_STT_WAIT ; b_main_state.PL_MAIN_STT_WORK ; b_main_state.PL_MAIN_STT_IDLE                              ;
+-------------------------------+------------------------------+-------------------------------+-------------------------------+------------------------------------------------------------+
; b_main_state.PL_MAIN_STT_IDLE ; 0                            ; 0                             ; 0                             ; 0                                                          ;
; b_main_state.PL_MAIN_STT_WORK ; 0                            ; 0                             ; 1                             ; 1                                                          ;
; b_main_state.PL_MAIN_STT_WAIT ; 0                            ; 1                             ; 0                             ; 1                                                          ;
; b_main_state.PL_MAIN_STT_END  ; 1                            ; 0                             ; 0                             ; 1                                                          ;
+-------------------------------+------------------------------+-------------------------------+-------------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_rd_req_state                                           ;
+----------------------------------------------+------------------------------------------+--------------------------------------------+----------------------------------------------+
; Name                                         ; b_rd_req_state.L_PARAM_READ_REQ_STT_IDLE ; b_rd_req_state.L_PARAM_READ_REQ_STT_RD_END ; b_rd_req_state.L_PARAM_READ_REQ_STT_ADDR_SET ;
+----------------------------------------------+------------------------------------------+--------------------------------------------+----------------------------------------------+
; b_rd_req_state.L_PARAM_READ_REQ_STT_IDLE     ; 0                                        ; 0                                          ; 0                                            ;
; b_rd_req_state.L_PARAM_READ_REQ_STT_ADDR_SET ; 1                                        ; 0                                          ; 1                                            ;
; b_rd_req_state.L_PARAM_READ_REQ_STT_RD_END   ; 1                                        ; 1                                          ; 0                                            ;
+----------------------------------------------+------------------------------------------+--------------------------------------------+----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_wr_state                                                                                                              ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+---------------------------------------+-----------------------------------+----------------------------------+
; Name                                         ; b_wr_state.L_PARAM_WRITE_STT_DATA_SET ; b_wr_state.L_PARAM_WRITE_STT_LATCH_CONDITION ; b_wr_state.L_PARAM_WRITE_STT_ADDR_SET ; b_wr_state.L_PARAM_WRITE_STT_IDLE ; b_wr_state.L_PARAM_WRITE_STT_END ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+---------------------------------------+-----------------------------------+----------------------------------+
; b_wr_state.L_PARAM_WRITE_STT_IDLE            ; 0                                     ; 0                                            ; 0                                     ; 0                                 ; 0                                ;
; b_wr_state.L_PARAM_WRITE_STT_ADDR_SET        ; 0                                     ; 0                                            ; 1                                     ; 1                                 ; 0                                ;
; b_wr_state.L_PARAM_WRITE_STT_LATCH_CONDITION ; 0                                     ; 1                                            ; 0                                     ; 1                                 ; 0                                ;
; b_wr_state.L_PARAM_WRITE_STT_DATA_SET        ; 1                                     ; 0                                            ; 0                                     ; 1                                 ; 0                                ;
; b_wr_state.L_PARAM_WRITE_STT_END             ; 0                                     ; 0                                            ; 0                                     ; 1                                 ; 1                                ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+---------------------------------------+-----------------------------------+----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_main_state             ;
+-------------------------------------+------------------------------------+-------------------------------------+------------------------------------+
; Name                                ; b_main_state.L_PARAM_MAIN_STT_IDLE ; b_main_state.L_PARAM_MAIN_STT_WRITE ; b_main_state.L_PARAM_MAIN_STT_READ ;
+-------------------------------------+------------------------------------+-------------------------------------+------------------------------------+
; b_main_state.L_PARAM_MAIN_STT_IDLE  ; 0                                  ; 0                                   ; 0                                  ;
; b_main_state.L_PARAM_MAIN_STT_READ  ; 1                                  ; 0                                   ; 1                                  ;
; b_main_state.L_PARAM_MAIN_STT_WRITE ; 1                                  ; 1                                   ; 0                                  ;
+-------------------------------------+------------------------------------+-------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state ;
+--------------------------+------------------------+--------------------------+-------------------------------------------------------------------+
; Name                     ; main_state.PL_STT_IDLE ; main_state.PL_STT_BITMAP ; main_state.PL_STT_CLEAR                                           ;
+--------------------------+------------------------+--------------------------+-------------------------------------------------------------------+
; main_state.PL_STT_IDLE   ; 0                      ; 0                        ; 0                                                                 ;
; main_state.PL_STT_CLEAR  ; 1                      ; 0                        ; 1                                                                 ;
; main_state.PL_STT_BITMAP ; 1                      ; 1                        ; 0                                                                 ;
+--------------------------+------------------------+--------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_state ;
+------------------------+--------------------+------------------------+------------------------------+
; Name                   ; b_if_state.IF_IDLE ; b_if_state.IF_IDLEWAIT ; b_if_state.IF_RECEIVED       ;
+------------------------+--------------------+------------------------+------------------------------+
; b_if_state.IF_IDLE     ; 0                  ; 0                      ; 0                            ;
; b_if_state.IF_RECEIVED ; 1                  ; 0                      ; 1                            ;
; b_if_state.IF_IDLEWAIT ; 1                  ; 1                      ; 0                            ;
+------------------------+--------------------+------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_state    ;
+---------------------------+----------------------+--------------------------+---------------------------+
; Name                      ; b_rxd_state.RXD_IDLE ; b_rxd_state.RXD_RECEIVED ; b_rxd_state.RXD_RECEIVING ;
+---------------------------+----------------------+--------------------------+---------------------------+
; b_rxd_state.RXD_IDLE      ; 0                    ; 0                        ; 0                         ;
; b_rxd_state.RXD_RECEIVING ; 1                    ; 0                        ; 1                         ;
; b_rxd_state.RXD_RECEIVED  ; 1                    ; 1                        ; 0                         ;
+---------------------------+----------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_state ;
+-----------------------+--------------------+-----------------------+--------------------------------------+
; Name                  ; b_if_state.IF_IDLE ; b_if_state.IF_WORKING ; b_if_state.IF_START                  ;
+-----------------------+--------------------+-----------------------+--------------------------------------+
; b_if_state.IF_IDLE    ; 0                  ; 0                     ; 0                                    ;
; b_if_state.IF_START   ; 1                  ; 0                     ; 1                                    ;
; b_if_state.IF_WORKING ; 1                  ; 1                     ; 0                                    ;
+-----------------------+--------------------+-----------------------+--------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state                                                                                                                          ;
+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; Name                                ; b_req_main_state.L_PARAM_WR_OUTDATA ; b_req_main_state.L_PARAM_WR_MEMGET ; b_req_main_state.L_PARAM_WR_MEMREQ ; b_req_main_state.L_PARAM_OUTDATA ; b_req_main_state.L_PARAM_MEMGET ; b_req_main_state.L_PARAM_MEMREQ ; b_req_main_state.L_PARAM_IDLE ;
+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; b_req_main_state.L_PARAM_IDLE       ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                               ; 0                               ; 0                             ;
; b_req_main_state.L_PARAM_MEMREQ     ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 0                               ; 1                               ; 1                             ;
; b_req_main_state.L_PARAM_MEMGET     ; 0                                   ; 0                                  ; 0                                  ; 0                                ; 1                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_OUTDATA    ; 0                                   ; 0                                  ; 0                                  ; 1                                ; 0                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_WR_MEMREQ  ; 0                                   ; 0                                  ; 1                                  ; 0                                ; 0                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_WR_MEMGET  ; 0                                   ; 1                                  ; 0                                  ; 0                                ; 0                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_WR_OUTDATA ; 1                                   ; 0                                  ; 0                                  ; 0                                ; 0                               ; 0                               ; 1                             ;
+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state                             ;
+----------------------------+----------------------------+----------------------------+---------------------------+--------------------------+----------------------------+
; Name                       ; b_state.L_PARAM_STT_RELOAD ; b_state.L_PARAM_STT_BRANCH ; b_state.L_PARAM_STT_STORE ; b_state.L_PARAM_STT_LOAD ; b_state.L_PARAM_STT_NORMAL ;
+----------------------------+----------------------------+----------------------------+---------------------------+--------------------------+----------------------------+
; b_state.L_PARAM_STT_NORMAL ; 0                          ; 0                          ; 0                         ; 0                        ; 0                          ;
; b_state.L_PARAM_STT_LOAD   ; 0                          ; 0                          ; 0                         ; 1                        ; 1                          ;
; b_state.L_PARAM_STT_STORE  ; 0                          ; 0                          ; 1                         ; 0                        ; 1                          ;
; b_state.L_PARAM_STT_BRANCH ; 0                          ; 1                          ; 0                         ; 0                        ; 1                          ;
; b_state.L_PARAM_STT_RELOAD ; 1                          ; 0                          ; 0                         ; 0                        ; 1                          ;
+----------------------------+----------------------------+----------------------------+---------------------------+--------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state ;
+---------------------+---------------------+---------------------+----------------------------------------------------------------------------------------------------------+
; Name                ; b_state.PL_STT_IDLE ; b_state.PL_STT_WAIT ; b_state.PL_STT_REQ                                                                                       ;
+---------------------+---------------------+---------------------+----------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE ; 0                   ; 0                   ; 0                                                                                                        ;
; b_state.PL_STT_REQ  ; 1                   ; 0                   ; 1                                                                                                        ;
; b_state.PL_STT_WAIT ; 1                   ; 1                   ; 0                                                                                                        ;
+---------------------+---------------------+---------------------+----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_state ;
+---------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                ; b_state.PL_STT_READ                                                                                                ;
+---------------------+--------------------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE ; 0                                                                                                                  ;
; b_state.PL_STT_READ ; 1                                                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state       ;
+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; Name                             ; b_req_main_state.L_PARAM_OUTINST ; b_req_main_state.L_PARAM_MEMGET ; b_req_main_state.L_PARAM_MEMREQ ; b_req_main_state.L_PARAM_IDLE ;
+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+
; b_req_main_state.L_PARAM_IDLE    ; 0                                ; 0                               ; 0                               ; 0                             ;
; b_req_main_state.L_PARAM_MEMREQ  ; 0                                ; 0                               ; 1                               ; 1                             ;
; b_req_main_state.L_PARAM_MEMGET  ; 0                                ; 1                               ; 0                               ; 1                             ;
; b_req_main_state.L_PARAM_OUTINST ; 1                                ; 0                               ; 0                               ; 1                             ;
+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state                                                                        ;
+-----------------------------------+------------------------+-------------------------+----------------------------+--------------------------+--------------------------+-----------------------------------+----------------------+
; Name                              ; b_state.L_PARAM_RELOAD ; b_state.L_PARAM_IDT_SET ; b_state.L_PARAM_IRQ_RETURN ; b_state.L_PARAM_IRQ_CALL ; b_state.L_PARAM_ALU_JUMP ; b_state.L_PARAM_ALU_JUMP_IRQ_CALL ; b_state.L_PARAM_IDLE ;
+-----------------------------------+------------------------+-------------------------+----------------------------+--------------------------+--------------------------+-----------------------------------+----------------------+
; b_state.L_PARAM_IDLE              ; 0                      ; 0                       ; 0                          ; 0                        ; 0                        ; 0                                 ; 0                    ;
; b_state.L_PARAM_ALU_JUMP_IRQ_CALL ; 0                      ; 0                       ; 0                          ; 0                        ; 0                        ; 1                                 ; 1                    ;
; b_state.L_PARAM_ALU_JUMP          ; 0                      ; 0                       ; 0                          ; 0                        ; 1                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_IRQ_CALL          ; 0                      ; 0                       ; 0                          ; 1                        ; 0                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_IRQ_RETURN        ; 0                      ; 0                       ; 1                          ; 0                        ; 0                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_IDT_SET           ; 0                      ; 1                       ; 0                          ; 0                        ; 0                        ; 0                                 ; 1                    ;
; b_state.L_PARAM_RELOAD            ; 1                      ; 0                       ; 0                          ; 0                        ; 0                        ; 0                                 ; 1                    ;
+-----------------------------------+------------------------+-------------------------+----------------------------+--------------------------+--------------------------+-----------------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_state ;
+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; b_state.PL_STT_DONE                                                                                                                                                          ;
+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE ; 0                                                                                                                                                                            ;
; b_state.PL_STT_DONE ; 1                                                                                                                                                                            ;
+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|b_state ;
+----------------------------+---------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; b_state.PL_STT_IDLE ; b_state.PL_STT_DONE ; b_state.PL_STT_HUNDLER_GET                                                                                            ;
+----------------------------+---------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------+
; b_state.PL_STT_IDLE        ; 0                   ; 0                   ; 0                                                                                                                     ;
; b_state.PL_STT_HUNDLER_GET ; 1                   ; 0                   ; 1                                                                                                                     ;
; b_state.PL_STT_DONE        ; 1                   ; 1                   ; 0                                                                                                                     ;
+----------------------------+---------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state ;
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; b_state.STT_COMP_WAIT                                                                                                           ;
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; b_state.STT_IDLE      ; 0                                                                                                                               ;
; b_state.STT_COMP_WAIT ; 1                                                                                                                               ;
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|b_get_state                                                                                                                 ;
+--------------------------+------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                     ; b_get_state.PL_STT_END ; b_get_state.PL_STT_WRITE ; b_get_state.PL_STT_GET3 ; b_get_state.PL_STT_GET2 ; b_get_state.PL_STT_GET1 ; b_get_state.PL_STT_GET0 ;
+--------------------------+------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; b_get_state.PL_STT_GET0  ; 0                      ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ;
; b_get_state.PL_STT_GET1  ; 0                      ; 0                        ; 0                       ; 0                       ; 1                       ; 1                       ;
; b_get_state.PL_STT_GET2  ; 0                      ; 0                        ; 0                       ; 1                       ; 0                       ; 1                       ;
; b_get_state.PL_STT_GET3  ; 0                      ; 0                        ; 1                       ; 0                       ; 0                       ; 1                       ;
; b_get_state.PL_STT_WRITE ; 0                      ; 1                        ; 0                       ; 0                       ; 0                       ; 1                       ;
; b_get_state.PL_STT_END   ; 1                      ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ;
+--------------------------+------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state ;
+---------------------+---------------------+---------------------+---------------------------------------+
; Name                ; b_state.PL_STT_IDLE ; b_state.PL_STT_WAIT ; b_state.PL_STT_READ                   ;
+---------------------+---------------------+---------------------+---------------------------------------+
; b_state.PL_STT_IDLE ; 0                   ; 0                   ; 0                                     ;
; b_state.PL_STT_READ ; 1                   ; 0                   ; 1                                     ;
; b_state.PL_STT_WAIT ; 1                   ; 1                   ; 0                                     ;
+---------------------+---------------------+---------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_hold                                                                                                  ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ|b_data1[2]       ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ|b_data1[1]       ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ|b_data1[0]       ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_wr_counter[0]                                             ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_wr_counter[1]                                             ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_wr_counter[2]                                             ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                                                                          ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[0]                                             ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2]      ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1]      ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0]      ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1]                                             ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[2]                                             ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_start                                                                                                 ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_end                                                                                                   ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]       ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]       ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]       ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE|b_data1[0] ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data1[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[4]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[3]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[2]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[1]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data1[0]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[0]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[1]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[2]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[3]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_wr_counter[4]                                                                                          ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                                                                          ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ|b_data1[0]  ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2]      ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1]      ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0]      ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_irq_back2front                                                                                        ; yes                                                              ; yes                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_irq_front2back                                                                                        ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE|b_data0[0] ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data0[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[4]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[3]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]                                                    ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1]                                                   ; yes                                                              ; yes                                        ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0]                                                   ; yes                                                              ; yes                                        ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ|b_data0[0]  ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[0]                                                                                                       ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[1]                                                                                                       ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                                                                       ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[3]                                                                                                       ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data1[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0]                                                ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data0[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data1[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|b_data1[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[3]                                                                                                       ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[2]                                                                                                       ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[1]                                                                                                       ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_wr_counter[0]                                                                                                       ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP|b_data0[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP|b_data0[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[3]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[2]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[1]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[0]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[3]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]                                                 ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[0]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[1]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[2]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[3]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0]                                               ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[3]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[2]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[1]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_wr_counter[0]                                                                                                      ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[3]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[2]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[1]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data1[0]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[3]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[2]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[1]                                                ; yes                                                              ; yes                                        ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ|b_data0[0]                                                ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                                                                  ;   ;
+----------------------------------------------------------------------------------------------------------------------------------+---+
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|oLDST_BUSY~0 ;   ;
; Number of logic cells representing combinational loops                                                                           ; 1 ;
+----------------------------------------------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Register Name                                                                                                                        ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_start ; 250                        ; 1                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_display:DEVICE_DISPLAY|b_data[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; vga_display:DEVICE_DISPLAY|b_req                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; vga_display:DEVICE_DISPLAY|b_data[1..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_onsram_oe                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_irq_ack                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_ack_buffer_data[12..30]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; keyboard:DEVICE_KEYBOARD|b_data[9..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_ctrl_mem_valid[2,4..7]                                                                                                          ; Lost fanout                                                                                                                                                                                                ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_ctrl_mem_mask[2,4..7]                                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_addr[18..31]                                                                                            ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[31,63]                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_next_inst[31]                                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[31,63,95,127,159,191,223,255,287,319,351,383,415,447,479,511] ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_data[31]                                                            ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_hit                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_flag_register[1..5]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_addr[0..8]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_addr[0..8]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[2..5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|b_rd_way[2..6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[6]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[63]                                                                ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[3..5]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[0..3,8..62]                                                        ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[0]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[0]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[62]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[62]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[61]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[61]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[60]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[60]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[59]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[59]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[58]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[58]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[57]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[57]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[56]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[56]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[55]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[55]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[54]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[54]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[53]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[53]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[52]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[52]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[51]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[51]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[50]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[50]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[49]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[49]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[48]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[48]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[47]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[47]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[46]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[46]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[45]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[45]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[44]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[44]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[43]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[43]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[42]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[42]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[41]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[41]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[40]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[40]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[39]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[39]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[38]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[38]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[37]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[37]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[36]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[36]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[35]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[35]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[34]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[34]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[33]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[33]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[32]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[32]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[30]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[30]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[29]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[29]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[28]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[28]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[27]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[27]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[26]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[26]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[25]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[25]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[24]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[24]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[23]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[23]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[22]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[22]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[21]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[21]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[20]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[20]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[19]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[19]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[18]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[18]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[17]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[17]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[16]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[16]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[15]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[15]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[14]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[14]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[13]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[13]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[12]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[12]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[11]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[11]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[10]                                                                                           ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[10]                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[9]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[9]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[8]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[8]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[7]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[7]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[6]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[6]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[5]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[5]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[4]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[4]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[3]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[3]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[2]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[2]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[1]                                                                                            ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[1]                                                                                      ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_ppcr_valid                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_irq_ack                                                               ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[4]                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6]                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_fi0r[3..31]                                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6]                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[3]                                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[5]                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[3,7,11,15,19,23,27]                                         ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[31]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[20]                                                         ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[30]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[13,17,21,25]                                                ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[29]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[12]                                                         ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[28]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[10]                                                         ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[26]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[18]                                                         ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[24]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[5,9]                                                        ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[22]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[4]                                                          ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[14]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[6]                                                          ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[8]                                                    ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[3,7,11,15,19,23,27]                                   ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[31]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[20]                                                   ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[30]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[13,17,21,25]                                          ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[29]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[12]                                                   ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[28]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[10]                                                   ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[26]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[18]                                                   ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[24]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[5,9]                                                  ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[22]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[4]                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[14]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[6]                                                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[8]                                              ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[14,26]                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[31]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[8,24]                                                       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[30]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[22,28]                                                      ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[29]                                                   ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[14,26]                                                ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[31]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[8,24]                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[30]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[22,28]                                                ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[29]                                             ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[6]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[6]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[5]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[5]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[3]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[3]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[2]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[2]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[19]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[19]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[18]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[18]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[17]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[17]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[16]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[16]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[15]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[15]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[14]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[14]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[13]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[13]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[12]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[12]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[11]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[11]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[10]                                                                                                              ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[10]                                                                                                              ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[9]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[9]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[8]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[8]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[7]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[7]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[4]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[4]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[1]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[1]                                                                                                               ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_wait_counter[0]                                                                                                               ; Merged with sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_wait_counter[0]                                                                                                               ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][28]       ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][27] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[29..31]                                               ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[16]                                             ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[29..31]                                                     ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[16]                                                   ;
; sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_count[2,3]                                                                                                                                             ; Merged with sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_count[1]                                                                                                                                         ;
; sci_top:DEVICE_SCI|b_irq_transmit_buff_resresh_wait                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_wait                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[16]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[16]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|b_irq_transmit_buff_resresh_count[0..3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; sci_top:DEVICE_SCI|b_irq_receive_buff_resresh_count[0,1]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_state[3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_ena                                                        ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[2][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[3][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[4][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[6][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[0][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[1][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[6][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][27]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[0]                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[0]                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[2]                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[2]                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[1]                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[1]                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_mask[3]                                                 ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[3]                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_mmc_reset_state.PL_MMC_RESET_STT_2                ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_irq_state~7                                                                                                                                ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state~12                                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state~13                                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state~14                                                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state~5                                                                              ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state~6                                                                              ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state~7                                                                              ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_mmc_reset_state~6                                 ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_mmc_reset_state~7                                 ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~20                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~21                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~22                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_state~23                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state~7                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_state~8                                     ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~15                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~16                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~17                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state~18                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state~8                                        ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_state~9                                        ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state~8                                          ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_state~9                                          ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state~8                                          ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_state~9                                          ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state~8                                       ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_state~9                                       ; Lost fanout                                                                                                                                                                                                ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_wr_state~6                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_wr_state~7                                                                                           ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state~10                                                              ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state~11                                                              ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state~12                                                              ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state~6                                                                                    ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state~7                                                                                    ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state~8                                                                                    ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_state~5                                                                                        ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state~8                                                               ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state~9                                                               ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state~4                                                                     ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state~5                                                                     ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_state~6                                                                     ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_state~5                              ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state~6                                                                         ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de2_115:IBOOT_ROM|b_get_state~6                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de2_115:IBOOT_ROM|b_get_state~7                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de2_115:IBOOT_ROM|b_get_state~8                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_mmc_reset_state.PL_MMC_RESET_STT_0                ; Merged with mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_flag_register[0]                                                                                                                     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_state.PL_STT_DONE                    ; Merged with mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN|b_finish                         ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state.PL_MMC_CTRL_WAIT                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                     ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_if_state.IF_RECEIVED                                                                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state.PL_MMC_CTRL_IDLE                                                       ; Lost fanout                                                                                                                                                                                                ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state.PL_STT_BITMAP                                                                    ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~0                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~1                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~2                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~3                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~8                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~9                                                                   ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~10                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~11                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~12                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~13                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~14                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~15                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~16                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~17                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~18                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~19                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~20                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~21                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~22                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~23                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~24                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~25                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~26                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~27                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~28                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~29                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~30                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~31                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~32                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~33                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~34                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~35                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~36                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~37                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~38                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~39                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~40                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~41                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~42                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~43                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~44                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~45                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~46                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~47                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~48                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~49                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~50                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~51                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~52                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~53                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~54                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~55                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~56                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~57                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~58                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~59                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~60                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~61                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~62                                                                  ; Lost fanout                                                                                                                                                                                                ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~63                                                                  ; Lost fanout                                                                                                                                                                                                ;
; iboot_rom_de2_115:IBOOT_ROM|b_rd_counter[23]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                ;
; Total Number of Removed Registers = 553                                                                                                                                                              ;                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[5]                                                                ; Stuck at GND              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[6],                ;
;                                                                                                                                                ; due to stuck port data_in ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[5],                ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[4],                ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_hw_irq_num[3],                ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[0],              ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[1],              ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[2],              ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_valid[3],              ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[6],                   ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[16],      ;
;                                                                                                                                                ;                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:FI0R|b_data[16] ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_hit  ; Stuck at GND              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_predict_ena      ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                    ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state.PL_MMC_CTRL_WAIT ; Stuck at GND              ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state.PL_MMC_CTRL_IDLE     ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16863 ;
; Number of registers using Synchronous Clear  ; 393   ;
; Number of registers using Synchronous Load   ; 3254  ;
; Number of registers using Asynchronous Clear ; 8348  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13238 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                 ; Action           ; Reason              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; dev_interconnect:DEV_INTERCONNECT|Add0~1                                                                                                                                                                             ; Modified         ; Timing optimization ;
; dev_interconnect:DEV_INTERCONNECT|Add1~1                                                                                                                                                                             ; Modified         ; Timing optimization ;
; dev_interconnect:DEV_INTERCONNECT|Add2~1                                                                                                                                                                             ; Modified         ; Timing optimization ;
; dev_interconnect:DEV_INTERCONNECT|local_req_addr[8]~73                                                                                                                                                               ; Modified         ; Timing optimization ;
; dev_interconnect:DEV_INTERCONNECT|local_req_addr[11]~4                                                                                                                                                               ; Modified         ; Timing optimization ;
; memory_if:MEMIF|LessThan0~0                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|Equal0~0                                                                                                                                                                ; Modified         ; Timing optimization ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|oCOUNT[0]~0                                                                                                                                                             ; Modified         ; Timing optimization ;
; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|oCOUNT[0]~1                                                                                                                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|Add0~0                                                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|Add0~1                                                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[2]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[4]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[6]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[8]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[10]                                                      ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[2]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[4]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[6]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[8]                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[10]                                                      ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[0]_OTERM917                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[1]_OTERM935                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[2]_OTERM967                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[3]_OTERM975                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[4]_OTERM591                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[5]_OTERM555                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[6]_OTERM575                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[7]_OTERM551                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[8]_OTERM571                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[9]_OTERM547                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[10]_OTERM587                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[11]_OTERM583                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[12]_OTERM559                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[13]_OTERM579                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[14]_OTERM567                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[15]_OTERM921                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[16]_OTERM923                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[17]_OTERM927                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[18]_OTERM427                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[19]_OTERM931                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[20]_OTERM937                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[21]_OTERM941                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[22]_OTERM943                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[23]_OTERM947                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[24]_OTERM949                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[25]_OTERM953                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[26]_OTERM955                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[27]_OTERM959                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[28]_OTERM961                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[29]_OTERM965                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[30]_OTERM969                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[31]_OTERM973                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[0]_OTERM111                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[1]_OTERM139                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[2]_OTERM151                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[3]_OTERM153                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer[4]_OTERM137                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_pointer~9                                                                                        ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0_sysreg_OTERM135                                                                                  ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0~272                                                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[5]_OTERM225                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[7]_OTERM223                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[11]_OTERM227                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[12]_OTERM229                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[14]_OTERM231                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[17]_OTERM233                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[25]_OTERM235                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[27]_OTERM237                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[29]_OTERM239                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[0]_OTERM131                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[1]_OTERM133                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[2]_OTERM129                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[3]_OTERM123                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_pointer[4]_OTERM125                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1_sysreg_OTERM121                                                                                  ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1~185                                                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_writeback~1                                                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[0]                                                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[0]_OTERM1181                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[1]                                                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[1]_OTERM1183                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[2]                                                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[2]_OTERM1171                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[2]_OTERM1173                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[2]_OTERM1175                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[2]_OTERM1177                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[3]                                                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[3]_OTERM1179                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[0]                                                                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[0]_OTERM1185                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[0]_OTERM1187                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[0]_OTERM1189                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[0]_OTERM1191                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[2]                                                                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[2]_OTERM1215                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[2]_OTERM1217                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cmd[2]_OTERM1220                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[0]                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[0]_OTERM699                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[0]_OTERM701                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[0]_OTERM703_OTERM1205                                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[0]_OTERM703_OTERM1207                                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[0]_OTERM703_OTERM1211                                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[0]_OTERM705                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[1]                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[1]_OTERM707                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[1]_OTERM709                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[2]                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[2]_OTERM717                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[2]_OTERM719                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[3]                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[3]_OTERM711                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[3]_OTERM713                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[4]                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[4]_OTERM723                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[4]_OTERM725                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[4]_OTERM727_OTERM1372                                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[4]_OTERM727_OTERM1374                                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination[4]_OTERM727_OTERM1376                                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination_sysreg                                                                                           ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination_sysreg_OTERM1365                                                                                 ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_destination_sysreg_OTERM1368                                                                                 ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_logic                                                                                                     ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_logic_OTERM1378                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_logic_OTERM1382                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_logic_OTERM1386                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_sys_reg                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_sys_reg_OTERM1195                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_sys_reg_OTERM1197                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_sys_reg_OTERM1199                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_ex_sys_reg_OTERM1201                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[0]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[0]_OTERM1426                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[0]_OTERM1428                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[1]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[1]_OTERM1422                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[1]_OTERM1424                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[2]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[2]_OTERM1418                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[2]_OTERM1420                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[3]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[3]_OTERM1446                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[3]_OTERM1448                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[4]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[4]_OTERM1430                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0[4]_OTERM1432                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0_active                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0_active_OTERM1359                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0_active_OTERM1361                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0_active_OTERM1363                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0_sysreg                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0_sysreg_OTERM1350                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0_sysreg_OTERM1355                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0~0_RTM01208                                                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0~0_RTM01208                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0~3_Duplicate_20                                                                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0~7_Duplicate_21                                                                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0~13_Duplicate_19                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0~14_Duplicate_18                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source0~15_Duplicate_17                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[0]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[0]_OTERM1410                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[0]_OTERM1412                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[1]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[1]_OTERM1414                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[1]_OTERM1416                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[2]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[2]_OTERM1442                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[2]_OTERM1444                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[3]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[3]_OTERM1438                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[3]_OTERM1440                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[4]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[4]_OTERM1434                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[4]_OTERM1436                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[5]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[5]_OTERM749                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[5]_OTERM751_OTERM1280                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[5]_OTERM751_OTERM1282                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[5]_OTERM751_OTERM1284                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[5]_OTERM751_OTERM1286                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]_OTERM671                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]_OTERM673                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]_OTERM675                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]_OTERM677_OTERM1141                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]_OTERM677_OTERM1143                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]_OTERM677_OTERM1145                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[6]_OTERM677_OTERM1147                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]_OTERM729                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]_OTERM731_OTERM1224                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]_OTERM731_OTERM1226                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]_OTERM731_OTERM1228                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]_OTERM731_OTERM1230                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[8]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[8]_OTERM741                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[8]_OTERM743_OTERM1272                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[8]_OTERM743_OTERM1274                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[8]_OTERM743_OTERM1276                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[8]_OTERM743_OTERM1278                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[9]                                                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[9]_OTERM733                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[9]_OTERM735_OTERM1232                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[9]_OTERM735_OTERM1234                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[9]_OTERM735_OTERM1236                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[9]_OTERM735_OTERM1238                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[10]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[10]_OTERM745                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[10]_OTERM747_OTERM1264                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[10]_OTERM747_OTERM1266                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[10]_OTERM747_OTERM1268                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[10]_OTERM747_OTERM1270                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[11]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[11]_OTERM761                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[11]_OTERM763_OTERM1288                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[11]_OTERM763_OTERM1290                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[11]_OTERM763_OTERM1292                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[11]_OTERM763_OTERM1294                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[12]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[12]_OTERM737                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[12]_OTERM739_OTERM1258                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[12]_OTERM739_OTERM1260                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[12]_OTERM739_OTERM1262                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[13]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[13]_OTERM765                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[13]_OTERM767_OTERM1302                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[13]_OTERM767_OTERM1304                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[13]_OTERM767_OTERM1306                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[14]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[14]_OTERM769                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[14]_OTERM771_OTERM1310                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[14]_OTERM771_OTERM1312                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[15]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[15]_OTERM753                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[15]_OTERM755_OTERM1315                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[15]_OTERM755_OTERM1317                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[16]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[16]_OTERM773                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[16]_OTERM775_OTERM1320                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[16]_OTERM775_OTERM1322                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[17]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[17]_OTERM757                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[17]_OTERM759_OTERM1296                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[17]_OTERM759_OTERM1298                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[17]_OTERM759_OTERM1300                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[26]                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[26]_OTERM777                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[26]_OTERM779_OTERM1325                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[26]_OTERM779_OTERM1327                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_active                                                                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_active_OTERM1341                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_active_OTERM1343                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_active_OTERM1345                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_active_OTERM1347                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_imm                                                                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_imm_OTERM823                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_imm_OTERM825_OTERM1333                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1_imm_OTERM825_OTERM1335                                                                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1~53_RTM01202                                                                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1~53_RTM01202                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1~57_Duplicate_88                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1~58_Duplicate_89                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1~59_Duplicate_90                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1~60_Duplicate_86                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1~61_Duplicate_87                                                                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_writeback                                                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_writeback_OTERM693                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_writeback_OTERM695                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_writeback_OTERM697                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector2~20_RTM01212                                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector2~20_RTM01212                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector20~0                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector20~0_RTM01307                                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector20~0_RTM01307                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector20~2                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector20~2_RTM01323                                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector21~1                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector21~1_RTM01318                                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector22~1                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector22~1_RTM01313                                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector23~1                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector23~1_RTM01308                                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector38~0_RTM0714                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector38~0_RTM0714                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector38~1                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector38~1_RTM0715                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector39~0                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|Selector39~0_RTM0721                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr1~27_Duplicate_30                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr2~1_RTM01379                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr2~1_RTM01379                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32_RTM01348                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32_RTM01352                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32_RTM01353                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32_RTM01357                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32~24                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32~24_RTM01351                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32~24_RTM01351                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32~25_RTM01356                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr32~25_RTM01356                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr35~1                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr35~1_RTM01209                                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr35~1_RTM01213                                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr44                                                                       ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr44~0_Duplicate_2                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr46                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr46_RTM01366                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr46_RTM01370                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr46~3_RTM0720                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr46~3_RTM0720                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr46~4_RTM01369                                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr46~4_RTM01369                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49_RTM01218                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49_RTM01222                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49~40                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49~40_RTM01192                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49~40_RTM01192                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49~41                                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49~41_RTM01221                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr49~41_RTM01221                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr51                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr51_RTM01193                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr52                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr52_RTM01203                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54_RTM01380                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54_RTM01384                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54_RTM01388                                                              ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54~2_RTM01383                                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54~2_RTM01383                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54~3_RTM01387                                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|WideOr54~3_RTM01387                                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|f_decode~5                                                                     ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|f_decode~9                                                                     ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|f_decode~247                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|f_decode~247_RESYN1523_BDD1524                                                 ; Created          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION|f_decode~247_RESYN1525_BDD1526                                                 ; Created          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|Add2~0                                                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|Add2~1                                                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[0]_OTERM143                                                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[1]_OTERM141                                                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[2]_OTERM157                                                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[3]_OTERM155                                                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[4]_OTERM127                                                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination_sysreg_OTERM149                                                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[0]_OTERM303                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[1]_OTERM521                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[2]_OTERM499                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[3]_OTERM525                                                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[5]_OTERM1468                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]_OTERM1470                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[9]_OTERM1472                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[11]_OTERM1466                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[13]_OTERM1464                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[15]_OTERM457                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]_OTERM495                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[17]_OTERM517                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[18]_OTERM307                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[19]_OTERM491                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[20]_OTERM479                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[21]_OTERM487                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]_OTERM475                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[23]_OTERM483                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[24]_OTERM471                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[25]_OTERM513                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[26]_OTERM467                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[27]_OTERM509                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[28]_OTERM463                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[29]_OTERM505                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[30]_OTERM459                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[31]_OTERM563                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]_OTERM305                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[33]_OTERM523                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[34]_OTERM501                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[35]_OTERM527                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[36]_OTERM445                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[37]_OTERM447                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[38]_OTERM449                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[39]_OTERM451                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[40]_OTERM453                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]_OTERM455                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[42]_OTERM431                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]_OTERM433                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[44]_OTERM435                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[45]_OTERM437                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[46]_OTERM439                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[47]_OTERM441                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[48]_OTERM497                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[49]_OTERM519                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[50]_OTERM309                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[51]_OTERM493                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[52]_OTERM481                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[53]_OTERM489                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[54]_OTERM477                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[55]_OTERM485                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[56]_OTERM473                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[57]_OTERM515                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[58]_OTERM469                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[59]_OTERM511                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[60]_OTERM465                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[61]_OTERM507                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[62]_OTERM461                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[63]_OTERM443                                                                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[5]_OTERM1518                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[7]_OTERM1520                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[9]_OTERM1522                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[11]_OTERM1514                                                                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[13]_OTERM1516                                                                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[15]_OTERM987                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[24]_OTERM541                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[25]_OTERM989                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[26]_OTERM537                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[27]_OTERM991                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[28]_OTERM533                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[29]_OTERM993                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[30]_OTERM529                                                                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data~36                                                                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[31]_OTERM561                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_spr_writeback_OTERM145                                                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_valid_OTERM119                                                                                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_writeback_OTERM117                                                                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|comb~2_OTERM221                                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|comb~3_OTERM211                                                                                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER|Add0~0                                                                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Add0~0                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Add0~1                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Add1~1                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Add4~0                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Add6~0                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Add7~0                                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Mux29~3                                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Mux29~7                                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Mux30~1                                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Mux32~2                                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|oOUT_SPR[2]~23                                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|oOUT_SPR[2]~24                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH|Add0~0                                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]                                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM93                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM319_OTERM601                                  ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM319_OTERM603                                  ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM319_OTERM605                                  ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM319_OTERM607_OTERM1059                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM319_OTERM607_OTERM1061                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM319_OTERM607_OTERM1063                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM319_OTERM607_OTERM1065                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM321                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM323                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM197_OTERM325                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM199                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG|b_sysreg_flags[0]_OTERM201                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|Equal7~0_NEW_REG24_OTERM147                                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|Equal7~0_OTERM25                                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~1                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~1_NEW_REG26_OTERM301                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~1_OTERM27                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~2_NEW_REG2_OTERM103                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~2_OTERM3                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~3                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~3_NEW_REG0_OTERM115                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~3_OTERM1                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~6_OTERM405                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~8_NEW_REG22_OTERM249                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~8_OTERM23                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~9                                                  ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~9_OTERM407                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~9_RTM0409                                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~9_RTM0409                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~10_NEW_REG20_OTERM243                              ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~10_OTERM21                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~11_OTERM317                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~12_OTERM327                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~13_OTERM329                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~14_OTERM331                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~15                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~15_RTM0183                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~15_RTM0183                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~16                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~16_RTM0193                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~16_RTM0193                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~18                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~18_RTM0182                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~18_RTM0192                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~20_OTERM1107                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~22                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~22_RTM0171                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~22_RTM0171                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~23                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~23_RTM0215                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~23_RTM0215                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~25                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~25_OTERM387                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~25_RTM0170                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~25_RTM0214                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~26                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~26_RTM0408                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~29_OTERM419                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~30_OTERM417                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~32_OTERM413                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~33_OTERM641                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~34_OTERM333                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~36_OTERM1109                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~38_OTERM389                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~42_OTERM643                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~46_OTERM1240                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~50_OTERM645                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~51_OTERM337                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~53_OTERM1113                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~58_OTERM647                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~62_OTERM1242                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~66_OTERM649                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~67_OTERM341                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~69_OTERM1117                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~74_OTERM679                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~75_OTERM343                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~76_OTERM1069                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~80                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~80_OTERM1337                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~80_RTM01339                                        ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~80_RTM01339                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~82_OTERM781                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~83                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~83_RTM01338                                        ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~85_OTERM345                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~87_OTERM1119                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~89                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~90_OTERM783                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~92_OTERM347                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~93_OTERM1073                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~96                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~97_OTERM785                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~99_OTERM349                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~100                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~101                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~102_OTERM1121                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~104                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~107_OTERM421                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~109_OTERM351                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~110_OTERM1075                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~113                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~114_OTERM787                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~116_OTERM353                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~117_OTERM1077                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~120                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~121_OTERM789                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~123_OTERM355                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~125_OTERM1123                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~127                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~128_OTERM791                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~130_OTERM357                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~131_OTERM1081                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~134                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~135_OTERM793                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~137_OTERM359                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~139_OTERM1125                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~141                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~142_OTERM795                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~144_OTERM361                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~145_OTERM1085                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~148                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~149_OTERM797                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~151_OTERM799                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~153_OTERM1402                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~154                                                ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~154_OTERM667                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~154_RTM0669                                        ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~154_RTM0669                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~155                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~155_RTM0668                                        ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~157                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~158_OTERM801                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~159                                                ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~159_OTERM683                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~159_RTM0685                                        ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~159_RTM0685                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~160_OTERM1089                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~162                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~162_RTM0684                                        ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~163_OTERM1246                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~164                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~165_OTERM803                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~167_OTERM1404                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~168                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~169_OTERM687                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~170                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~171_OTERM805                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~172_OTERM1093                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~174                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~175_OTERM1248                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~176                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~177_OTERM807                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~179_OTERM1406                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~180                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~181_OTERM689                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~182                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~183_OTERM809                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~184_OTERM1097                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~186                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~187_OTERM1250                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~188                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~189_OTERM363                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~191_OTERM1127                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~193                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~194_OTERM811                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~196_OTERM813                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~198_OTERM1408                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~199                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~201                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~202_OTERM365                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~203_OTERM1103                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~207_OTERM653                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~208_OTERM367                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~209_OTERM1105                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~212                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~213_OTERM821                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~215_OTERM655                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~216_OTERM369                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~218_OTERM1129                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~223_OTERM657                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~227_OTERM1252                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~231_OTERM659                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~232_OTERM373                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~234_OTERM1133                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~239_OTERM661                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~243_OTERM1254                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~247_OTERM663                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~248_OTERM377                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~250_OTERM1137                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~255_OTERM665                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~259_OTERM1256                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~0_NEW_REG4_OTERM241                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~0_OTERM5                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~1_NEW_REG12_OTERM247                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~1_OTERM13                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~2_OTERM399                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~3_OTERM161                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~4_NEW_REG6_OTERM429                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~4_OTERM7                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~5_NEW_REG14_OTERM245                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~5_OTERM15                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~8_NEW_REG10_OTERM423                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~8_OTERM11                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~11                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~11_RTM0175                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~11_RTM0175                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~12                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~12_OTERM391                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~12_RTM0174                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~12_RTM0393                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~12_RTM0393                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~13                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~13_RTM0167                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~13_RTM0167                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~14                                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~14_RTM0209                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~14_RTM0209                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~16                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~16_RTM0166                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~16_RTM0208                                         ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~17_NEW_REG16_OTERM1474                             ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~17_OTERM17                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~4                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~4_RTM01330                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~9                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~9_RTM0638                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~12                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~12_OTERM1057                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~13                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~14                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~14_RTM0612                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~16                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[0]~140                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[1]~78                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[1]~78_OTERM1037                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[1]~79                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[1]~80                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[1]~80_OTERM1167                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[1]~81                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[1]~141                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[2]~71                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[2]~72                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[2]~73                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[2]~73_OTERM1039                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[2]~74                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[2]~75                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[3]~65                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[3]~65_OTERM1041                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[3]~67                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[3]~67_OTERM1169                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[3]~68                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[3]~221                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[4]~58                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[4]~59                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[4]~60                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[4]~60_OTERM1043                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[4]~61                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[4]~62                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[5]~52                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[5]~53                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[5]~53_OTERM1396                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[5]~54                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[5]~55                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[5]~244                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[6]~45                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[6]~46                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[6]~47                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[6]~47_OTERM1047                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[6]~48                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[6]~49                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[7]~39                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[7]~40                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[7]~40_OTERM1398                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[7]~41                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[7]~42                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[7]~245                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[8]~32                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[8]~33                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[8]~34                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[8]~34_OTERM1051                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[8]~35                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[8]~36                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[9]~26                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[9]~27                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[9]~27_OTERM1400                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[9]~28                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[9]~29                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[9]~237                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[10]~18                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[10]~19                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[10]~20                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[10]~20_OTERM1055                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[10]~21                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[10]~22                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[11]~84                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[11]~85                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[11]~85_OTERM1394                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[11]~86                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[11]~87                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[11]~240                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_RTM0315                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_RTM0315                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~1                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~1_RTM0595                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~1_RTM0595                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~2                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~2_OTERM401                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~2_RTM0403                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~2_RTM0403                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3_OTERM1329                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3_RTM0314                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3_RTM0392                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3_RTM0402                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3_RTM0594                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3_RTM01331                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~3_RTM01331                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~5                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~5_RTM0205                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~5_RTM0205                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~6                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~6_OTERM611                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~6_RTM0204                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~6_RTM0613                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~6_RTM0613                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~7                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~8                                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~8_OTERM637                                           ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~8_RTM0639                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~8_RTM0639                                            ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~10_OTERM597                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~11_OTERM599                                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~25                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~90                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~90_OTERM1033                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~91                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~92                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~241                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[13]~96                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[13]~97                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[13]~97_OTERM1392                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[13]~98                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[13]~99                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[13]~242                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[14]~102                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[14]~102_OTERM1029                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[14]~103                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[14]~104                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[15]~108                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[15]~108_OTERM1027                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[15]~109                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[15]~110                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[15]~110_OTERM1165                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[15]~111                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[16]~114                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[16]~115                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[16]~116                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[16]~116_OTERM1025                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[16]~117                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[16]~118                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[17]~121                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[17]~121_OTERM1023                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[17]~122                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[17]~123                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[17]~123_OTERM1163                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[17]~124                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[18]~127                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[18]~128                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[18]~129                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[18]~129_OTERM1021                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[18]~130                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[18]~131                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[19]~134                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[19]~134_OTERM1019                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[19]~135                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[19]~136                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[19]~136_OTERM1161                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[19]~137                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[20]~142                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[20]~143                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[20]~144                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[20]~144_OTERM1017                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[20]~145                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[20]~146                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[21]~149                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[21]~149_OTERM1015                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[21]~150                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[21]~151                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[21]~151_OTERM1159                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[21]~152                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[22]~155                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[22]~156                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[22]~157                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[22]~157_OTERM1013                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[22]~158                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[22]~159                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[23]~162                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[23]~162_OTERM1011                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[23]~163                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[23]~164                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[23]~164_OTERM1157                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[23]~165                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[24]~168                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[24]~169                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[24]~170                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[24]~171                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[24]~171_OTERM1390                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[24]~172                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[25]~175                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[25]~175_OTERM1007                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[25]~176                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[25]~177                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[25]~177_OTERM1155                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[25]~178                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[26]~181                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[26]~182                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[26]~183                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[26]~183_OTERM1005                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[26]~184                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[26]~185                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[27]~188                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[27]~188_OTERM1003                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[27]~189                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[27]~190                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[27]~190_OTERM1153                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[27]~191                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[28]~194                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[28]~195                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[28]~196                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[28]~196_OTERM1001                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[28]~197                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[28]~198                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[29]~201                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[29]~201_OTERM999                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[29]~202                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[29]~203                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[29]~203_OTERM1151                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[29]~204                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[30]~208                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[30]~209                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[30]~210                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[30]~210_OTERM997                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[30]~211                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[30]~212                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[31]~215                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[31]~215_OTERM995                                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[31]~216                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[31]~217                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[31]~217_OTERM1149                                        ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[31]~218                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[0]_OTERM915                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[1]_OTERM933                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[2]_OTERM895                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[3]_OTERM897                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[4]_OTERM589                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[5]_OTERM553                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[6]_OTERM573                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[7]_OTERM549                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[8]_OTERM569                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[9]_OTERM545                                ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[10]_OTERM585                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[11]_OTERM581                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[12]_OTERM557                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[13]_OTERM577                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[14]_OTERM565                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[15]_OTERM919                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[16]_OTERM879                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[17]_OTERM925                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[18]_OTERM425                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[19]_OTERM929                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[20]_OTERM869                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[21]_OTERM939                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[22]_OTERM863                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[23]_OTERM945                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[24]_OTERM857                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[25]_OTERM951                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[26]_OTERM849                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[27]_OTERM957                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[28]_OTERM841                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[29]_OTERM963                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[30]_OTERM833                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[31]_OTERM971                               ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[0]_OTERM107                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[1]_OTERM109                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[2]_OTERM101                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[3]_OTERM99                          ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination[4]_OTERM105                         ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_destination_sysreg_OTERM95                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_valid_OTERM97                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_valid~0                                         ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[0]_OTERM251                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[1]                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[1]_OTERM273                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[2]_OTERM283                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[3]                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[3]_OTERM287                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[4]_OTERM289                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[5]                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[5]_OTERM291                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[6]_OTERM293                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[7]                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[7]_OTERM295                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[8]_OTERM297                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[9]                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[9]_OTERM299                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[10]_OTERM253                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[11]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[11]_OTERM255                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[12]_OTERM257                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[13]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[13]_OTERM259                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[14]_OTERM261                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[15]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[15]_OTERM263                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[16]_OTERM265                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[17]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[17]_OTERM267                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[18]_OTERM269                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[19]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[19]_OTERM271                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[20]_OTERM275                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[21]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[21]_OTERM277                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[22]_OTERM279                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[23]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[23]_OTERM281                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[24]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[24]_OTERM503                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[25]_OTERM853                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[26]_OTERM1508                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[27]_OTERM845                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[28]_OTERM1504                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[29]_OTERM837                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[30]_OTERM1500                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[31]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[31]_OTERM285                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[32]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[32]_OTERM913                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[33]_OTERM1454                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[34]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[34]_OTERM893                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[35]_OTERM1462                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[36]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[36]_OTERM899                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[37]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[37]_OTERM981                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[38]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[38]_OTERM903                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[39]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[39]_OTERM983                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[40]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[40]_OTERM907                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[41]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[41]_OTERM985                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[42]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[42]_OTERM911                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[43]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[43]_OTERM977                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[44]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[44]_OTERM887                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[45]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[45]_OTERM979                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[46]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[46]_OTERM883                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[47]_OTERM1512                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[48]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[48]_OTERM877                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[49]_OTERM1450                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[50]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[50]_OTERM873                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[51]_OTERM1452                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[52]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[52]_OTERM867                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[53]_OTERM1456                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[54]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[54]_OTERM861                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[55]_OTERM1458                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[56]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[56]_OTERM855                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[57]_OTERM1510                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[58]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[58]_OTERM847                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[59]_OTERM1506                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[60]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[60]_OTERM839                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[61]_OTERM1502                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[62]                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[62]_OTERM831                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[63]_OTERM1460                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~0                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~1                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~2                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~3                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~4                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~5                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~6                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~7                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~8                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~9                                               ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~10                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~11                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~12                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~13                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~14                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~15                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~16                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~17                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~18                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~19                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~20                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~21                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~22                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~23                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~24                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~25                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~26                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~27                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~28                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~29                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~30                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~31                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~32                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~33                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~34                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~35                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~36                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~37                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~38                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~39                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~40                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~41                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~42                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~43                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~44                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~45                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~46                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~47                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~48                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~49                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~50                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~51                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~52                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~53                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~54                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~55                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~56                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~57                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~58                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~59                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~60                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~61                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~62                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr~63                                              ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[0]_OTERM1476                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[1]_OTERM891                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[2]_OTERM1492                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[3]_OTERM75                                       ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[4]_OTERM1494                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[5]_OTERM901                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[6]_OTERM1496                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[7]_OTERM905                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[8]_OTERM1498                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[9]_OTERM909                                      ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[10]_OTERM1478                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[11]_OTERM889                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[12]_OTERM1480                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[13]_OTERM885                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[14]_OTERM1482                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[15]_OTERM881                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[16]_OTERM1484                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[17]_OTERM875                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[18]_OTERM1486                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[19]_OTERM871                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[20]_OTERM1488                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[21]_OTERM865                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[22]_OTERM1490                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[23]_OTERM859                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[24]_OTERM543                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[25]_OTERM851                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[26]_OTERM539                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[27]_OTERM843                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[28]_OTERM535                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[29]_OTERM835                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[30]_OTERM531                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[31]_OTERM829                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr_valid                                            ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr_valid_OTERM113                                   ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_jump_addr~70                                                                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr~107                                                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[5]~151                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]~38                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]~38_RTM0816                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]~46                                                             ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]~46_OTERM815                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]~46_RTM0817                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]~46_RTM0817                                                     ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]~47_OTERM819                                                    ; Retimed Register ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data~57                                                                 ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux40~19                                                                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|Add0~1                                                                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|Add1~0                                                                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|Add1~1                                                                                                           ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr~89                                                                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_get_addr~37                                                                                                    ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_pc_out~55                                                                                                      ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~0                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~1                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~2                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~3                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~4                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~5                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~6                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Decoder0~7                               ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux0~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux0~1                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux0~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux1~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux1~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux1~3                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux2~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux2~1                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux2~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux3~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux3~1                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux3~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux6~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux6~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux6~3                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux7~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux7~1                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux7~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux8~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux8~1                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux8~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux9~0                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux9~2                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux9~3                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux10~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux10~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux10~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux11~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux11~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux11~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux12~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux12~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux12~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux13~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux13~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux13~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux14~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux14~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux14~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux15~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux15~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux15~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux16~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux16~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux16~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux17~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux17~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux17~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux18~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux18~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux18~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux19~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux19~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux19~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux20~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux20~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux20~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux21~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux21~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux21~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux22~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux22~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux22~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux23~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux23~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux23~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux24~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux24~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux24~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux25~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux25~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux25~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux26~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux26~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux26~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux27~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux27~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux27~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux28~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux28~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux28~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux29~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux29~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux29~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux30~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux30~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux30~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux31~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux31~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux31~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux32~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux32~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux32~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux35~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux35~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux35~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux36~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux36~1                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux36~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux37~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux37~1                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux37~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux38~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux38~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux38~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux39~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux39~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux39~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux40~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux40~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux40~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux41~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux41~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux41~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux42~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux42~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux42~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux43~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux43~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux43~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux44~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux44~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux44~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux45~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux45~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux45~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux46~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux46~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux46~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux47~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux47~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux47~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux48~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux48~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux48~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux49~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux49~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux49~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux50~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux50~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux50~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux51~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux51~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux51~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux52~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux52~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux52~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux53~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux53~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux53~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux54~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux54~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux54~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux55~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux55~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux55~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux56~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux56~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux56~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux57~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux57~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux57~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux58~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux58~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux58~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux59~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux59~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux59~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux60~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux60~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux60~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux61~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux61~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux61~3                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux62~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux62~1                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux62~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux63~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux63~1                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux63~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux98~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux98~1                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux98~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux99~0                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux99~1                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux99~2                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~0                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~1                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~2                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~3                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~4                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~5                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~6                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|always0~7                                ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~259                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~260                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~261                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~265                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~266                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~267                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~271                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~272                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~273                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~277                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~278                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~279                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~283                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~284                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~285                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~289                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~290                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~291                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~295                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~296                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~297                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~301                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~302                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~303                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~307                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~308                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~309                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~313                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~314                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~315                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~319                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~320                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~321                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~325                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~326                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~327                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~331                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~332                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~333                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~337                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~338                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~339                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~343                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~344                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~345                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~349                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~350                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~351                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~355                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~356                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~357                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~361                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~362                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~363                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~367                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~368                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~369                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~373                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~374                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~375                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~379                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~380                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~381                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~385                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~386                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~387                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~391                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~392                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~393                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~397                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~398                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~399                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~403                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~404                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~405                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~409                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~410                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~411                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~415                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~416                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~417                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~421                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~422                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~423                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~427                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~428                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~429                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~433                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~434                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~435                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~439                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~440                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~441                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~445                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~446                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr~447                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[7][0]~0                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[7][1]~1                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru~4                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru~5                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru~9                             ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru~12                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~260                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~261                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~262                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~266                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~267                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~268                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~272                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~273                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~274                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~278                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~279                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~280                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~284                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~285                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~286                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~290                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~291                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~292                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~296                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~297                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~298                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~302                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~303                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~304                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~308                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~309                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~310                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~314                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~315                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~316                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~320                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~321                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~322                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~326                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~327                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~328                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~332                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~333                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~334                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~338                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~339                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~340                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~344                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~345                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~346                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~350                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~351                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~352                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~356                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~357                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~358                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~362                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~363                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~364                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~368                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~369                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~370                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~374                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~375                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~376                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~380                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~381                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~382                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~386                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~387                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~388                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~392                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~393                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~394                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~398                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~399                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~400                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~404                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~405                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~406                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~410                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~411                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~412                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~416                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~417                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~418                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~422                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~423                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~424                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~428                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~429                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~430                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~434                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~435                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~436                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~440                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~441                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~442                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~446                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~447                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr~448                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[7][0]~0                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[7][1]~1                       ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru~10                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru~14                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru~27                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|func_lru_update~0                        ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|func_lru_update~1                        ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|func_lru_update~2                        ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|func_lru_update~3                        ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~66                                                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~68                                                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~70                                                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask~72                                                                                  ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Add1~0                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Add2~0                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Add3~0                                    ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Equal22~0                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Equal23~0                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Equal24~0                                 ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]~384                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][23]~384                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][23]~384                          ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR|oLDST_ADDR[2]~87                                                                   ; Deleted          ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR|oLDST_ADDR[2]~88                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR|oLDST_ADDR[3]~60                                                                   ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|Add3~0                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|Add3~1                                                     ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|oLDST_ADDR[3]~1                                            ; Modified         ; Timing optimization ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|pipeline_control_hundler_read:HUNDLER_READ|oLDST_ADDR[2]~1 ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|Add1~2                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|Add1~3                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|Selector0~0                                                                                                                                                  ; Deleted          ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|Selector0~1                                                                                                                                                  ; Deleted          ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|bn_idle~0                                                                                                                                                    ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|Add1~1                                                                ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|Selector34~0                                                          ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|Add0~1                                                                ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|Selector25~0                                                          ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|oWR_COUNT[0]~0                              ; Modified         ; Timing optimization ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|oWR_FULL                                    ; Modified         ; Timing optimization ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|Add0~1                                                                                                                                                   ; Modified         ; Timing optimization ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|Selector16~0                                                                                                                                             ; Modified         ; Timing optimization ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|Equal0~0                                                                                                                                                      ; Modified         ; Timing optimization ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|oCOUNT[0]~0                                                                                                                                                   ; Modified         ; Timing optimization ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|Equal0~0                                                                                                                                                      ; Modified         ; Timing optimization ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|oCOUNT[0]~0                                                                                                                                                   ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|Add0~1                                                                                                      ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|Add1~1                                                                                                      ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|Selector13~0                                                                                                ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|Selector21~0                                                                                                ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_main_state~8                                                                                                         ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|comb~0                                                                                                                 ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|Equal0~0                                                                                  ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|oCOUNT[0]~1                                                                               ; Modified         ; Timing optimization ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|oCOUNT[0]~0                                                                               ; Modified         ; Timing optimization ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                   ; RAM Name                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[0]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[1]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[2]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[3]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[4]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[5]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[6]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[7]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[8]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[9]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[10]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[11]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[12]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[13]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[14]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[15]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[16]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[17]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[18]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[19]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[20]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[21]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[22]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[23]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[24]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[25]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[26]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[27]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[28]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[29]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[30]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[31]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[32]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[33]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[34]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[35]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[36]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[37]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[38]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[39]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[40]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[41]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[42]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[43]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[44]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[45]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[46]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0_bypass[47]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0            ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[0]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[1]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[2]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[3]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[4]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[5]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[6]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[7]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[8]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[9]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[10]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[11]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[12]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[13]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[14]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[15]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0_bypass[16]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0                                                                                ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[0]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[1]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[2]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[3]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[4]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[5]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[6]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[7]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[8]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[9]             ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[10]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[11]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[12]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[13]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[14]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[15]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[16]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[17]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[18]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[19]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[20]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[21]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[22]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[23]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0_bypass[24]            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0            ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[0]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[1]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[2]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[3]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[4]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[5]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[6]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[7]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[8]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[9]                                                                                 ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[10]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[11]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[12]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[13]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[14]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[15]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0_bypass[16]                                                                                ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0                                                                                ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[0]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[1]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[2]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[3]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[4]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[5]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[6]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[7]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[8]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[9]                                                                         ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[10]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[11]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[12]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[13]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[14]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[15]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[16]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[17]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0_bypass[18]                                                                        ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0                                                                        ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[0]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[1]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[2]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[3]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[4]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[5]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[6]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[7]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[8]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[9]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[10] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[11] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[12] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[13] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[14] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[15] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[16] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[17] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[18] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[19] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[20] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[21] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[22] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[23] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[24] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[25] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[26] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[27] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[28] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[29] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[30] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[31] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[32] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[33] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[34] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[35] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[36] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[37] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[38] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[39] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[40] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[41] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0_bypass[42] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[0]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[1]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[2]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[3]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[4]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[5]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[6]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[7]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[8]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[9]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[10] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[11] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[12] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[13] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[14] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[15] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[16] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[17] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[18] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[19] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[20] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[21] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[22] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[23] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[24] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[25] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[26] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[27] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[28] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[29] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[30] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[31] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[32] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[33] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[34] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[35] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[36] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[37] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[38] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[39] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[40] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[41] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0_bypass[42] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                                                                                        ; Megafunction                                                ; Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------+
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_inst_data[1..30,32..62] ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0 ; RAM  ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_mem2core_data_data[0,31,63]      ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_read_counter[1]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_get_counter[4]                          ;
; 3:1                ; 512 bits  ; 1024 LEs      ; 0 LEs                ; 1024 LEs               ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_result_data[103]                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_mask[1]                                                         ;
; 3:1                ; 496 bits  ; 992 LEs       ; 0 LEs                ; 992 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_cache_write_data[238]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_fi0r[1]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_num[0]                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_irq_fi0r[0]                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[3]                                                                                                                                                   ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[46]                                                                                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_frcr[50]                                ;
; 3:1                ; 38 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_ex_history_data[11]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_wr_counter[0]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_counter[0]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PSR|b_data[6]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ|b_idt_idt_data[0]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_destination[1]                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_spr[1]                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_if_data[3]                                                                                                                          ;
; 3:1                ; 136 bits  ; 272 LEs       ; 136 LEs              ; 136 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_pc[30]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                                      ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_pc_out[17]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_txd_data[3]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_rd_counter[1]                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_data[21]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_mem_result_data[7]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_rxd_data[0]                                          ;
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_mask[2]                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_addr[15]                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_branch_normal_jump_inst                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_sysreg_idt_valid                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER|b_fwdng_spr[30]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_cc_afe[1]                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_adv_data[5]                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[0]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|b_core2mem_addr[4]                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_sysreg_set_pcr[5]                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_spr_writeback                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|keyboard:DEVICE_KEYBOARD|b_data[6]                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |top_de2_115|keyboard:DEVICE_KEYBOARD|b_data[2]                                                                                                                                                                      ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT|b_ack_data[15]                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT|b_ack_data[31]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT|b_ack_data[5]                                                                                                                                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|b_addr[15]                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|b_main_count[0]                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|b_main_count[0]                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|b_main_count[3]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_buffer[4]                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[9]                                                                                                                                                   ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |top_de2_115|dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[31]                                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[3]                                                                      ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_fetch_addr[7]                                                                                     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |top_de2_115|keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|bState[2]                                                                                                                                ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_get_addr[31]                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_de2_115|sci_top:DEVICE_SCI|b_ack_buffer_data[4]                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de2_115|sci_top:DEVICE_SCI|b_ack_buffer_data[7]                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top_de2_115|sci_top:DEVICE_SCI|b_ack_buffer_data[0]                                                                                                                                                                 ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_spi_state[1]                                         ;
; 7:1                ; 19 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|vram_addr[13]                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_get_state[2]                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|b_main_count[2]                                            ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[0]                                     ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|b_branch_cache_addr[26]                                     ;
; 24:1               ; 29 bits   ; 464 LEs       ; 58 LEs               ; 406 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP|b_jump_addr[29]                                                         ;
; 24:1               ; 29 bits   ; 464 LEs       ; 145 LEs              ; 319 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[10]                                                   ;
; 11:1               ; 10 bits   ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_count[2]                                          ;
; 14:1               ; 13 bits   ; 117 LEs       ; 52 LEs               ; 65 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[25]                                                                                     ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[13]                                                                                     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[7][0]           ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[7][10]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[6][21]     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[6][19]     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[5][7]           ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[5][2]           ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[4][12]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[4][6]      ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[3][5]           ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[3][28]     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_addr[2][13]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_jump_addr[2][0]      ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[1][10]     ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[1][15]          ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr[0][9]      ;
; 10:1               ; 61 bits   ; 366 LEs       ; 0 LEs                ; 366 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_addr[0][24]          ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|b_main_count[2]                                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 6 LEs                ; 22 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[2]                                                    ;
; 46:1               ; 27 bits   ; 810 LEs       ; 270 LEs              ; 540 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[8]                                                                                  ;
; 46:1               ; 2 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[3]                                                                                  ;
; 46:1               ; 3 bits    ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[1]                                                                                  ;
; 47:1               ; 27 bits   ; 837 LEs       ; 270 LEs              ; 567 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[19]                                                                                 ;
; 47:1               ; 2 bits    ; 62 LEs        ; 24 LEs               ; 38 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[3]                                                                                  ;
; 47:1               ; 3 bits    ; 93 LEs        ; 36 LEs               ; 57 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source1[1]                                                                                  ;
; 21:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][0]                   ;
; 21:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][8]                   ;
; 21:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][1]                   ;
; 21:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][13]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][5]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][19]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][9]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][0]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][20]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][4]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][11]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][13]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][6]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][9]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][4]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][12]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][3]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][18]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][13]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][9]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][0]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][5]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][18]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][21]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][11]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][3]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][10]                 ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][1]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][20]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][18]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][5]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][21]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][18]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][0]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][16]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][5]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][17]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][13]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][9]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][14]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][13]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][13]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][6]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][1]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][7]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][14]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][8]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][14]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][2]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][4]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][16]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][1]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][17]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][14]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][6]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][19]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][11]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][4]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][17]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][11]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][19]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][15]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[0][2]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][10]                  ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[0][9]                   ;
; 22:1               ; 22 bits   ; 308 LEs       ; 44 LEs               ; 264 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[0][14]                  ;
; 27:1               ; 5 bits    ; 90 LEs        ; 10 LEs               ; 80 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[5]                                                    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][23]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22]                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][22]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][23]                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 2 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][22]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][5]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][6]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][20]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][21]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][11]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][14]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][6]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][4]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][7]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][0]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][17]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][1]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][12]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][17]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][4]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][11]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][10]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][17]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][19]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][12]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][3]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][5]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][20]                 ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][6]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][2]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][5]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][15]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][17]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][7]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][5]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][7]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][0]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][8]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][12]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][10]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][2]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][6]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][0]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][17]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][4]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][0]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][5]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][15]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][0]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][5]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][7]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][12]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][11]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][21]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][10]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][14]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][18]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][8]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][13]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][1]                   ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][19]                  ;
; 23:1               ; 22 bits   ; 330 LEs       ; 44 LEs               ; 286 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][12]                  ;
; 29:1               ; 8 bits    ; 152 LEs       ; 32 LEs               ; 120 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[31]                                                   ;
; 29:1               ; 8 bits    ; 152 LEs       ; 24 LEs               ; 128 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[21]                                                   ;
; 29:1               ; 8 bits    ; 152 LEs       ; 24 LEs               ; 128 LEs                ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_data[15]                                                   ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[15][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[14][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[13][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[13][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[12][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[12][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[12][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[11][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[11][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[10][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][22]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][23]                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[9][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[9][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[9][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[8][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[7][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[7][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[6][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[5][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[4][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[4][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[3][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][23]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][22]                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[1][22]                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1[7]                                                                                      ;
; 69:1               ; 21 bits   ; 966 LEs       ; 924 LEs              ; 42 LEs                 ; Yes        ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|b_next_inst[20]                                                                                     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_main_state                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Selector91                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|Mux32                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|read_hit                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|read_hit                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|upload_way[1]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_byte_enable[39] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|memory_write_byte_enable[29] ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_current_state                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|state                                                                                               ;
; 8:1                ; 62 bits   ; 310 LEs       ; 310 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux187                      ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|Mux14                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de2_115|vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER|main_state                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR|oLDST_ADDR[13]                                                        ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[7]                                             ;
; 16:1               ; 96 bits   ; 960 LEs       ; 960 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux277                       ;
; 16:1               ; 96 bits   ; 960 LEs       ; 960 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux150                       ;
; 16:1               ; 96 bits   ; 960 LEs       ; 960 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux30                        ;
; 16:1               ; 96 bits   ; 960 LEs       ; 960 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|Mux144                       ;
; 9:1                ; 64 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_jump_addr            ;
; 32:1               ; 6 bits    ; 126 LEs       ; 24 LEs               ; 102 LEs                ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|Selector27                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_de2_115|sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|Selector1                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[23]                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[3]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|Selector0                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_state                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[11]                                                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|Selector23                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT|Selector2                                               ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|oMEMORY_DATA[24]                                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|Selector2                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|Selector3                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16|Selector4                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|Selector3                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|Selector1                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0|Selector4                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_de2_115|iboot_rom_de2_115:IBOOT_ROM|Selector0                                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1|Selector2                                                  ;
; 22:1               ; 29 bits   ; 406 LEs       ; 87 LEs               ; 319 LEs                ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|oOUT_SPR[14]                                                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR|oLDST_MASK[2]                                                 ;
; 16:1               ; 13 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT|Mux172                                                                  ;
; 16:1               ; 13 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT|Mux167                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state                                                                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|Selector15                                                                                     ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|Selector3                                                                           ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|Selector1                                                ;
; 22:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux25                                                                   ;
; 29:1               ; 7 bits    ; 133 LEs       ; 84 LEs               ; 49 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux39                                                                   ;
; 23:1               ; 15 bits   ; 225 LEs       ; 165 LEs              ; 60 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC|Mux19                                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|b_source1                                                                                         ;
; 67:1               ; 32 bits   ; 1408 LEs      ; 1408 LEs             ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|oLDST_DATA[29]                                                                      ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|Selector1                                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |top_de2_115|mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24|Selector2                                                ;
; 44:1               ; 4 bits    ; 116 LEs       ; 32 LEs               ; 84 LEs                 ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 38:1               ; 9 bits    ; 225 LEs       ; 72 LEs               ; 153 LEs                ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 38:1               ; 15 bits   ; 375 LEs       ; 135 LEs              ; 240 LEs                ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data                                                                                        ;
; 67:1               ; 10 bits   ; 440 LEs       ; 440 LEs              ; 0 LEs                  ; No         ; |top_de2_115|mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|oNEXT_0_INST[30]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[0]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[3]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[2]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[0]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[3]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[2]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[1]                                                                                     ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[0]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[3]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[2]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[1]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[0]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[3]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[2]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[1]                                                                                    ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_event_hold                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_start                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_irq_front2back                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_irq_back2front                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; b_event_end                                                                                                ;
; MAX_FANOUT        ; 250   ; -    ; b_event_hold                                                                                               ;
; MAX_FANOUT        ; 250   ; -    ; b_event_start                                                                                              ;
; MAX_FANOUT        ; 250   ; -    ; b_event_end                                                                                                ;
; MAX_FANOUT        ; 250   ; -    ; b_event_irq_front2back                                                                                     ;
; MAX_FANOUT        ; 250   ; -    ; b_event_irq_back2front                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[0]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[4]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[3]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[2]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[1]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[0]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[4]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[3]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[2]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[1]                                                                                                 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[4]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[4]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[4]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[3]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[4]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[3]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[0]                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[2]                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[1]                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_wr_counter[0]                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[2]                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_rd_counter[1]                                                                                                                                              ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; b_data1[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[2]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[1]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_data0[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[2]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; b_data1[1]                                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0|altsyncram_fsd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0|altsyncram_3sd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0|altsyncram_5pd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0|altsyncram_3pd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0|altsyncram_mcc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                               ;
+-------------------------------+------------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=system_pll ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                            ;
; LOCK_HIGH                     ; 1                            ; Untyped                                            ;
; LOCK_LOW                      ; 1                            ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                            ;
; SKIP_VCO                      ; OFF                          ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                            ;
; BANDWIDTH                     ; 0                            ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 2                            ; Signed Integer                                     ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer                                     ;
; CLK1_MULTIPLY_BY              ; 49                           ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 3                            ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 5                            ; Signed Integer                                     ;
; CLK2_DIVIDE_BY                ; 2                            ; Signed Integer                                     ;
; CLK1_DIVIDE_BY                ; 50                           ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 2                            ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer                                     ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer                                     ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                            ;
; VCO_MIN                       ; 0                            ; Untyped                                            ;
; VCO_MAX                       ; 0                            ; Untyped                                            ;
; VCO_CENTER                    ; 0                            ; Untyped                                            ;
; PFD_MIN                       ; 0                            ; Untyped                                            ;
; PFD_MAX                       ; 0                            ; Untyped                                            ;
; M_INITIAL                     ; 0                            ; Untyped                                            ;
; M                             ; 0                            ; Untyped                                            ;
; N                             ; 1                            ; Untyped                                            ;
; M2                            ; 1                            ; Untyped                                            ;
; N2                            ; 1                            ; Untyped                                            ;
; SS                            ; 1                            ; Untyped                                            ;
; C0_HIGH                       ; 0                            ; Untyped                                            ;
; C1_HIGH                       ; 0                            ; Untyped                                            ;
; C2_HIGH                       ; 0                            ; Untyped                                            ;
; C3_HIGH                       ; 0                            ; Untyped                                            ;
; C4_HIGH                       ; 0                            ; Untyped                                            ;
; C5_HIGH                       ; 0                            ; Untyped                                            ;
; C6_HIGH                       ; 0                            ; Untyped                                            ;
; C7_HIGH                       ; 0                            ; Untyped                                            ;
; C8_HIGH                       ; 0                            ; Untyped                                            ;
; C9_HIGH                       ; 0                            ; Untyped                                            ;
; C0_LOW                        ; 0                            ; Untyped                                            ;
; C1_LOW                        ; 0                            ; Untyped                                            ;
; C2_LOW                        ; 0                            ; Untyped                                            ;
; C3_LOW                        ; 0                            ; Untyped                                            ;
; C4_LOW                        ; 0                            ; Untyped                                            ;
; C5_LOW                        ; 0                            ; Untyped                                            ;
; C6_LOW                        ; 0                            ; Untyped                                            ;
; C7_LOW                        ; 0                            ; Untyped                                            ;
; C8_LOW                        ; 0                            ; Untyped                                            ;
; C9_LOW                        ; 0                            ; Untyped                                            ;
; C0_INITIAL                    ; 0                            ; Untyped                                            ;
; C1_INITIAL                    ; 0                            ; Untyped                                            ;
; C2_INITIAL                    ; 0                            ; Untyped                                            ;
; C3_INITIAL                    ; 0                            ; Untyped                                            ;
; C4_INITIAL                    ; 0                            ; Untyped                                            ;
; C5_INITIAL                    ; 0                            ; Untyped                                            ;
; C6_INITIAL                    ; 0                            ; Untyped                                            ;
; C7_INITIAL                    ; 0                            ; Untyped                                            ;
; C8_INITIAL                    ; 0                            ; Untyped                                            ;
; C9_INITIAL                    ; 0                            ; Untyped                                            ;
; C0_MODE                       ; BYPASS                       ; Untyped                                            ;
; C1_MODE                       ; BYPASS                       ; Untyped                                            ;
; C2_MODE                       ; BYPASS                       ; Untyped                                            ;
; C3_MODE                       ; BYPASS                       ; Untyped                                            ;
; C4_MODE                       ; BYPASS                       ; Untyped                                            ;
; C5_MODE                       ; BYPASS                       ; Untyped                                            ;
; C6_MODE                       ; BYPASS                       ; Untyped                                            ;
; C7_MODE                       ; BYPASS                       ; Untyped                                            ;
; C8_MODE                       ; BYPASS                       ; Untyped                                            ;
; C9_MODE                       ; BYPASS                       ; Untyped                                            ;
; C0_PH                         ; 0                            ; Untyped                                            ;
; C1_PH                         ; 0                            ; Untyped                                            ;
; C2_PH                         ; 0                            ; Untyped                                            ;
; C3_PH                         ; 0                            ; Untyped                                            ;
; C4_PH                         ; 0                            ; Untyped                                            ;
; C5_PH                         ; 0                            ; Untyped                                            ;
; C6_PH                         ; 0                            ; Untyped                                            ;
; C7_PH                         ; 0                            ; Untyped                                            ;
; C8_PH                         ; 0                            ; Untyped                                            ;
; C9_PH                         ; 0                            ; Untyped                                            ;
; L0_HIGH                       ; 1                            ; Untyped                                            ;
; L1_HIGH                       ; 1                            ; Untyped                                            ;
; G0_HIGH                       ; 1                            ; Untyped                                            ;
; G1_HIGH                       ; 1                            ; Untyped                                            ;
; G2_HIGH                       ; 1                            ; Untyped                                            ;
; G3_HIGH                       ; 1                            ; Untyped                                            ;
; E0_HIGH                       ; 1                            ; Untyped                                            ;
; E1_HIGH                       ; 1                            ; Untyped                                            ;
; E2_HIGH                       ; 1                            ; Untyped                                            ;
; E3_HIGH                       ; 1                            ; Untyped                                            ;
; L0_LOW                        ; 1                            ; Untyped                                            ;
; L1_LOW                        ; 1                            ; Untyped                                            ;
; G0_LOW                        ; 1                            ; Untyped                                            ;
; G1_LOW                        ; 1                            ; Untyped                                            ;
; G2_LOW                        ; 1                            ; Untyped                                            ;
; G3_LOW                        ; 1                            ; Untyped                                            ;
; E0_LOW                        ; 1                            ; Untyped                                            ;
; E1_LOW                        ; 1                            ; Untyped                                            ;
; E2_LOW                        ; 1                            ; Untyped                                            ;
; E3_LOW                        ; 1                            ; Untyped                                            ;
; L0_INITIAL                    ; 1                            ; Untyped                                            ;
; L1_INITIAL                    ; 1                            ; Untyped                                            ;
; G0_INITIAL                    ; 1                            ; Untyped                                            ;
; G1_INITIAL                    ; 1                            ; Untyped                                            ;
; G2_INITIAL                    ; 1                            ; Untyped                                            ;
; G3_INITIAL                    ; 1                            ; Untyped                                            ;
; E0_INITIAL                    ; 1                            ; Untyped                                            ;
; E1_INITIAL                    ; 1                            ; Untyped                                            ;
; E2_INITIAL                    ; 1                            ; Untyped                                            ;
; E3_INITIAL                    ; 1                            ; Untyped                                            ;
; L0_MODE                       ; BYPASS                       ; Untyped                                            ;
; L1_MODE                       ; BYPASS                       ; Untyped                                            ;
; G0_MODE                       ; BYPASS                       ; Untyped                                            ;
; G1_MODE                       ; BYPASS                       ; Untyped                                            ;
; G2_MODE                       ; BYPASS                       ; Untyped                                            ;
; G3_MODE                       ; BYPASS                       ; Untyped                                            ;
; E0_MODE                       ; BYPASS                       ; Untyped                                            ;
; E1_MODE                       ; BYPASS                       ; Untyped                                            ;
; E2_MODE                       ; BYPASS                       ; Untyped                                            ;
; E3_MODE                       ; BYPASS                       ; Untyped                                            ;
; L0_PH                         ; 0                            ; Untyped                                            ;
; L1_PH                         ; 0                            ; Untyped                                            ;
; G0_PH                         ; 0                            ; Untyped                                            ;
; G1_PH                         ; 0                            ; Untyped                                            ;
; G2_PH                         ; 0                            ; Untyped                                            ;
; G3_PH                         ; 0                            ; Untyped                                            ;
; E0_PH                         ; 0                            ; Untyped                                            ;
; E1_PH                         ; 0                            ; Untyped                                            ;
; E2_PH                         ; 0                            ; Untyped                                            ;
; E3_PH                         ; 0                            ; Untyped                                            ;
; M_PH                          ; 0                            ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                                            ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                                            ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                            ;
; CBXI_PARAMETER                ; system_pll_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                     ;
+-------------------------------+------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; AN             ; 23    ; Signed Integer                                                                         ;
; DN             ; 8     ; Signed Integer                                                                         ;
; QUEUE          ; 8     ; Signed Integer                                                                         ;
; QUEUE_N        ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 23    ; Signed Integer                                                                                                                      ;
; DEPTH          ; 8     ; Signed Integer                                                                                                                      ;
; D_N            ; 3     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                       ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                                                    ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                                             ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                                                                                    ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                   ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                                                ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                                         ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                                                                                ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                     ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                                                  ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                                           ;
; CBXI_PARAMETER ; a_graycounter_8vg ; Untyped                                                                                                                                                                  ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; D_N            ; 3     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_WRITE ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D              ; 16    ; Signed Integer                                                                                                                                                                 ;
; DN             ; 4     ; Signed Integer                                                                                                                                                                 ;
; FN             ; 1     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; lpm_width               ; 97           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_0j41  ; Untyped                                                                                                                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; CORE_ID        ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 32    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 32    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 32    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 64                   ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3cq1      ; Untyped                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D              ; 16    ; Signed Integer                                                                                                                                              ;
; DN             ; 4     ; Signed Integer                                                                                                                                              ;
; FN             ; 1     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT ;
+----------------------+----------------------------------+----------------------+
; Parameter Name       ; Value                            ; Type                 ;
+----------------------+----------------------------------+----------------------+
; PL_DEV0_INDEX        ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV0_SIZE         ; 00000000000000000000000000001000 ; Unsigned Binary      ;
; PL_DEV1_INDEX        ; 00000000000000000000000100000000 ; Unsigned Binary      ;
; PL_DEV1_SIZE         ; 00000000000000000000000000001111 ; Unsigned Binary      ;
; PL_DEV2_INDEX        ; 00000000000000000000001100000000 ; Unsigned Binary      ;
; PL_DEV2_SIZE         ; 00000000000100101100010000000000 ; Unsigned Binary      ;
; PL_DEV3_INDEX        ; 00000000000100101100100000000000 ; Unsigned Binary      ;
; PL_DEV3_SIZE         ; 00000000000000000000001001000000 ; Unsigned Binary      ;
; PL_DEV4_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV4_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV5_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV5_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV6_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV6_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV7_INDEX        ; 00000000001000000000000000000000 ; Unsigned Binary      ;
; PL_DEV7_SIZE         ; 00000000000000000000000000000000 ; Unsigned Binary      ;
; PL_DEV0_IRQ_PRIORITY ; 1111                             ; Unsigned Binary      ;
; PL_DEV1_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV2_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV3_IRQ_PRIORITY ; 1001                             ; Unsigned Binary      ;
; PL_DEV4_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV5_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV6_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
; PL_DEV7_IRQ_PRIORITY ; 0000                             ; Unsigned Binary      ;
+----------------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL ;
+----------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------+
; PL_DEV0_IRQ_PRIORITY ; 1111  ; Unsigned Binary                                                                  ;
; PL_DEV1_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV2_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV3_IRQ_PRIORITY ; 1001  ; Unsigned Binary                                                                  ;
; PL_DEV4_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV5_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV6_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
; PL_DEV7_IRQ_PRIORITY ; 0000  ; Unsigned Binary                                                                  ;
+----------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; P_N            ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                     ;
; DEPTH          ; 32    ; Signed Integer                                                                     ;
; D_N            ; 5     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                             ;
; DEPTH          ; 16    ; Signed Integer                                                             ;
; D_N            ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                             ;
; DEPTH          ; 16    ; Signed Integer                                                             ;
; D_N            ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER ;
+------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name   ; Value                ; Type                                                                 ;
+------------------+----------------------+----------------------------------------------------------------------+
; BAUDRATE_COUNTER ; 00000000000001101100 ; Unsigned Binary                                                      ;
+------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER ;
+------------------+----------------------+----------------------------------------------------------------+
; Parameter Name   ; Value                ; Type                                                           ;
+------------------+----------------------+----------------------------------------------------------------+
; BAUDRATE_COUNTER ; 00000000000001101100 ; Unsigned Binary                                                ;
+------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:RXD_DOUBLE_FLIPFLOP ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 35    ; Signed Integer                                                                                                                                 ;
; DEPTH          ; 64    ; Signed Integer                                                                                                                                 ;
; D_N            ; 6     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                 ;
; DEPTH          ; 16    ; Signed Integer                                                                                                                                 ;
; D_N            ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                  ;
; DEPTH          ; 16    ; Signed Integer                                                                                                                                  ;
; D_N            ; 4     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE ;
+--------------------------+-------+-------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                              ;
+--------------------------+-------+-------------------------------------------------------------------+
; L_PARAM_IRQ_STT_IDLE     ; 00    ; Unsigned Binary                                                   ;
; L_PARAM_IRQ_STT_IRQ_REQ  ; 01    ; Unsigned Binary                                                   ;
; L_PARAM_IRQ_STT_IRQ_FLAG ; 10    ; Unsigned Binary                                                   ;
+--------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                                                               ;
; DEPTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
; D_N            ; 2     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_WRITE ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_WRITE ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 69    ; Signed Integer                                                   ;
; DEPTH          ; 8     ; Signed Integer                                                   ;
; D_N            ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                   ;
; DEPTH          ; 16    ; Signed Integer                                                   ;
; D_N            ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 8                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ijg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 714                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 35                   ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 35                   ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsd1      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_5pd1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_3sd1      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_5pd1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_3pd1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_mcc1      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 64                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 64                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                                                                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                                                                                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                                                                                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                    ;
; Entity Instance               ; global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 17                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 512                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram1_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                 ;
; Entity Instance            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                      ;
;     -- lpm_width           ; 97                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                          ;
; Entity Instance                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO" ;
+------------------+--------+----------+-----------------------------------+
; Port             ; Type   ; Severity ; Details                           ;
+------------------+--------+----------+-----------------------------------+
; oWR_FULL         ; Output ; Info     ; Explicitly unconnected            ;
; oWR_ALMOST_FULL  ; Output ; Info     ; Explicitly unconnected            ;
; oRD_ALMOST_EMPTY ; Output ; Info     ; Explicitly unconnected            ;
+------------------+--------+----------+-----------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO" ;
+------------------+--------+----------+-----------------------------------+
; Port             ; Type   ; Severity ; Details                           ;
+------------------+--------+----------+-----------------------------------+
; oCOUNT           ; Output ; Info     ; Explicitly unconnected            ;
; oWR_FULL         ; Output ; Info     ; Explicitly unconnected            ;
; oRD_ALMOST_EMPTY ; Output ; Info     ; Explicitly unconnected            ;
+------------------+--------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_if:MEMIF"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; oMEM_ADDR[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER" ;
+----------+-------+----------+----------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------+
; iWR_MASK ; Input ; Info     ; Stuck at GND                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oWR_COUNT ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; oRD_COUNT ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                     ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24"                                              ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iCMD_ADDR       ; Input ; Warning  ; Input port expression (41 bits) is wider than the input port (32 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCMD_ADDR[8..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17"                                              ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iCMD_ADDR       ; Input ; Warning  ; Input port expression (41 bits) is wider than the input port (32 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCMD_ADDR[8..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                 ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                 ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; iRESET_SYNC ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+
; oCMD_BUSY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; oOUT_ERROR     ; Output ; Info     ; Explicitly unconnected                                                              ;
; oCARD_READ_END ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mmc_top:DEVICE_MMC" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; iMMC_CON ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; oWR_FULL         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; oCOUNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.        ;
; oRD_ALMOST_EMPTY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.        ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; oCOUNT          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; oWR_ALMOST_FULL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oBMP_READ_EMPTY ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE" ;
+-----------------------+-------+----------+-----------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                             ;
+-----------------------+-------+----------+-----------------------------------------------------+
; iDISP_WR_ADDR[31..30] ; Input ; Info     ; Stuck at GND                                        ;
+-----------------------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "vga_display:DEVICE_DISPLAY" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; iDEV_IRQ_BUSY ; Input ; Info     ; Stuck at GND        ;
+---------------+-------+----------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sci_top:DEVICE_SCI|uart:UARTMOD"                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oIRQ_VALID ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sci_top:DEVICE_SCI"        ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; oIRQ_NUM ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO"                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oWR_ALMOST_FULL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRD_ALMOST_EMPTY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "keyboard:DEVICE_KEYBOARD" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; iDEV_IRQ_BUSY ; Input ; Info     ; Stuck at GND      ;
+---------------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL"                                                                                                                        ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iIRQ_CTRL_ENTRY ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dev_interconnect:DEV_INTERCONNECT" ;
+------------+--------+----------+------------------------------+
; Port       ; Type   ; Severity ; Details                      ;
+------------+--------+----------+------------------------------+
; oDEV1_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; oDEV3_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; oDEV4_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV4_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV4_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV4_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV4_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV4_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV4_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV4_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV4_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV4_ACK  ; Output ; Info     ; Explicitly unconnected       ;
; oDEV5_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV5_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV5_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV5_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV5_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV5_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV5_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV5_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV5_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV5_ACK  ; Output ; Info     ; Explicitly unconnected       ;
; oDEV6_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV6_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV6_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV6_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV6_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV6_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV6_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV6_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV6_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV6_ACK  ; Output ; Info     ; Explicitly unconnected       ;
; oDEV7_REQ  ; Output ; Info     ; Explicitly unconnected       ;
; iDEV7_BUSY ; Input  ; Info     ; Stuck at GND                 ;
; oDEV7_RW   ; Output ; Info     ; Explicitly unconnected       ;
; oDEV7_ADDR ; Output ; Info     ; Explicitly unconnected       ;
; oDEV7_DATA ; Output ; Info     ; Explicitly unconnected       ;
; iDEV7_REQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV7_BUSY ; Output ; Info     ; Explicitly unconnected       ;
; iDEV7_DATA ; Input  ; Info     ; Stuck at GND                 ;
; iDEV7_IRQ  ; Input  ; Info     ; Stuck at GND                 ;
; oDEV7_ACK  ; Output ; Info     ; Explicitly unconnected       ;
+------------+--------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; iIO_BUSY ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_H" ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; iSRC_MASK  ; Input  ; Info     ; Stuck at VCC                                                                   ;
; oDEST_MASK ; Output ; Info     ; Explicitly unconnected                                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_CPU_L" ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------+
; iSRC_MASK  ; Input  ; Info     ; Stuck at VCC                                                                   ;
; oDEST_MASK ; Output ; Info     ; Explicitly unconnected                                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oRD_EMPTY ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER" ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                       ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; iDATA_BUSY ; Input ; Info     ; Stuck at GND                                                                  ;
+------------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iREMOVE        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; iRD_ADDR[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; oRD_HIT        ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; oUP_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; oWR_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; iWR_ADDR[5..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP" ;
+-----------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; iPREV_SYSREG_PDT_VALID      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; oNEXT_TYPE_BRANCH_VALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; oNEXT_TYPE_SYSREG_PDT_VALID ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; oHALT_VALID ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oIDTS_VALID ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; iPREV_TIDR      ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; iPREV_LDST_PDT  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; oLDST_PDT       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oLDST_ASID      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oLDST_MMUMOD    ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oLDST_MMUPS     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oNEXT_VALID     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oNEXT_SPR_VALID ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; oNEXT_SPR       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; iPDTR     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; iKPDTR    ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; oOUT_DATA ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; oNEXT_SOURCE_SPR ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; oNEXT_SOURCE_PSR ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                     ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; iPREVIOUS_SOURCE_IMM ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; oINF_ERROR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; iWR_FLAG  ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; oRD_FLAG  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; oRD_EMPTY ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; iFLUSH ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH"                            ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oBRANCH_PREDICT_FETCH_FLUSH ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRD_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; iRD_ADDR[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; oWR_BUSY       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; iWR_ADDR[5..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; oEVENT_SETREG_SPR_SET ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; oEVENT_SETREG_SPR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA"                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oMEMORY_ORDER      ; Output ; Info     ; Explicitly unconnected                                                              ;
; oMEMORY_ADDR[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oDEBUG_PC          ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "mist32_mist32e_rs0:TARGET" ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; iIBOOT_MEMIF_REQ_RW ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; oWR_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.   ;
; oRD_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI" ;
+--------------+---------+------------------+-------------------------------------------------------------------------+
; Port         ; Type    ; Severity         ; Details                                                                 ;
+--------------+---------+------------------+-------------------------------------------------------------------------+
; read_address ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                  ;
+--------------+---------+------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; oWR_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
; oRD_COUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "iboot_rom_de2_115:IBOOT_ROM"          ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; iRESET_SYNC         ; Input  ; Info     ; Stuck at GND           ;
; iRESET_ASMI_SYNC    ; Input  ; Info     ; Stuck at GND           ;
; oIBOOT_MEMIF_REQ_RW ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL" ;
+------+--------+----------+-----------------------------------------------+
; Port ; Type   ; Severity ; Details                                       ;
+------+--------+----------+-----------------------------------------------+
; c0   ; Output ; Info     ; Explicitly unconnected                        ;
; c1   ; Output ; Info     ; Explicitly unconnected                        ;
+------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "global_clock:GLOBAL_CLOCK"  ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; oPLL_LOCK ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 230                 ; 230              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 419                         ;
; cycloneiii_ff         ; 13680                       ;
;     CLR               ; 1071                        ;
;     CLR SCLR          ; 70                          ;
;     CLR SCLR SLD      ; 4                           ;
;     CLR SLD           ; 73                          ;
;     ENA               ; 6197                        ;
;     ENA CLR           ; 2740                        ;
;     ENA CLR SCLR      ; 197                         ;
;     ENA CLR SCLR SLD  ; 73                          ;
;     ENA CLR SLD       ; 3034                        ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 220                         ;
; cycloneiii_io_obuf    ; 23                          ;
; cycloneiii_lcell_comb ; 28739                       ;
;     arith             ; 1150                        ;
;         2 data inputs ; 707                         ;
;         3 data inputs ; 443                         ;
;     normal            ; 27589                       ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 100                         ;
;         2 data inputs ; 834                         ;
;         3 data inputs ; 5499                        ;
;         4 data inputs ; 21151                       ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 4555                        ;
;                       ;                             ;
; Max LUT depth         ; 26.00                       ;
; Average LUT depth     ; 10.25                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:09:45     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                      ; Details ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dev_interconnect:DEV_INTERCONNECT|iCORE_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_req                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iCORE_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_req                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iCORE_RW                                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_rw                                                                                         ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iCORE_RW                                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC|b_cpu_rw                                                                                         ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV0_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; keyboard:DEVICE_KEYBOARD|b_req                                                                                                                                                         ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV0_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; keyboard:DEVICE_KEYBOARD|b_req                                                                                                                                                         ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV1_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sci_top:DEVICE_SCI|b_ack_buffer_ack                                                                                                                                                    ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV1_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sci_top:DEVICE_SCI|b_ack_buffer_ack                                                                                                                                                    ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV2_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                    ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV2_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                    ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV3_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|oREQ_VALID~1_wirecell                                                                                                                                               ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|iDEV3_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|oREQ_VALID~1_wirecell                                                                                                                                               ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[0]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[0]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[0]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[0]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[10]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[10]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[10]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[10]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[11]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[11]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[11]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[11]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[12]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[12]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[12]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[12]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[13]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[13]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[13]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[13]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[14]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[14]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[14]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[14]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[15]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[15]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[15]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[15]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[16]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[16]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[16]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[16]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[17]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[17]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[17]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[17]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[18]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[18]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[18]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[18]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[19]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[19]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[19]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[19]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[1]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[1]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[1]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[1]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[20]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[20]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[20]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[20]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[21]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[21]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[21]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[21]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[22]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[22]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[22]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[22]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[23]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[23]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[23]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[23]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[24]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[24]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[24]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[24]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[25]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[25]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[25]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[25]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[26]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[26]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[26]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[26]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[27]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[27]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[27]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[27]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[28]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[28]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[28]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[28]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[29]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[29]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[29]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[29]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[2]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[2]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[2]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[2]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[30]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[30]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[30]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[30]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[31]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[31]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[31]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[31]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[3]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[3]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[3]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[3]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[4]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[4]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[4]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[4]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[5]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[5]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[5]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[5]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[6]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[6]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[6]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[6]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[7]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[7]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[7]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[7]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[8]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[8]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[8]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[8]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[9]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[9]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_DATA[9]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack_data[9]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack                                                                                                                                                ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oCORE_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_ack                                                                                                                                                ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV0_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev0_valid                                                                                                                                     ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV0_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev0_valid                                                                                                                                     ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV1_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev1_valid                                                                                                                                     ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV1_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev1_valid                                                                                                                                     ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV2_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev2_valid                                                                                                                                     ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV2_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev2_valid                                                                                                                                     ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[0]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[0]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[0]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[0]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[10]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[10]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[10]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[10]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[11]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[11]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[11]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[11]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[12]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[12]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[12]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[12]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[13]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[13]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[13]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[13]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[14]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[14]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[14]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[14]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[15]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[15]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[15]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[15]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[16]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[16]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[16]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[16]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[17]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[17]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[17]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[17]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[18]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[18]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[18]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[18]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[19]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[19]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[19]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[19]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[1]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[1]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[1]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[1]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[20]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[20]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[20]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[20]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[21]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[21]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[21]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[21]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[22]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[22]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[22]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[22]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[23]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[23]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[23]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[23]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[24]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[24]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[24]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[24]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[25]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[25]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[25]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[25]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[26]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[26]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[26]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[26]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[27]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[27]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[27]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[27]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[28]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[28]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[28]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[28]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[29]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[29]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[29]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[29]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[2]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[2]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[2]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[2]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[30]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[30]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[30]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[30]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[31]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[31]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[31]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[31]                                                                                                                                 ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[3]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[3]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[3]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[3]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[4]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[4]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[4]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[4]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[5]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[5]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[5]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[5]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[6]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[6]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[6]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[6]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[7]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[7]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[7]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[7]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[8]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[8]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[8]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[8]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[9]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[9]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_ADDR[9]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_local_addr[9]                                                                                                                                  ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[0]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[0]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[0]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[0]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[10]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[10]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[10]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[10]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[11]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[11]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[11]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[11]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[12]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[12]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[12]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[12]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[13]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[13]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[13]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[13]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[14]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[14]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[14]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[14]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[15]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[15]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[15]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[15]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[16]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[16]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[16]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[16]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[17]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[17]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[17]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[17]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[18]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[18]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[18]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[18]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[19]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[19]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[19]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[19]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[1]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[1]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[1]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[1]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[20]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[20]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[20]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[20]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[21]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[21]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[21]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[21]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[22]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[22]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[22]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[22]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[23]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[23]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[23]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[23]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[24]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[24]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[24]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[24]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[25]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[25]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[25]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[25]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[26]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[26]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[26]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[26]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[27]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[27]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[27]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[27]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[28]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[28]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[28]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[28]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[29]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[29]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[29]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[29]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[2]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[2]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[2]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[2]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[30]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[30]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[30]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[30]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[31]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[31]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[31]                                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[31]                                                                                                                                       ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[3]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[3]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[3]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[3]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[4]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[4]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[4]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[4]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[5]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[5]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[5]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[5]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[6]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[6]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[6]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[6]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[7]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[7]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[7]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[7]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[8]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[8]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[8]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[8]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[9]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[9]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_DATA[9]                                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_data[9]                                                                                                                                        ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev3_valid                                                                                                                                     ; N/A     ;
; dev_interconnect:DEV_INTERCONNECT|oDEV3_REQ                                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dev_interconnect:DEV_INTERCONNECT|b_req_dev3_valid                                                                                                                                     ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[0]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[0]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[0]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[0]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[10]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[10]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[10]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[10]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[11]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[11]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[11]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[11]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[12]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[12]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[12]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[12]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[13]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[13]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[13]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[13]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[14]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[14]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[14]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[14]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[15]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[15]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[15]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[15]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[16]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[16]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[16]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[16]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[17]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[17]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[17]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[17]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[18]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[18]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[18]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[18]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[19]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[19]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[19]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[19]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[1]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[1]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[1]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[1]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[20]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[20]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[20]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[20]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[21]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[21]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[21]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[21]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[22]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[22]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[22]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[22]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[23]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[23]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[23]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[23]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[24]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[24]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[24]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[24]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[25]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[25]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[25]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[25]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[26]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[26]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[26]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[26]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[27]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[27]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[27]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[27]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[28]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[28]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[28]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[28]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[29]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[29]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[29]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[29]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[2]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[2]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[2]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[2]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[30]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[30]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[30]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[30]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[31]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[31]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[31]                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[31]                                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[3]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[3]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[3]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[3]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[4]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[4]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[4]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[4]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[5]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[5]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[5]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[5]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[6]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[6]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[6]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[6]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[7]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[7]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[7]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[7]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[8]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[8]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[8]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[8]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[9]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[9]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[9]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_pc[9]                                                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_BRANCH                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_BRANCH                                                     ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_BRANCH                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_BRANCH                                                     ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                       ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL~_wirecell                                           ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL~_wirecell                                           ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_RELOAD                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_RELOAD                                                     ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_RELOAD                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_RELOAD                                                     ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                      ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                      ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|iDATAIO_REQ                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR|oEXE_REQ~0                                           ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|iDATAIO_REQ                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR|oEXE_REQ~0                                           ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[0]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[0]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[10]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[10]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[10]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[10]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[11]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[11]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[11]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[11]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[12]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[12]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[12]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[12]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[13]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[13]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[13]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[13]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[14]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[14]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[14]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[14]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[15]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[15]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[15]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[15]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[16]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[16]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[16]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[16]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[17]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[17]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[17]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[17]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[18]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[18]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[18]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[18]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[19]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[19]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[19]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[19]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[1]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[1]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[20]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[20]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[20]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[20]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[21]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[21]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[21]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[21]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[22]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[22]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[22]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[22]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[23]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[23]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[23]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[23]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[24]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[24]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[24]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[24]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[25]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[25]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[25]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[25]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[26]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[26]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[26]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[26]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[27]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[27]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[27]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[27]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[28]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[28]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[28]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[28]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[29]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[29]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[29]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[29]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[2]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[2]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[30]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[30]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[30]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[30]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[31]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[31]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[31]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[31]                                  ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[3]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[3]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[4]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[4]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[5]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[5]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[6]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[6]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[7]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[7]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[7]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[7]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[8]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[8]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[8]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[8]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[9]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[9]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_ADDR[9]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_addr[9]                                   ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_REQ                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|oLDST_REQ                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_REQ                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|oLDST_REQ                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_RW                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_rw                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oDATAIO_RW                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST|b_ldst_rw                                        ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oPREV_LOCK                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oPREV_LOCK                                                                     ; N/A     ;
; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oPREV_LOCK                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|oPREV_LOCK                                                                     ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD0                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD0                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD0                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD0                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD1                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD1                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD1                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD1                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD16                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD16                                                ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD16                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD16                                                ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD17                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD17                                                ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD17                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD17                                                ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD24                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD24                                                ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD24                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_CMD24                                                ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_IDLE                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_IDLE~_wirecell                                       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_IDLE                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_IDLE~_wirecell                                       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_INIT                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_INIT                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_INIT                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_INIT                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_WAIT                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_WAIT                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_WAIT                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|b_main_state.PL_MMC_CTRL_WAIT                                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_CMD         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_CMD            ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_CMD         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_CMD            ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_GET       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_WAIT   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_WAIT      ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_WAIT   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DATA_WAIT      ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET      ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_GET      ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_REQ   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_REQ      ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_REQ   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_DUMMY_REQ      ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END            ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END            ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_IDLE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_IDLE~_wirecell ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_IDLE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_IDLE~_wirecell ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_GET       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_RESP_REQ       ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_GET    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_REQ ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_REQ    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_REQ ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_STBLOCK_REQ    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[0]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[0]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[1]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[1]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[2]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[2]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[3]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[3]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[4]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[4]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[5]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[5]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[6]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[6]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[7]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[7]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[8]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[8]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[9]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_receive_counter[9]                    ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[0]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[0]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[1]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[1]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[2]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[2]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[3]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[3]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[4]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[4]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[5]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[5]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[6]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[6]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[7]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_DATA[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|b_async_buff_data1[7]                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_VALID                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|oMASTER_VALID                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|iMMC_VALID                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|oMASTER_VALID                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oCMD_END                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END            ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oCMD_END                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|b_main_state.PL_MAIN_STT_END            ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_CS                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_CS                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_CS                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_CS                                 ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[0]~1                          ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[0]~1                          ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[1]~4                          ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[1]~4                          ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[2]~7                          ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[2]~7                          ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[3]~10                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[3]~10                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[4]~13                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[4]~13                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[5]~16                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[5]~16                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[6]~19                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[6]~19                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[7]~22                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_DATA[7]~22                         ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_REQ                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_REQ~1                              ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_REQ                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17|oMMC_REQ~1                              ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|oCMD_SUCCESS                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|oCMD_SUCCESS                                                                  ; N/A     ;
; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|oCMD_SUCCESS                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|oCMD_SUCCESS                                                                  ; N/A     ;
; CLOCK_50                                                                                                                                                                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                    ; N/A     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Fri Feb 12 04:16:25 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_de2_115 -c top_de2_115
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_async_fifo_double_flipflop.sv
    Info (12023): Found entity 1: mmc_async_fifo_double_flipflop File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_async_fifo_double_flipflop.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_async_fifo.sv
    Info (12023): Found entity 1: mmc_async_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_async_fifo.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_spi_async_transfer_layer.v
    Info (12023): Found entity 1: mmc_spi_async_transfer_layer File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_spi_async_transfer_layer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv
    Info (12023): Found entity 1: iboot_rom_showahead_async_fifo_double_flipflop File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_showahead_async_fifo_double_flipflop.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_showahead_async_fifo.sv
    Info (12023): Found entity 1: iboot_rom_showahead_async_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_de2_115.sv
    Info (12023): Found entity 1: iboot_rom_de2_115 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_de2_115.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/iboot_rom/iboot_rom_asmi_reader.sv
    Info (12023): Found entity 1: iboot_rom_asmi_reader File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v
    Info (12023): Found entity 1: altera_asmi_rom File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v
    Info (12023): Found entity 1: altera_asmi_rom_asmi_parallel_0 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate_system_register.sv
    Info (12023): Found entity 1: allocate_system_register File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_system_register.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate_general_register.sv
    Info (12023): Found entity 1: allocate_general_register File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_general_register.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate_frcr_timer.sv
    Info (12023): Found entity 1: allocate_frcr_timer File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate_frcr_timer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv
    Info (12023): Found entity 1: allocate File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv
    Info (12023): Found entity 1: decode_function File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/decode/decode.sv
    Info (12023): Found entity 1: decode File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_sys_reg.sv
    Info (12023): Found entity 1: execute_sys_reg File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_sys_reg.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_shift_decoder.sv
    Info (12023): Found entity 1: execute_shift_decode File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift_decoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_shift.sv
    Info (12023): Found entity 1: execute_shift File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_shift.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv
    Info (12023): Found entity 1: execute_mul File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv
    Info (12023): Found entity 1: execute_logic_decode File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_logic.sv
    Info (12023): Found entity 1: execute_logic File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_load_store.sv
    Info (12023): Found entity 1: execute_load_store File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_store.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_load_data.sv
    Info (12023): Found entity 1: execute_load_data File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_load_data.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_jump.sv
    Info (12023): Found entity 1: execute_jump File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_jump.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding_register.sv
    Info (12023): Found entity 1: execute_forwarding_register File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding_register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding.sv
    Info (12023): Found entity 1: execute_forwarding File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_forwarding.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_flag_register.sv
    Info (12023): Found entity 1: execute_flag_register File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_flag_register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv
    Info (12023): Found entity 1: execute_branch_predict File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_branch.sv
    Info (12023): Found entity 1: execute_branch File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_adder_calc.sv
    Info (12023): Found entity 1: execute_adder_calc File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder_calc.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv
    Info (12023): Found entity 1: execute_adder File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/execute/execute.sv
    Info (12023): Found entity 1: execute File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv
    Info (12023): Found entity 1: fetch_branch_predictor File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_cache.sv
    Info (12023): Found entity 1: fetch_branch_cache File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_cache.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv
    Info (12023): Found entity 1: fetch File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv
    Info (12023): Found entity 1: instruction_buffer File: C:/cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv
    Info (12023): Found entity 1: interrupt_control File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv
    Info (12023): Found entity 1: l1_data_cache_64entry_4way_line64b_bus_8b File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv
    Info (12023): Found entity 1: l1_data_cache File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv
    Info (12023): Found entity 1: l1_inst_cache_64entry_4way_line64b_bus_8b File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv
    Info (12023): Found entity 1: l1_inst_cache File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv
    Info (12023): Found entity 1: pipeline_control_irq_return File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_return.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv
    Info (12023): Found entity 1: pipeline_control_irq_call File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv
    Info (12023): Found entity 1: pipeline_control_idt_read File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_idt_read.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv
    Info (12023): Found entity 1: pipeline_control_hundler_read File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_hundler_read.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv
    Info (12023): Found entity 1: pipeline_control File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/load_store_pipe_arbiter.sv
    Info (12023): Found entity 1: load_store_pipe_arbiter File: C:/cygwin64/home/mist32e10fa/src/core/load_store_pipe_arbiter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/core_pipeline.sv
    Info (12023): Found entity 1: core_pipeline File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/core/core.sv
    Info (12023): Found entity 1: core File: C:/cygwin64/home/mist32e10fa/src/core/core.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv
    Info (12023): Found entity 1: mist32e10fa_arbiter_matching_queue File: C:/cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv
    Info (12023): Found entity 1: peripheral_interface_controller File: C:/cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/mist32e10fa.sv
    Info (12023): Found entity 1: mist32e10fa File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/memory_pipe_arbiter.sv
    Info (12023): Found entity 1: memory_pipe_arbiter File: C:/cygwin64/home/mist32e10fa/src/memory_pipe_arbiter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32e10fa/src/endian_controller.sv
    Info (12023): Found entity 1: endian_controller File: C:/cygwin64/home/mist32e10fa/src/endian_controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_vram_control.sv
    Info (12023): Found entity 1: vga_vram_control File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_vram_control.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_sync_timing_640x480_60hz.sv
    Info (12023): Found entity 1: vga_sync_timing_640x480_60hz File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_timing_640x480_60hz.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_sync_fifo.sv
    Info (12023): Found entity 1: vga_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_fifo.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_display.sv
    Info (12023): Found entity 1: vga_display File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_display.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_command_controller.sv
    Info (12023): Found entity 1: vga_command_controller File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_command_controller.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_async_fifo_double_flipflop.sv
    Info (12023): Found entity 1: vga_async_fifo_double_flipflop File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_async_fifo_double_flipflop.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_async_fifo.sv
    Info (12023): Found entity 1: vga_async_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_async_fifo.sv Line: 27
Warning (10229): Verilog HDL Expression warning at vga_640x480_60hz_adv7123.sv(50): truncated literal to match 2 bits File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_640x480_60hz_adv7123.sv Line: 50
Warning (10229): Verilog HDL Expression warning at vga_640x480_60hz_adv7123.sv(63): truncated literal to match 2 bits File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_640x480_60hz_adv7123.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/vga/vga_640x480_60hz_adv7123.sv
    Info (12023): Found entity 1: vga_640x480_60hz_adv7123 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_640x480_60hz_adv7123.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_sync_fifo.v
    Info (12023): Found entity 1: uart_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_sync_fifo.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_double_flipflop.v
    Info (12023): Found entity 1: uart_double_flipflop File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_double_flipflop.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart_async2sync.v
    Info (12023): Found entity 1: uart_async2sync File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_async2sync.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/uart.v
    Info (12023): Found entity 1: uart File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/sci/sci_top.v
    Info (12023): Found entity 1: sci_top File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_top_control_layer_512.v
    Info (12023): Found entity 1: mmc_top_control_layer_512 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_top.sv
    Info (12023): Found entity 1: mmc_top File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top.sv Line: 23
Warning (12019): Can't analyze file -- file ../../src/device/mmc/mmc_spi_transfer_layer.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_initial.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_initial File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_initial.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd24.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd24 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd24.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd17.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd17 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd17.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd16.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd16 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd16.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd1.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd1 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_cmd0.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_cmd0 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_cmd0.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_cmd_control_layer_512.v
    Info (12023): Found entity 1: mmc_cmd_control_layer_512 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/mmc/mmc_buffer_512b.v
    Info (12023): Found entity 1: mmc_buffer_512b File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_buffer_512b.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_synchronizer.sv
    Info (12023): Found entity 1: keyboard_synchronizer File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_synchronizer.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_sync_fifo.sv
    Info (12023): Found entity 1: keyboard_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_ps2_receiver.sv
    Info (12023): Found entity 1: keyboard_ps2_receiver File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv
    Info (12023): Found entity 1: keyboard_chatta_can_50mhz_25us File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_chatta_can_50mhz_25us.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/device/keyboard/keyboard.sv
    Info (12023): Found entity 1: keyboard File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/dev_interconnect/dev_interconnect_irq.sv
    Info (12023): Found entity 1: dev_interconnect_irq File: C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect_irq.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/dev_interconnect/dev_interconnect.sv
    Info (12023): Found entity 1: dev_interconnect File: C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/memory_if/memory_if_sync_fifo.sv
    Info (12023): Found entity 1: memory_if_sync_fifo File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/memory_if/memory_if.sv
    Info (12023): Found entity 1: memory_if File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cygwin64/home/mist32_mist32ers1/src/mist32_mist32e_rs0.sv
    Info (12023): Found entity 1: mist32_mist32e_rs0 File: C:/cygwin64/home/MIST32_MIST32ERS1/src/mist32_mist32e_rs0.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/system_pll/system_pll.v
    Info (12023): Found entity 1: system_pll File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/system_pll/system_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v
    Info (12023): Found entity 1: altera_primitive_sync_fifo_showahead_97in_97out_32depth File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v
    Info (12023): Found entity 1: altera_primitive_ram_64bit_32768word File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v
    Info (12023): Found entity 1: altera_primitive_dualram_512bit_16word File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/top_de2_115.sv
    Info (12023): Found entity 1: top_de2_115 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/global_clock.sv
    Info (12023): Found entity 1: global_clock File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/global_clock.sv Line: 4
Info (12127): Elaborating entity "top_de2_115" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_de2_115.sv(101): object "b_sync_reset1" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 101
Warning (10034): Output port "LEDR" at top_de2_115.sv(52) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
Warning (10034): Output port "LEDG" at top_de2_115.sv(53) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
Warning (10034): Output port "HEX0" at top_de2_115.sv(66) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
Warning (10034): Output port "HEX1" at top_de2_115.sv(67) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
Warning (10034): Output port "HEX2" at top_de2_115.sv(68) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
Warning (10034): Output port "HEX3" at top_de2_115.sv(69) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
Warning (10034): Output port "HEX4" at top_de2_115.sv(70) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
Warning (10034): Output port "HEX5" at top_de2_115.sv(71) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
Warning (10034): Output port "HEX6" at top_de2_115.sv(72) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
Warning (10034): Output port "HEX7" at top_de2_115.sv(74) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
Info (12128): Elaborating entity "global_clock" for hierarchy "global_clock:GLOBAL_CLOCK" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 94
Info (12128): Elaborating entity "system_pll" for hierarchy "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/global_clock.sv Line: 24
Info (12128): Elaborating entity "altpll" for hierarchy "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/system_pll/system_pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/system_pll/system_pll.v Line: 107
Info (12133): Instantiated megafunction "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/system_pll/system_pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "49"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=system_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/system_pll_altpll.v
    Info (12023): Found entity 1: system_pll_altpll File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/system_pll_altpll.v Line: 30
Info (12128): Elaborating entity "system_pll_altpll" for hierarchy "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component|system_pll_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "iboot_rom_de2_115" for hierarchy "iboot_rom_de2_115:IBOOT_ROM" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 146
Info (10264): Verilog HDL Case Statement information at iboot_rom_de2_115.sv(107): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_de2_115.sv Line: 107
Info (12128): Elaborating entity "iboot_rom_asmi_reader" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_de2_115.sv Line: 76
Info (12128): Elaborating entity "iboot_rom_showahead_async_fifo" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 65
Info (12128): Elaborating entity "iboot_rom_showahead_async_fifo_double_flipflop" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|iboot_rom_showahead_async_fifo_double_flipflop:D_FIFO_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 120
Info (12128): Elaborating entity "altera_asmi_rom" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 84
Info (12128): Elaborating entity "altera_asmi_rom_asmi_parallel_0" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/altera_asmi_rom.v Line: 26
Info (12128): Elaborating entity "a_graycounter" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 221
Info (12130): Elaborated megafunction instantiation "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 221
Info (12133): Instantiated megafunction "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 221
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9vg.tdf
    Info (12023): Found entity 1: a_graycounter_9vg File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_graycounter_9vg.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9vg" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "a_graycounter" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 263
Info (12130): Elaborated megafunction instantiation "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 263
Info (12133): Instantiated megafunction "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 263
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8vg.tdf
    Info (12023): Found entity 1: a_graycounter_8vg File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_graycounter_8vg.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8vg" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "iboot_rom_showahead_async_fifo" for hierarchy "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_asmi_reader.sv Line: 141
Info (12128): Elaborating entity "mist32_mist32e_rs0" for hierarchy "mist32_mist32e_rs0:TARGET" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 237
Info (12128): Elaborating entity "mist32e10fa" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/mist32_mist32e_rs0.sv Line: 130
Info (12128): Elaborating entity "core" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 200
Info (12128): Elaborating entity "core_pipeline" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE" File: C:/cygwin64/home/mist32e10fa/src/core/core.sv Line: 133
Info (12128): Elaborating entity "interrupt_control" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 278
Warning (10858): Verilog HDL warning at interrupt_control.sv(39): object software_interrupt_valid used but never assigned File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 39
Warning (10030): Net "software_interrupt_valid" at interrupt_control.sv(39) has no driver or initial value, using a default initial value '0' File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 39
Info (12128): Elaborating entity "pipeline_control" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 359
Warning (10034): Output port "oEVENT_SETREG_SPR" at pipeline_control.sv(22) has no driver File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 22
Warning (10034): Output port "oEVENT_SETREG_SPR_SET" at pipeline_control.sv(18) has no driver File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 18
Info (12128): Elaborating entity "pipeline_control_irq_call" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 272
Warning (10036): Verilog HDL or VHDL warning at pipeline_control_irq_call.sv(140): object "b_hundler" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv Line: 140
Info (12128): Elaborating entity "pipeline_control_hundler_read" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_call:IRQ_CALL|pipeline_control_hundler_read:HUNDLER_READ" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control_irq_call.sv Line: 138
Info (12128): Elaborating entity "pipeline_control_irq_return" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_irq_return:IRQ_RETURN" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 285
Info (12128): Elaborating entity "pipeline_control_idt_read" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|pipeline_control_idt_read:IDT_READ" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 328
Info (12128): Elaborating entity "l1_inst_cache" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 390
Info (10264): Verilog HDL Case Statement information at l1_inst_cache.sv(145): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 145
Info (10264): Verilog HDL Case Statement information at l1_inst_cache.sv(193): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 193
Info (10264): Verilog HDL Case Statement information at l1_inst_cache.sv(224): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 224
Info (12128): Elaborating entity "l1_inst_cache_64entry_4way_line64b_bus_8b" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache.sv Line: 290
Info (12128): Elaborating entity "altera_primitive_dualram_512bit_16word" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0" File: C:/cygwin64/home/mist32e10fa/src/core/l1_inst/l1_inst_cache_64entry_4way_line64b_bus_8b.sv Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 92
Info (12130): Elaborated megafunction instantiation "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 92
Info (12133): Instantiated megafunction "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_dualram_512bit_16word/altera_primitive_dualram_512bit_16word.v Line: 92
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "512"
    Info (12134): Parameter "width_b" = "512"
    Info (12134): Parameter "width_byteena_a" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3cq1.tdf
    Info (12023): Found entity 1: altsyncram_3cq1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3cq1" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fetch" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 433
Info (12128): Elaborating entity "fetch_branch_predictor" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR" File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv Line: 203
Info (12128): Elaborating entity "fetch_branch_cache" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE" File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch_branch_predictor.sv Line: 55
Info (12128): Elaborating entity "mist32e10fa_arbiter_matching_queue" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE" File: C:/cygwin64/home/mist32e10fa/src/core/fetch/fetch.sv Line: 224
Info (12128): Elaborating entity "instruction_buffer" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 455
Info (12128): Elaborating entity "altera_primitive_sync_fifo_showahead_97in_97out_32depth" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER" File: C:/cygwin64/home/mist32e10fa/src/core/instruction_buffer/instruction_buffer.sv Line: 77
Info (12128): Elaborating entity "scfifo" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 85
Info (12130): Elaborated megafunction instantiation "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 85
Info (12133): Instantiated megafunction "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_sync_fifo_showahead_97in_97out_32depth/altera_primitive_sync_fifo_showahead_97in_97out_32depth.v Line: 85
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "97"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0j41.tdf
    Info (12023): Found entity 1: scfifo_0j41 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/scfifo_0j41.tdf Line: 25
Info (12128): Elaborating entity "scfifo_0j41" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ja41.tdf
    Info (12023): Found entity 1: a_dpfifo_ja41 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_ja41" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/scfifo_0j41.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1bh1.tdf
    Info (12023): Found entity 1: altsyncram_1bh1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1bh1" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_is8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cmpr_is8:almost_full_comparer" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf Line: 56
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cmpr_is8:three_comparison" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_vnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cntr_vnb:rd_ptr_msb" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info (12023): Found entity 1: cntr_co7 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_co7.tdf Line: 26
Info (12128): Elaborating entity "cntr_co7" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cntr_co7:usedw_counter" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_0ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|cntr_0ob:wr_ptr" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/a_dpfifo_ja41.tdf Line: 60
Info (12128): Elaborating entity "decode" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 501
Warning (10036): Verilog HDL or VHDL warning at decode.sv(144): object "b_error" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv Line: 144
Info (12128): Elaborating entity "decode_function" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|decode:DECODE|decode_function:DECODE_FUNCTION" File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode.sv Line: 112
Warning (10230): Verilog HDL assignment warning at decode_function.sv(2457): truncated value with size 78 to match size of target (76) File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 2457
Warning (10272): Verilog HDL Case Statement warning at decode_function.sv(2262): case item expression covers a value already covered by a previous case item File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 2262
Warning (10272): Verilog HDL Case Statement warning at decode_function.sv(2285): case item expression covers a value already covered by a previous case item File: C:/cygwin64/home/mist32e10fa/src/core/decode/decode_function.sv Line: 2285
Info (12128): Elaborating entity "allocate" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 604
Info (12128): Elaborating entity "allocate_general_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF" File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 318
Info (12128): Elaborating entity "allocate_system_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_system_register:PCR" File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 333
Info (12128): Elaborating entity "allocate_frcr_timer" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_frcr_timer:FRCR" File: C:/cygwin64/home/mist32e10fa/src/core/allocate/allocate.sv Line: 436
Info (12128): Elaborating entity "execute" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 689
Info (10264): Verilog HDL Case Statement information at execute.sv(798): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 798
Info (10264): Verilog HDL Case Statement information at execute.sv(916): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 916
Info (12128): Elaborating entity "execute_forwarding_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding_register:FORWARDING_REGISTER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 223
Info (12128): Elaborating entity "execute_forwarding" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 263
Info (12128): Elaborating entity "execute_flag_register" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_flag_register:REG_FLAG" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 334
Info (12128): Elaborating entity "execute_logic_decode" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic_decode:EXE_LOGIC_DECODER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 349
Warning (10272): Verilog HDL Case Statement warning at execute_logic_decoder.sv(28): case item expression covers a value already covered by a previous case item File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_logic_decoder.sv Line: 28
Info (12128): Elaborating entity "execute_logic" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_logic:EXE_LOGIC" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 361
Info (12128): Elaborating entity "execute_shift_decode" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift_decode:EXE_SHIFT_DECODER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 371
Info (12128): Elaborating entity "execute_shift" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_shift:EXE_SHIFT" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 383
Info (12128): Elaborating entity "execute_adder" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder:EXE_ADDER" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 398
Warning (10776): Verilog HDL warning at execute_adder.sv(38): variable func_pri_op0 in static task or function func_adder_execution may have unintended latch behavior File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 38
Warning (10776): Verilog HDL warning at execute_adder.sv(39): variable func_pri_op1 in static task or function func_adder_execution may have unintended latch behavior File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 39
Warning (10776): Verilog HDL warning at execute_adder.sv(40): variable func_pri_out in static task or function func_adder_execution may have unintended latch behavior File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_adder.sv Line: 40
Info (12128): Elaborating entity "execute_mul" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 410
Info (12128): Elaborating entity "execute_adder_calc" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_adder_calc:LDST_CALC_ADDR" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 451
Info (12128): Elaborating entity "execute_load_store" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_store:STAGE_LDST" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 516
Info (12128): Elaborating entity "execute_load_data" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_load_data:LOAD_MASK" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 527
Info (12128): Elaborating entity "execute_sys_reg" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_sys_reg:EXE_SYS_REG" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 545
Info (12128): Elaborating entity "execute_branch" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch:EXE_BRANCH" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 564
Info (12128): Elaborating entity "execute_branch_predict" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_branch_predict:EXE_BRANCH_PREDICT" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 589
Warning (10240): Verilog HDL Always Construct warning at execute_branch_predict.sv(28): inferring latch(es) for variable "predict_hit", which holds its previous value in one or more paths through the always construct File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv Line: 28
Info (10041): Inferred latch for "predict_hit" at execute_branch_predict.sv(63) File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_branch_predict.sv Line: 63
Info (12128): Elaborating entity "execute_jump" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_jump:STAGE_JUMP" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute.sv Line: 655
Info (12128): Elaborating entity "load_store_pipe_arbiter" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|load_store_pipe_arbiter:LDST_PIPE_ARBITOR" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 724
Info (12128): Elaborating entity "l1_data_cache" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE" File: C:/cygwin64/home/mist32e10fa/src/core/core_pipeline.sv Line: 776
Warning (10036): Verilog HDL or VHDL warning at l1_data_cache.sv(80): object "b_req_valid" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 80
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(221): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 221
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(268): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 268
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(300): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 300
Info (10264): Verilog HDL Case Statement information at l1_data_cache.sv(356): all case item expressions in this case statement are onehot File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 356
Info (12128): Elaborating entity "l1_data_cache_64entry_4way_line64b_bus_8b" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE" File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache.sv Line: 433
Warning (10230): Verilog HDL assignment warning at l1_data_cache_64entry_4way_line64b_bus_8b.sv(619): truncated value with size 64 to match size of target (32) File: C:/cygwin64/home/mist32e10fa/src/core/l1_data/l1_data_cache_64entry_4way_line64b_bus_8b.sv Line: 619
Info (12128): Elaborating entity "memory_pipe_arbiter" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 249
Info (12128): Elaborating entity "endian_controller" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|endian_controller:ENDIAN_TO_MEM" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 259
Info (12128): Elaborating entity "peripheral_interface_controller" for hierarchy "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|peripheral_interface_controller:PIC" File: C:/cygwin64/home/mist32e10fa/src/mist32e10fa.sv Line: 326
Warning (10036): Verilog HDL or VHDL warning at peripheral_interface_controller.sv(54): object "b_cpu_error" assigned a value but never read File: C:/cygwin64/home/mist32e10fa/src/peripheral_interface_controller/peripheral_interface_controller.sv Line: 54
Info (12128): Elaborating entity "dev_interconnect" for hierarchy "dev_interconnect:DEV_INTERCONNECT" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 490
Info (12128): Elaborating entity "dev_interconnect_irq" for hierarchy "dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/dev_interconnect/dev_interconnect.sv Line: 531
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:DEVICE_KEYBOARD" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 517
Warning (10036): Verilog HDL or VHDL warning at keyboard.sv(52): object "irq_rd_condition" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 52
Warning (10858): Verilog HDL warning at keyboard.sv(61): object irq_counter_empty used but never assigned File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 61
Info (12128): Elaborating entity "keyboard_ps2_receiver" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 76
Info (12128): Elaborating entity "keyboard_synchronizer" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_synchronizer:PS2_SYNCHRONIZER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv Line: 40
Info (12128): Elaborating entity "keyboard_chatta_can_50mhz_25us" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_ps2_receiver:PS2_IF_KEYBOARD|keyboard_chatta_can_50mhz_25us:PS2_CHATTA_CAN" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_ps2_receiver.sv Line: 51
Info (12128): Elaborating entity "keyboard_sync_fifo" for hierarchy "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard.sv Line: 101
Warning (10036): Verilog HDL or VHDL warning at keyboard_sync_fifo.sv(55): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv Line: 55
Warning (10036): Verilog HDL or VHDL warning at keyboard_sync_fifo.sv(56): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/keyboard/keyboard_sync_fifo.sv Line: 56
Info (12128): Elaborating entity "sci_top" for hierarchy "sci_top:DEVICE_SCI" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 543
Warning (10858): Verilog HDL warning at sci_top.v(33): object b_scicfg_bdr used but never assigned File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 33
Warning (10030): Net "b_scicfg_bdr" at sci_top.v(33) has no driver or initial value, using a default initial value '0' File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 33
Info (12128): Elaborating entity "uart" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/sci_top.v Line: 143
Warning (10034): Output port "oIRQ_VALID" at uart.v(24) has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 24
Info (12128): Elaborating entity "uart_sync_fifo" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 57
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 93
Info (12128): Elaborating entity "uart_double_flipflop" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_double_flipflop:DOUBLE_FLIPFLOP" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v Line: 121
Info (12128): Elaborating entity "uart_async2sync" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|uart_async2sync:ASYNC2SYNC" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_transmitter.v Line: 131
Info (12128): Elaborating entity "uart_receiver" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart.v Line: 109
Info (12128): Elaborating entity "uart_double_flipflop" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_double_flipflop:DOUBLE_FLIPFLOP" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v Line: 137
Info (12128): Elaborating entity "uart_async2sync" for hierarchy "sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|uart_async2sync:ASYNC2SYNC" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/sci/uart_receiver.v Line: 147
Info (12128): Elaborating entity "vga_display" for hierarchy "vga_display:DEVICE_DISPLAY" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 589
Info (12128): Elaborating entity "vga_640x480_60hz_adv7123" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_display.sv Line: 108
Info (12128): Elaborating entity "vga_command_controller" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_command_controller:CMD_CONTROLLER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_640x480_60hz_adv7123.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at vga_command_controller.sv(35): object "sub_state" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_command_controller.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at vga_command_controller.sv(36): object "req_addr" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_command_controller.sv Line: 36
Warning (10230): Verilog HDL assignment warning at vga_command_controller.sv(105): truncated value with size 32 to match size of target (19) File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_command_controller.sv Line: 105
Info (10264): Verilog HDL Case Statement information at vga_command_controller.sv(95): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_command_controller.sv Line: 95
Info (12128): Elaborating entity "vga_vram_control" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_640x480_60hz_adv7123.sv Line: 127
Info (10264): Verilog HDL Case Statement information at vga_vram_control.sv(129): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_vram_control.sv Line: 129
Info (10264): Verilog HDL Case Statement information at vga_vram_control.sv(103): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_vram_control.sv Line: 103
Info (12128): Elaborating entity "vga_sync_fifo" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_vram_control.sv Line: 267
Warning (10036): Verilog HDL or VHDL warning at vga_sync_fifo.sv(55): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_fifo.sv Line: 55
Warning (10036): Verilog HDL or VHDL warning at vga_sync_fifo.sv(56): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_fifo.sv Line: 56
Info (12128): Elaborating entity "vga_sync_fifo" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_vram_control.sv Line: 412
Warning (10036): Verilog HDL or VHDL warning at vga_sync_fifo.sv(55): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_fifo.sv Line: 55
Warning (10036): Verilog HDL or VHDL warning at vga_sync_fifo.sv(56): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_sync_fifo.sv Line: 56
Info (12128): Elaborating entity "vga_async_fifo" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_vram_control.sv Line: 425
Info (12128): Elaborating entity "vga_async_fifo_double_flipflop" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_async_fifo.sv Line: 116
Info (12128): Elaborating entity "vga_sync_timing_640x480_60hz" for hierarchy "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_640x480_60hz_adv7123.sv Line: 138
Info (12128): Elaborating entity "mmc_top" for hierarchy "mmc_top:DEVICE_MMC" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 620
Info (12128): Elaborating entity "mmc_top_control_layer_512" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top.sv Line: 153
Warning (10036): Verilog HDL or VHDL warning at mmc_top_control_layer_512.v(52): object "this_lock" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at mmc_top_control_layer_512.v(126): object "b_data" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 126
Info (12128): Elaborating entity "mmc_cmd_control_layer_512" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 260
Info (10264): Verilog HDL Case Statement information at mmc_cmd_control_layer_512.v(303): all case item expressions in this case statement are onehot File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 303
Info (12128): Elaborating entity "mmc_cmd_control_layer_initial" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_initial:CMD_INIT" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 196
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd0" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd0:CMD_CMD0" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 214
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd1" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd1:CMD_CMD1" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 231
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd16" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd16:CMD_CMD16" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 249
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd17" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd17:CMD_CMD17" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 271
Info (12128): Elaborating entity "mmc_cmd_control_layer_cmd24" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_cmd_control_layer_cmd24:CMD_CMD24" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 293
Info (12128): Elaborating entity "mmc_spi_async_transfer_layer" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_cmd_control_layer_512.v Line: 399
Warning (10036): Verilog HDL or VHDL warning at mmc_spi_async_transfer_layer.v(312): object "b_async_buff_data2" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_spi_async_transfer_layer.v Line: 312
Info (12128): Elaborating entity "mmc_async_fifo" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_spi_async_transfer_layer.v Line: 140
Info (12128): Elaborating entity "mmc_async_fifo_double_flipflop" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:SYNTH_RESET_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_async_fifo.sv Line: 88
Info (12128): Elaborating entity "mmc_async_fifo_double_flipflop" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|mmc_async_fifo_double_flipflop:D_FIFO_READ" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_async_fifo.sv Line: 143
Info (12128): Elaborating entity "mmc_buffer_512b" for hierarchy "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_top_control_layer_512.v Line: 303
Info (12128): Elaborating entity "memory_if" for hierarchy "memory_if:MEMIF" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 663
Info (12128): Elaborating entity "memory_if_sync_fifo" for hierarchy "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv Line: 73
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(34): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 34
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(35): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 35
Info (12128): Elaborating entity "memory_if_sync_fifo" for hierarchy "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO" File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if.sv Line: 134
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(34): object "almost_full" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 34
Warning (10036): Verilog HDL or VHDL warning at memory_if_sync_fifo.sv(35): object "almost_empty" assigned a value but never read File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 35
Info (12128): Elaborating entity "altera_primitive_ram_64bit_32768word" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 750
Info (12128): Elaborating entity "altsyncram" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 89
Info (12130): Elaborated megafunction instantiation "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 89
Info (12133): Instantiated megafunction "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_primitive_ram_64bit_32768word/altera_primitive_ram_64bit_32768word.v Line: 89
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ijg1.tdf
    Info (12023): Found entity 1: altsyncram_ijg1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_ijg1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ijg1" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|decode_msa:decode3" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_ijg1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|decode_f8a:rden_decode" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_ijg1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/mux_oob.tdf Line: 23
Info (12128): Elaborating entity "mux_oob" for hierarchy "altera_primitive_ram_64bit_32768word:MAIN_RAM|altsyncram:altsyncram_component|altsyncram_ijg1:auto_generated|mux_oob:mux2" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_ijg1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v324.tdf
    Info (12023): Found entity 1: altsyncram_v324 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_v324.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_4ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.02.12.04:17:02 Progress: Loading sld2c5d5acb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2c5d5acb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/ip/sld2c5d5acb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2056
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[64]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2088
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[65]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2120
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[66]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2152
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[67]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2184
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[68]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2216
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[69]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2248
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[70]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2280
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[71]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2312
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[72]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2344
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[73]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2376
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[74]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2408
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[75]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2440
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[76]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2472
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[77]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2504
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[78]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2536
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[79]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2568
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[80]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2600
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[81]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2632
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[82]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2664
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[83]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2696
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[84]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2728
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[85]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2760
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[86]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2792
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[87]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2824
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[88]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2856
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[89]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[90]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[91]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[92]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[93]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 3016
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[94]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 3048
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|instruction_buffer:LOOPBUFFER|altera_primitive_sync_fifo_showahead_97in_97out_32depth:INST_BUFFER|scfifo:scfifo_component|scfifo_0j41:auto_generated|a_dpfifo_ja41:dpfifo|altsyncram_1bh1:FIFOram|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_1bh1.tdf Line: 3080
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK3|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 15880
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK2|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 15880
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK1|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 15880
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[31]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1000
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[63]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 1992
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[95]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 2984
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[127]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 3976
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[159]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 4968
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[191]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 5960
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[223]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 6952
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[255]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 7944
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[287]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 8936
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[319]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 9928
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[351]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 10920
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[383]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 11912
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[415]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 12904
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[447]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 13896
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[479]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 14888
        Warning (14320): Synthesized away node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|altera_primitive_dualram_512bit_16word:MEMORY_BLOCK0|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|q_b[511]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3cq1.tdf Line: 15880
Info (13014): Ignored 10 buffer(s)
    Info (13016): Ignored 10 CARRY_SUM buffer(s)
Warning (276020): Inferred RAM node "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276007): RAM logic "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|ict_conf_mask" is uninferred due to asynchronous read logic File: C:/cygwin64/home/mist32e10fa/src/core/interrupt_control/interrupt_control.sv Line: 42
    Info (276007): RAM logic "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory" is uninferred due to asynchronous read logic File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/vga/vga_async_fifo.sv Line: 57
    Info (276004): RAM logic "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_cmd_control_layer_512:MMC_COMMAND_CONTROLLER|mmc_spi_async_transfer_layer:SPI_MASTER|mmc_async_fifo:REQ_FIFO|b_memory" is uninferred due to inappropriate RAM size File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_async_fifo.sv Line: 59
    Info (276004): RAM logic "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type" is uninferred due to inappropriate RAM size File: C:/cygwin64/home/mist32e10fa/src/lib/mist32e10fa_arbiter_matching_queue.sv Line: 39
    Info (276007): RAM logic "mmc_top:DEVICE_MMC|mmc_top_control_layer_512:MMC_DEVICE|mmc_buffer_512b:MMC_BUFFER|buff" is uninferred due to asynchronous read logic File: C:/cygwin64/home/MIST32_MIST32ERS1/src/device/mmc/mmc_buffer_512b.v Line: 35
    Info (276004): RAM logic "memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_memory" is uninferred due to inappropriate RAM size File: C:/cygwin64/home/MIST32_MIST32ERS1/src/memory_if/memory_if_sync_fifo.sv Line: 40
    Info (276004): RAM logic "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_memory" is uninferred due to inappropriate RAM size File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 58
    Info (276004): RAM logic "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_memory" is uninferred due to inappropriate RAM size File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/iboot_rom/iboot_rom_showahead_async_fifo.sv Line: 58
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 35
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 35
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:RX_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|b_ram1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|Mult0" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv Line: 29
Info (12130): Elaborated megafunction instantiation "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMWRITE_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "35"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "35"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsd1.tdf
    Info (12023): Found entity 1: altsyncram_fsd1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_fsd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "sci_top:DEVICE_SCI|uart:UARTMOD|uart_sync_fifo:TX_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5pd1.tdf
    Info (12023): Found entity 1: altsyncram_5pd1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_5pd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_sync_fifo:VRAMREAD_FIFO0|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3sd1.tdf
    Info (12023): Found entity 1: altsyncram_3sd1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3sd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "keyboard:DEVICE_KEYBOARD|keyboard_sync_fifo:KEYBOARD_DATA_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pd1.tdf
    Info (12023): Found entity 1: altsyncram_3pd1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_3pd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0"
Info (12133): Instantiated megafunction "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|allocate_general_register:GRF|altsyncram:b_ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf
    Info (12023): Found entity 1: altsyncram_mcc1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_mcc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0"
Info (12133): Instantiated megafunction "memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|altsyncram:b_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf
    Info (12023): Found entity 1: altsyncram_qsg1 File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/altsyncram_qsg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|lpm_mult:Mult0" File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv Line: 29
Info (12133): Instantiated megafunction "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_mul:EXE_MUL|lpm_mult:Mult0" with the following parameter: File: C:/cygwin64/home/mist32e10fa/src/core/execute/execute_mul.sv Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/mult_7dt.tdf Line: 31
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
    Info (17011): WYSIWYG SPI primitive "iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|wire_sd2_data0out" converted to equivalent logic File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/primitive/altera_asmi_rom/altera_asmi_rom/synthesis/submodules/altera_asmi_rom_asmi_parallel_0.v Line: 273
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_DAT[3]" and its non-tri-state driver. File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 46
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 46
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 46
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 46
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SD_DAT[3]~synth" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 11
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 12
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 40
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 52
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 53
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 66
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 67
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 68
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 69
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 70
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 71
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 72
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 74
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 1 logic cells for Maximum Fan-Out assignment on "mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|pipeline_control:PIPELINE_CTRL|b_event_start" File: C:/cygwin64/home/mist32e10fa/src/core/pipeline_control/pipeline_control.sv Line: 455
Info (17049): 222 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component|system_pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/system_pll_altpll.v Line: 46
Warning (15899): PLL "global_clock:GLOBAL_CLOCK|system_pll:VGA_PLL|altpll:altpll_component|system_pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/db/system_pll_altpll.v Line: 46
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        CLOCK
    Info (332111):   40.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 3667 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 4 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:39
Info (144001): Generated suppressed messages file C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/output_files/top_de2_115.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 493 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 49
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 49
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 49
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/src/top_de2_115.sv Line: 50
Info (21057): Implemented 45882 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 143 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 40894 logic cells
    Info (21064): Implemented 4785 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 279 warnings
    Info: Peak virtual memory: 1649 megabytes
    Info: Processing ended: Fri Feb 12 04:27:05 2016
    Info: Elapsed time: 00:10:40
    Info: Total CPU time (on all processors): 00:11:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/cygwin64/home/MIST32_MIST32ERS1/synth/de2-115/output_files/top_de2_115.map.smsg.


