Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 22 14:39:14 2024
| Host         : DESKTOP-COD72UV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.211        0.000                      0                 6420        0.035        0.000                      0                 6420        3.750        0.000                       0                  2749  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.211        0.000                      0                 6420        0.035        0.000                      0                 6420        3.750        0.000                       0                  2749  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 3.309ns (39.849%)  route 4.995ns (60.151%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.892    13.373    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  int_fp_don_top/cik1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.435    14.776    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  int_fp_don_top/cik1_reg[5]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429    14.584    int_fp_don_top/cik1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 3.309ns (39.849%)  route 4.995ns (60.151%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.892    13.373    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  int_fp_don_top/cik1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.435    14.776    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  int_fp_don_top/cik1_reg[6]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429    14.584    int_fp_don_top/cik1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 3.309ns (39.849%)  route 4.995ns (60.151%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.892    13.373    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  int_fp_don_top/cik1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.435    14.776    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  int_fp_don_top/cik1_reg[7]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429    14.584    int_fp_don_top/cik1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 3.309ns (40.680%)  route 4.825ns (59.320%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.723    13.203    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.435    14.776    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[12]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y86         FDRE (Setup_fdre_C_R)       -0.524    14.475    int_fp_don_top/cik1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 3.309ns (40.680%)  route 4.825ns (59.320%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.723    13.203    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.435    14.776    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[13]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y86         FDRE (Setup_fdre_C_R)       -0.524    14.475    int_fp_don_top/cik1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 3.309ns (40.680%)  route 4.825ns (59.320%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.723    13.203    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.435    14.776    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y86         FDRE (Setup_fdre_C_R)       -0.524    14.475    int_fp_don_top/cik1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 3.309ns (40.680%)  route 4.825ns (59.320%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.723    13.203    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.435    14.776    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  int_fp_don_top/cik1_reg[3]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y86         FDRE (Setup_fdre_C_R)       -0.524    14.475    int_fp_don_top/cik1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 3.309ns (40.711%)  route 4.819ns (59.289%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.716    13.197    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  int_fp_don_top/cik1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.436    14.777    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  int_fp_don_top/cik1_reg[20]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X13Y87         FDRE (Setup_fdre_C_R)       -0.429    14.571    int_fp_don_top/cik1_reg[20]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 3.309ns (40.711%)  route 4.819ns (59.289%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.716    13.197    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  int_fp_don_top/cik1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.436    14.777    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  int_fp_don_top/cik1_reg[22]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X13Y87         FDRE (Setup_fdre_C_R)       -0.429    14.571    int_fp_don_top/cik1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 int_fp_don_top/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/cik1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 3.309ns (40.711%)  route 4.819ns (59.289%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.548     5.069    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  int_fp_don_top/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  int_fp_don_top/x_reg[2]/Q
                         net (fo=1, routed)           0.577     6.164    int_fp_don_top/x[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.821 r  int_fp_don_top/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.821    int_fp_don_top/x_reg[4]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  int_fp_don_top/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    int_fp_don_top/x_reg[8]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.055 r  int_fp_don_top/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    int_fp_don_top/x_reg[12]_i_1_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.172 r  int_fp_don_top/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    int_fp_don_top/x_reg[16]_i_1_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.289 r  int_fp_don_top/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    int_fp_don_top/x_reg[20]_i_1_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.620 f  int_fp_don_top/x_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.659     8.280    int_fp_don_top/s11[24]
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.307     8.587 r  int_fp_don_top/durum[0]_i_8/O
                         net (fo=1, routed)           0.000     8.587    int_fp_don_top/durum[0]_i_8_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.119 r  int_fp_don_top/durum_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.028    10.147    int_fp_don_top/durum_reg[0]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I2_O)        0.124    10.271 f  int_fp_don_top/sign_i_2/O
                         net (fo=2, routed)           0.597    10.868    int_fp_don_top/sign_i_2_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.124    10.992 f  int_fp_don_top/cik1[31]_i_5/O
                         net (fo=1, routed)           0.338    11.330    int_fp_don_top/cik1[31]_i_5_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124    11.454 r  int_fp_don_top/cik1[31]_i_2/O
                         net (fo=33, routed)          0.902    12.356    int_fp_don_top/cik1[31]_i_2_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124    12.480 r  int_fp_don_top/cik1[31]_i_1/O
                         net (fo=32, routed)          0.716    13.197    int_fp_don_top/cik1[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  int_fp_don_top/cik1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        1.436    14.777    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  int_fp_don_top/cik1_reg[23]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X13Y87         FDRE (Setup_fdre_C_R)       -0.429    14.571    int_fp_don_top/cik1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  1.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 decimal_top_s2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g2_i_toplama_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.513%)  route 0.182ns (46.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.555     1.438    clk_IBUF_BUFG
    SLICE_X34Y83         FDRE                                         r  decimal_top_s2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  decimal_top_s2_reg[18]/Q
                         net (fo=1, routed)           0.182     1.784    decimal_top_s2_reg_n_0_[18]
    SLICE_X37Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.829 r  g2_i_toplama[18]_i_1/O
                         net (fo=1, routed)           0.000     1.829    g2_i_toplama[18]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  g2_i_toplama_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.823     1.951    clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  g2_i_toplama_reg[18]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.092     1.794    g2_i_toplama_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fp_bolmex/sx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimal_top_s2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.616%)  route 0.234ns (62.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.560     1.443    fp_bolmex/clk_IBUF_BUFG
    SLICE_X37Y90         FDRE                                         r  fp_bolmex/sx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  fp_bolmex/sx_reg[13]/Q
                         net (fo=3, routed)           0.234     1.818    sonuc_o[13]
    SLICE_X35Y87         FDRE                                         r  decimal_top_s2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.824     1.952    clk_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  decimal_top_s2_reg[13]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.072     1.775    decimal_top_s2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fp_cikarmax/fark_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonuc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.629%)  route 0.173ns (43.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.552     1.435    fp_cikarmax/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  fp_cikarmax/fark_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  fp_cikarmax/fark_o_reg[21]/Q
                         net (fo=1, routed)           0.173     1.736    fp_cikarmax/fark_out_cikarma[21]
    SLICE_X35Y79         LUT5 (Prop_lut5_I2_O)        0.098     1.834 r  fp_cikarmax/sonuc[21]_i_1/O
                         net (fo=1, routed)           0.000     1.834    fp_cikarmax_n_11
    SLICE_X35Y79         FDRE                                         r  sonuc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.817     1.945    clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sonuc_reg[21]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.092     1.788    sonuc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 int_fp_don_top/say_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/say_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.565     1.448    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  int_fp_don_top/say_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  int_fp_don_top/say_reg[19]/Q
                         net (fo=2, routed)           0.125     1.738    int_fp_don_top/say[19]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  int_fp_don_top/say_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.894    int_fp_don_top/say_reg[20]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  int_fp_don_top/say_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    int_fp_don_top/say_reg[24]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  int_fp_don_top/say_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    int_fp_don_top/say0[25]
    SLICE_X8Y100         FDRE                                         r  int_fp_don_top/say_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.922     2.050    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  int_fp_don_top/say_reg[25]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    int_fp_don_top/say_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 s1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1_i_toplama_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.177%)  route 0.226ns (54.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.557     1.440    clk_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  s1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  s1_reg[14]/Q
                         net (fo=4, routed)           0.226     1.807    s1_reg_n_0_[14]
    SLICE_X31Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  g1_i_toplama[14]_i_1/O
                         net (fo=1, routed)           0.000     1.852    g1_i_toplama[14]_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  g1_i_toplama_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.824     1.952    clk_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  g1_i_toplama_reg[14]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092     1.795    g1_i_toplama_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 g1_i_toplama_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fp_toplama/ex_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.377%)  route 0.224ns (54.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  g1_i_toplama_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  g1_i_toplama_reg[28]/Q
                         net (fo=6, routed)           0.224     1.804    fp_toplama/sonmantis_reg[0]_1[28]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  fp_toplama/ex_x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    fp_toplama/ex_x[5]_i_1_n_0
    SLICE_X37Y83         FDRE                                         r  fp_toplama/ex_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.822     1.950    fp_toplama/clk_IBUF_BUFG
    SLICE_X37Y83         FDRE                                         r  fp_toplama/ex_x_reg[5]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.091     1.792    fp_toplama/ex_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fp_carpmax/snc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonuc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.226ns (54.975%)  route 0.185ns (45.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.553     1.436    fp_carpmax/clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  fp_carpmax/snc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  fp_carpmax/snc_reg[9]/Q
                         net (fo=2, routed)           0.185     1.749    fp_cikarmax/sonuc_o_carpma[9]
    SLICE_X37Y79         LUT5 (Prop_lut5_I3_O)        0.098     1.847 r  fp_cikarmax/sonuc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.847    fp_cikarmax_n_23
    SLICE_X37Y79         FDRE                                         r  sonuc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.818     1.946    clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  sonuc_reg[9]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.092     1.789    sonuc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fp_bolmex/sx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimal_top_s1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.498%)  route 0.256ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.559     1.442    fp_bolmex/clk_IBUF_BUFG
    SLICE_X35Y90         FDRE                                         r  fp_bolmex/sx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  fp_bolmex/sx_reg[2]/Q
                         net (fo=3, routed)           0.256     1.839    sonuc_o[2]
    SLICE_X36Y84         FDRE                                         r  decimal_top_s1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.823     1.951    clk_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  decimal_top_s1_reg[2]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.075     1.777    decimal_top_s1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sonuc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1_i_carpma_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.384%)  route 0.233ns (55.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.552     1.435    clk_IBUF_BUFG
    SLICE_X36Y79         FDRE                                         r  sonuc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  sonuc_reg[12]/Q
                         net (fo=2, routed)           0.233     1.809    sonuc_reg_n_0_[12]
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  x1_i_carpma[12]_i_1/O
                         net (fo=1, routed)           0.000     1.854    x1_i_carpma[12]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  x1_i_carpma_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.818     1.946    clk_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  x1_i_carpma_reg[12]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X32Y79         FDRE (Hold_fdre_C_D)         0.092     1.789    x1_i_carpma_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 int_fp_don_top/say_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_fp_don_top/say_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.565     1.448    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  int_fp_don_top/say_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  int_fp_don_top/say_reg[19]/Q
                         net (fo=2, routed)           0.125     1.738    int_fp_don_top/say[19]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  int_fp_don_top/say_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.894    int_fp_don_top/say_reg[20]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  int_fp_don_top/say_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    int_fp_don_top/say_reg[24]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  int_fp_don_top/say_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    int_fp_don_top/say0[27]
    SLICE_X8Y100         FDRE                                         r  int_fp_don_top/say_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2748, routed)        0.922     2.050    int_fp_don_top/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  int_fp_don_top/say_reg[27]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    int_fp_don_top/say_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y76   A_i_cikarma_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y76   A_i_cikarma_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y79   A_i_cikarma_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y79   A_i_cikarma_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y80   A_i_cikarma_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y80   A_i_cikarma_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y80   A_i_cikarma_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y79   A_i_cikarma_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y82   A_i_cikarma_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y71    combinee_top/memory_reg_r2_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y71    combinee_top/memory_reg_r2_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y72    combinee_top/memory_reg_r1_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73    combinee_top/memory_reg_r1_0_15_6_7/RAMA_D1/CLK



