// Seed: 2417961937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_8 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_9 = id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd87,
    parameter id_14 = 32'd88
) (
    input wand id_0,
    output logic id_1,
    output wor id_2,
    input wire id_3
    , id_21,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    output uwire id_9,
    input tri1 id_10,
    output wand id_11,
    input supply1 id_12,
    output uwire _id_13,
    input uwire _id_14,
    input tri0 id_15,
    output wand id_16,
    output wand id_17,
    input tri id_18,
    output wand id_19
);
  wire id_22;
  wire id_23;
  always @(posedge -1) id_1 = -1;
  assign id_21 = -1;
  logic [id_14 : id_13] id_24;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_21,
      id_23,
      id_21,
      id_24,
      id_22,
      id_21,
      id_21,
      id_22,
      id_21,
      id_24,
      id_24,
      id_22,
      id_24
  );
endmodule
