// æ•°æ®å­˜å‚¨å™?
module dm(
    Ad, WrData, DMWr, Clk, Reset,
    DM
);
input Reset;
input [31:2] Ad;
input [31:0] WrData;
input DMWr, Clk;
output reg [31:0] DM; // alias ReadData

// æ¨¡æ‹Ÿå†…å­˜ï¼Œä»¥32ä½ä¸ºä¸?å­—é•¿å­˜å‚¨ï¼Œå…±64ä¸ªå­—é•?
reg [7:0] memory[63:0];

// DMWr æ§åˆ¶è¯»è¿˜æ˜¯å†™
always @(posedge Clk or posedge Reset) begin
    if (Reset)
        $readmemb("../restfile/dm.txt", memory);
    else if (DMWr)
    // è‹¥å†™ä½¿èƒ½ä¸?1ï¼Œåˆ™å†™å…¥memory[Addr]ä¸?
        memory[Ad] <= WrData;
    else
    // å¦åˆ™è¯»å‡º
        DM <= memory[Ad];
end

endmodule // dm