#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 17:18:00 2019
# Process ID: 3628
# Current directory: C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1224 C:\Users\YangZhen\OneDrive - cstdlib\杭电\EDA\VivadoProject\project_3\project_3.xpr
# Log file: C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/project_3/vivado.log
# Journal file: C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/project_3/project_3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/YangZhen/Documents/VivadoProject/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 800.027 ; gain = 187.594
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/project_3/project_3.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'cnt10_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/OneDrive - cstdlib/杭电/EDA/VivadoProject/project_3/project_3.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {cnt10_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 17:18:55 on Dec 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_3.srcs/sources_1/new/cnt10.v ../../../../project_3.srcs/sim_1/new/cnt10_tb.v 
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/YangZhen/OneDrive - cstdlib/????/EDA/VivadoProject/project_3/project_3.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vlog-9) Problem while writing token file "C:/Users/YangZhen/OneDrive - cstdlib/????/EDA/VivadoProject/project_3/project_3.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/_temp/vlog2yzf6f".
# ** Error: ../../../../project_3.srcs/sources_1/new/cnt10.v(1): Verilog Compiler exiting
# End time: 17:18:55 on Dec 10,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/modeltech64_10.6e/win64/vlog failed.
# Error in macro ./cnt10_tb_compile.do line 19
# C:/modeltech64_10.6e/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../../project_3.srcs/sources_1/new/cnt10.v" \
# "../../../../project_3.srcs/sim_1/new/cnt10_tb.v" \
# "
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 886.766 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 886.766 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 17:19:15 2019...
