/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Jul 28 12:12:42 2015
 *                 Full Compile MD5 Checksum  dc72381f6e4c53f9fc2cd85dd2824399
 *                     (minus title and desc)
 *                 MD5 Checksum               1f44ec4386983e0b1b5b0c9bb743b1a0
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_UPG_MAIN_IRQ_H__
#define BCHP_UPG_MAIN_IRQ_H__

/***************************************************************************
 *UPG_MAIN_IRQ - UPG Main Level 2 Interrupt Enable/Status
 ***************************************************************************/
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS             0x2040a600 /* [RO] CPU interrupt Status Register */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS        0x2040a604 /* [RO] CPU interrupt Mask Status Register */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET           0x2040a608 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR         0x2040a60c /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS             0x2040a610 /* [RO] PCI interrupt Status Register */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS        0x2040a614 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET           0x2040a618 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR         0x2040a61c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: CPU_STATUS :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_reserved0_MASK                0xfffffff8
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_reserved0_SHIFT               3

/* UPG_MAIN_IRQ :: CPU_STATUS :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_SPARE_00_MASK                 0x00000004
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_SPARE_00_SHIFT                2
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_SPARE_00_DEFAULT              0x00000000

/* UPG_MAIN_IRQ :: CPU_STATUS :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_irb_MASK                      0x00000002
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_irb_SHIFT                     1
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_irb_DEFAULT                   0x00000000

/* UPG_MAIN_IRQ :: CPU_STATUS :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_gio_MASK                      0x00000001
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_gio_SHIFT                     0
#define BCHP_UPG_MAIN_IRQ_CPU_STATUS_gio_DEFAULT                   0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: CPU_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_reserved0_MASK           0xfffffff8
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_reserved0_SHIFT          3

/* UPG_MAIN_IRQ :: CPU_MASK_STATUS :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_SPARE_00_MASK            0x00000004
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_SPARE_00_SHIFT           2
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_SPARE_00_DEFAULT         0x00000001

/* UPG_MAIN_IRQ :: CPU_MASK_STATUS :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_irb_MASK                 0x00000002
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_irb_SHIFT                1
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_irb_DEFAULT              0x00000001

/* UPG_MAIN_IRQ :: CPU_MASK_STATUS :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_gio_MASK                 0x00000001
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_gio_SHIFT                0
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS_gio_DEFAULT              0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: CPU_MASK_SET :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_reserved0_MASK              0xfffffff8
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_reserved0_SHIFT             3

/* UPG_MAIN_IRQ :: CPU_MASK_SET :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_SPARE_00_MASK               0x00000004
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_SPARE_00_SHIFT              2
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_SPARE_00_DEFAULT            0x00000001

/* UPG_MAIN_IRQ :: CPU_MASK_SET :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_irb_MASK                    0x00000002
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_irb_SHIFT                   1
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_irb_DEFAULT                 0x00000001

/* UPG_MAIN_IRQ :: CPU_MASK_SET :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_gio_MASK                    0x00000001
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_gio_SHIFT                   0
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_SET_gio_DEFAULT                 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: CPU_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_reserved0_MASK            0xfffffff8
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_reserved0_SHIFT           3

/* UPG_MAIN_IRQ :: CPU_MASK_CLEAR :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_SPARE_00_MASK             0x00000004
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_SPARE_00_SHIFT            2
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_SPARE_00_DEFAULT          0x00000001

/* UPG_MAIN_IRQ :: CPU_MASK_CLEAR :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_irb_MASK                  0x00000002
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_irb_SHIFT                 1
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_irb_DEFAULT               0x00000001

/* UPG_MAIN_IRQ :: CPU_MASK_CLEAR :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_gio_MASK                  0x00000001
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_gio_SHIFT                 0
#define BCHP_UPG_MAIN_IRQ_CPU_MASK_CLEAR_gio_DEFAULT               0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: PCI_STATUS :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_reserved0_MASK                0xfffffff8
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_reserved0_SHIFT               3

/* UPG_MAIN_IRQ :: PCI_STATUS :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_SPARE_00_MASK                 0x00000004
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_SPARE_00_SHIFT                2
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_SPARE_00_DEFAULT              0x00000000

/* UPG_MAIN_IRQ :: PCI_STATUS :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_irb_MASK                      0x00000002
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_irb_SHIFT                     1
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_irb_DEFAULT                   0x00000000

/* UPG_MAIN_IRQ :: PCI_STATUS :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_gio_MASK                      0x00000001
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_gio_SHIFT                     0
#define BCHP_UPG_MAIN_IRQ_PCI_STATUS_gio_DEFAULT                   0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: PCI_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_reserved0_MASK           0xfffffff8
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_reserved0_SHIFT          3

/* UPG_MAIN_IRQ :: PCI_MASK_STATUS :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_SPARE_00_MASK            0x00000004
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_SPARE_00_SHIFT           2
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_SPARE_00_DEFAULT         0x00000001

/* UPG_MAIN_IRQ :: PCI_MASK_STATUS :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_irb_MASK                 0x00000002
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_irb_SHIFT                1
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_irb_DEFAULT              0x00000001

/* UPG_MAIN_IRQ :: PCI_MASK_STATUS :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_gio_MASK                 0x00000001
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_gio_SHIFT                0
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS_gio_DEFAULT              0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: PCI_MASK_SET :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_reserved0_MASK              0xfffffff8
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_reserved0_SHIFT             3

/* UPG_MAIN_IRQ :: PCI_MASK_SET :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_SPARE_00_MASK               0x00000004
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_SPARE_00_SHIFT              2
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_SPARE_00_DEFAULT            0x00000001

/* UPG_MAIN_IRQ :: PCI_MASK_SET :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_irb_MASK                    0x00000002
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_irb_SHIFT                   1
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_irb_DEFAULT                 0x00000001

/* UPG_MAIN_IRQ :: PCI_MASK_SET :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_gio_MASK                    0x00000001
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_gio_SHIFT                   0
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_SET_gio_DEFAULT                 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_MAIN_IRQ :: PCI_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_reserved0_MASK            0xfffffff8
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_reserved0_SHIFT           3

/* UPG_MAIN_IRQ :: PCI_MASK_CLEAR :: SPARE_00 [02:02] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_SPARE_00_MASK             0x00000004
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_SPARE_00_SHIFT            2
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_SPARE_00_DEFAULT          0x00000001

/* UPG_MAIN_IRQ :: PCI_MASK_CLEAR :: irb [01:01] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_irb_MASK                  0x00000002
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_irb_SHIFT                 1
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_irb_DEFAULT               0x00000001

/* UPG_MAIN_IRQ :: PCI_MASK_CLEAR :: gio [00:00] */
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_gio_MASK                  0x00000001
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_gio_SHIFT                 0
#define BCHP_UPG_MAIN_IRQ_PCI_MASK_CLEAR_gio_DEFAULT               0x00000001

#endif /* #ifndef BCHP_UPG_MAIN_IRQ_H__ */

/* End of File */
