Classic Timing Analyzer report for de1_top
Wed Dec 07 21:07:53 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                    ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.991 ns                         ; KEY[0]                  ; LEDG[0]~reg0             ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.680 ns                        ; LEDR[6]~reg0            ; LEDR[6]                  ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.266 ns                        ; KEY[0]                  ; LEDR[0]~reg0             ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 228.00 MHz ( period = 4.386 ns ) ; clk_div5M:comb_3|cnt[9] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                         ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 228.00 MHz ( period = 4.386 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 233.97 MHz ( period = 4.274 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.035 ns                ;
; N/A                                     ; 234.63 MHz ( period = 4.262 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 234.91 MHz ( period = 4.257 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 234.91 MHz ( period = 4.257 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.376 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; 240.91 MHz ( period = 4.151 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.910 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.774 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 250.94 MHz ( period = 3.985 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 251.13 MHz ( period = 3.982 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 251.13 MHz ( period = 3.982 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; clk_div5M:comb_3|cnt[9]  ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.737 ns                ;
; N/A                                     ; 252.72 MHz ( period = 3.957 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.658 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.624 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.608 ns                ;
; N/A                                     ; 260.62 MHz ( period = 3.837 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 262.74 MHz ( period = 3.806 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.005 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 265.46 MHz ( period = 3.767 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 268.46 MHz ( period = 3.725 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 269.03 MHz ( period = 3.717 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 269.69 MHz ( period = 3.708 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 269.69 MHz ( period = 3.708 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.907 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.447 ns                ;
; N/A                                     ; 271.37 MHz ( period = 3.685 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 272.63 MHz ( period = 3.668 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 272.63 MHz ( period = 3.668 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 273.75 MHz ( period = 3.653 ns )                    ; clk_div5M:comb_3|cnt[7]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 276.85 MHz ( period = 3.612 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 276.85 MHz ( period = 3.612 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.812 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; clk_div5M:comb_3|cnt[12] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; clk_div5M:comb_3|cnt[7]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 278.55 MHz ( period = 3.590 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.351 ns                ;
; N/A                                     ; 278.55 MHz ( period = 3.590 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.351 ns                ;
; N/A                                     ; 279.17 MHz ( period = 3.582 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 279.17 MHz ( period = 3.582 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 280.35 MHz ( period = 3.567 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; clk_div5M:comb_3|cnt[7]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; clk_div5M:comb_3|cnt[7]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 281.21 MHz ( period = 3.556 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 281.29 MHz ( period = 3.555 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 281.93 MHz ( period = 3.547 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 281.93 MHz ( period = 3.547 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; clk_div5M:comb_3|cnt[7]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.301 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; clk_div5M:comb_3|cnt[7]  ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.281 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; clk_div5M:comb_3|cnt[21] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.243 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 288.52 MHz ( period = 3.466 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 288.52 MHz ( period = 3.466 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; clk_div5M:comb_3|cnt[19] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.227 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.224 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 291.12 MHz ( period = 3.435 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 291.12 MHz ( period = 3.435 ns )                    ; clk_div5M:comb_3|cnt[10] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.194 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; clk_div5M:comb_3|cnt[18] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.194 ns                ;
; N/A                                     ; 291.63 MHz ( period = 3.429 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 291.63 MHz ( period = 3.429 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 293.77 MHz ( period = 3.404 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 294.55 MHz ( period = 3.395 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; clk_div5M:comb_3|cnt[4]  ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.577 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; clk_div5M:comb_3|cnt[10] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; clk_div5M:comb_3|cnt[15] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; clk_div5M:comb_3|cnt[21] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; clk_div5M:comb_3|cnt[21] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; clk_div5M:comb_3|cnt[21] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.114 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; clk_div5M:comb_3|cnt[10] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; clk_div5M:comb_3|cnt[10] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 300.84 MHz ( period = 3.324 ns )                    ; clk_div5M:comb_3|cnt[10] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; clk_div5M:comb_3|cnt[17] ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; clk_div5M:comb_3|cnt[11] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; clk_div5M:comb_3|cnt[13] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 304.23 MHz ( period = 3.287 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 304.51 MHz ( period = 3.284 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 304.51 MHz ( period = 3.284 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; clk_div5M:comb_3|cnt[14] ; clk_div5M:comb_3|cnt[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; clk_div5M:comb_3|cnt[20] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 304.88 MHz ( period = 3.280 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|o_clk   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.480 ns                ;
; N/A                                     ; 305.44 MHz ( period = 3.274 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 305.44 MHz ( period = 3.274 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; clk_div5M:comb_3|cnt[8]  ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; clk_div5M:comb_3|cnt[15] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.020 ns                ;
; N/A                                     ; 308.45 MHz ( period = 3.242 ns )                    ; clk_div5M:comb_3|cnt[15] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 308.45 MHz ( period = 3.242 ns )                    ; clk_div5M:comb_3|cnt[15] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.992 ns                ;
; N/A                                     ; 309.79 MHz ( period = 3.228 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.991 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; clk_div5M:comb_3|cnt[22] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.987 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.983 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; clk_div5M:comb_3|cnt[0]  ; clk_div5M:comb_3|cnt[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 313.09 MHz ( period = 3.194 ns )                    ; clk_div5M:comb_3|cnt[5]  ; clk_div5M:comb_3|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 313.28 MHz ( period = 3.192 ns )                    ; clk_div5M:comb_3|cnt[14] ; clk_div5M:comb_3|cnt[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 313.28 MHz ( period = 3.192 ns )                    ; clk_div5M:comb_3|cnt[14] ; clk_div5M:comb_3|cnt[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.951 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; clk_div5M:comb_3|cnt[14] ; clk_div5M:comb_3|cnt[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; 315.86 MHz ( period = 3.166 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.929 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 316.36 MHz ( period = 3.161 ns )                    ; clk_div5M:comb_3|cnt[16] ; clk_div5M:comb_3|cnt[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; clk_div5M:comb_3|cnt[1]  ; clk_div5M:comb_3|cnt[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; clk_div5M:comb_3|cnt[3]  ; clk_div5M:comb_3|cnt[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; 319.90 MHz ( period = 3.126 ns )                    ; clk_div5M:comb_3|cnt[2]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 320.10 MHz ( period = 3.124 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|cnt[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.885 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; clk_div5M:comb_3|cnt[6]  ; clk_div5M:comb_3|cnt[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.883 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+--------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To           ; To Clock ;
+-------+--------------+------------+--------+--------------+----------+
; N/A   ; None         ; 0.991 ns   ; KEY[0] ; LEDG[0]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.812 ns   ; KEY[0] ; LEDR[2]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.809 ns   ; KEY[0] ; LEDR[1]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.763 ns   ; KEY[0] ; LEDR[3]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.760 ns   ; KEY[0] ; LEDR[9]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.758 ns   ; KEY[0] ; LEDR[5]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.755 ns   ; KEY[0] ; LEDR[8]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.520 ns   ; KEY[0] ; LEDG[2]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.520 ns   ; KEY[0] ; LEDG[7]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.520 ns   ; KEY[0] ; LEDR[6]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.520 ns   ; KEY[0] ; LEDR[7]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.518 ns   ; KEY[0] ; LEDG[6]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.517 ns   ; KEY[0] ; LEDG[3]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.516 ns   ; KEY[0] ; LEDG[5]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.515 ns   ; KEY[0] ; LEDG[4]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.515 ns   ; KEY[0] ; LEDG[1]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.515 ns   ; KEY[0] ; LEDR[4]~reg0 ; CLOCK_50 ;
; N/A   ; None         ; 0.514 ns   ; KEY[0] ; LEDR[0]~reg0 ; CLOCK_50 ;
+-------+--------------+------------+--------+--------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 10.680 ns  ; LEDR[6]~reg0 ; LEDR[6] ; CLOCK_50   ;
; N/A   ; None         ; 10.639 ns  ; LEDR[7]~reg0 ; LEDR[7] ; CLOCK_50   ;
; N/A   ; None         ; 10.604 ns  ; LEDR[4]~reg0 ; LEDR[4] ; CLOCK_50   ;
; N/A   ; None         ; 10.508 ns  ; LEDR[3]~reg0 ; LEDR[3] ; CLOCK_50   ;
; N/A   ; None         ; 10.498 ns  ; LEDR[5]~reg0 ; LEDR[5] ; CLOCK_50   ;
; N/A   ; None         ; 10.420 ns  ; LEDG[6]~reg0 ; LEDG[6] ; CLOCK_50   ;
; N/A   ; None         ; 10.404 ns  ; LEDG[4]~reg0 ; LEDG[4] ; CLOCK_50   ;
; N/A   ; None         ; 10.385 ns  ; LEDG[3]~reg0 ; LEDG[3] ; CLOCK_50   ;
; N/A   ; None         ; 10.378 ns  ; LEDR[0]~reg0 ; LEDR[0] ; CLOCK_50   ;
; N/A   ; None         ; 10.378 ns  ; LEDG[2]~reg0 ; LEDG[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.374 ns  ; LEDR[2]~reg0 ; LEDR[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.367 ns  ; LEDG[7]~reg0 ; LEDG[7] ; CLOCK_50   ;
; N/A   ; None         ; 10.340 ns  ; LEDG[0]~reg0 ; LEDG[0] ; CLOCK_50   ;
; N/A   ; None         ; 10.137 ns  ; LEDG[1]~reg0 ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 10.135 ns  ; LEDG[5]~reg0 ; LEDG[5] ; CLOCK_50   ;
; N/A   ; None         ; 10.087 ns  ; LEDR[9]~reg0 ; LEDR[9] ; CLOCK_50   ;
; N/A   ; None         ; 9.993 ns   ; LEDR[1]~reg0 ; LEDR[1] ; CLOCK_50   ;
; N/A   ; None         ; 9.771 ns   ; LEDR[8]~reg0 ; LEDR[8] ; CLOCK_50   ;
+-------+--------------+------------+--------------+---------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+--------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To           ; To Clock ;
+---------------+-------------+-----------+--------+--------------+----------+
; N/A           ; None        ; -0.266 ns ; KEY[0] ; LEDR[0]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.267 ns ; KEY[0] ; LEDG[4]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.267 ns ; KEY[0] ; LEDG[1]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.267 ns ; KEY[0] ; LEDR[4]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.268 ns ; KEY[0] ; LEDG[5]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.269 ns ; KEY[0] ; LEDG[3]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.270 ns ; KEY[0] ; LEDG[6]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.272 ns ; KEY[0] ; LEDG[2]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.272 ns ; KEY[0] ; LEDG[7]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.272 ns ; KEY[0] ; LEDR[6]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.272 ns ; KEY[0] ; LEDR[7]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.507 ns ; KEY[0] ; LEDR[8]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.510 ns ; KEY[0] ; LEDR[5]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.512 ns ; KEY[0] ; LEDR[9]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.515 ns ; KEY[0] ; LEDR[3]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.561 ns ; KEY[0] ; LEDR[1]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.564 ns ; KEY[0] ; LEDR[2]~reg0 ; CLOCK_50 ;
; N/A           ; None        ; -0.743 ns ; KEY[0] ; LEDG[0]~reg0 ; CLOCK_50 ;
+---------------+-------------+-----------+--------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Dec 07 21:07:52 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div5M:comb_3|o_clk" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 228.0 MHz between source register "clk_div5M:comb_3|cnt[9]" and destination register "clk_div5M:comb_3|cnt[22]" (period= 4.386 ns)
    Info: + Longest register to register delay is 4.145 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'clk_div5M:comb_3|cnt[9]'
        Info: 2: + IC(0.886 ns) + CELL(0.322 ns) = 1.208 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 2; COMB Node = 'clk_div5M:comb_3|Equal0~0'
        Info: 3: + IC(0.858 ns) + CELL(0.322 ns) = 2.388 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 1; COMB Node = 'clk_div5M:comb_3|Equal0~2'
        Info: 4: + IC(0.303 ns) + CELL(0.178 ns) = 2.869 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 9; COMB Node = 'clk_div5M:comb_3|Equal0~7'
        Info: 5: + IC(0.858 ns) + CELL(0.322 ns) = 4.049 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 1; COMB Node = 'clk_div5M:comb_3|cnt~0'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.145 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 4; REG Node = 'clk_div5M:comb_3|cnt[22]'
        Info: Total cell delay = 1.240 ns ( 29.92 % )
        Info: Total interconnect delay = 2.905 ns ( 70.08 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.860 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 4; REG Node = 'clk_div5M:comb_3|cnt[22]'
            Info: Total cell delay = 1.628 ns ( 56.92 % )
            Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.862 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'clk_div5M:comb_3|cnt[9]'
            Info: Total cell delay = 1.628 ns ( 56.88 % )
            Info: Total interconnect delay = 1.234 ns ( 43.12 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "LEDG[0]~reg0" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 0.991 ns
    Info: + Longest pin to register delay is 7.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; PIN Node = 'KEY[0]'
        Info: 2: + IC(5.361 ns) + CELL(0.319 ns) = 6.544 ns; Loc. = LCCOMB_X49_Y8_N6; Fanout = 2; COMB Node = 'LEDG~0'
        Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 7.015 ns; Loc. = LCCOMB_X49_Y8_N0; Fanout = 1; COMB Node = 'LEDG[0]~reg0feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.111 ns; Loc. = LCFF_X49_Y8_N1; Fanout = 2; REG Node = 'LEDG[0]~reg0'
        Info: Total cell delay = 1.457 ns ( 20.49 % )
        Info: Total interconnect delay = 5.654 ns ( 79.51 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 6.082 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.673 ns) + CELL(0.879 ns) = 2.578 ns; Loc. = LCFF_X2_Y13_N7; Fanout = 1; REG Node = 'clk_div5M:comb_3|o_clk'
        Info: 3: + IC(1.920 ns) + CELL(0.000 ns) = 4.498 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk_div5M:comb_3|o_clk~clkctrl'
        Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.082 ns; Loc. = LCFF_X49_Y8_N1; Fanout = 2; REG Node = 'LEDG[0]~reg0'
        Info: Total cell delay = 2.507 ns ( 41.22 % )
        Info: Total interconnect delay = 3.575 ns ( 58.78 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[6]" through register "LEDR[6]~reg0" is 10.680 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.082 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.673 ns) + CELL(0.879 ns) = 2.578 ns; Loc. = LCFF_X2_Y13_N7; Fanout = 1; REG Node = 'clk_div5M:comb_3|o_clk'
        Info: 3: + IC(1.920 ns) + CELL(0.000 ns) = 4.498 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk_div5M:comb_3|o_clk~clkctrl'
        Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.082 ns; Loc. = LCFF_X49_Y8_N9; Fanout = 2; REG Node = 'LEDR[6]~reg0'
        Info: Total cell delay = 2.507 ns ( 41.22 % )
        Info: Total interconnect delay = 3.575 ns ( 58.78 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.321 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y8_N9; Fanout = 2; REG Node = 'LEDR[6]~reg0'
        Info: 2: + IC(1.481 ns) + CELL(2.840 ns) = 4.321 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'LEDR[6]'
        Info: Total cell delay = 2.840 ns ( 65.73 % )
        Info: Total interconnect delay = 1.481 ns ( 34.27 % )
Info: th for register "LEDR[0]~reg0" (data pin = "KEY[0]", clock pin = "CLOCK_50") is -0.266 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.082 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.673 ns) + CELL(0.879 ns) = 2.578 ns; Loc. = LCFF_X2_Y13_N7; Fanout = 1; REG Node = 'clk_div5M:comb_3|o_clk'
        Info: 3: + IC(1.920 ns) + CELL(0.000 ns) = 4.498 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk_div5M:comb_3|o_clk~clkctrl'
        Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.082 ns; Loc. = LCFF_X49_Y8_N25; Fanout = 2; REG Node = 'LEDR[0]~reg0'
        Info: Total cell delay = 2.507 ns ( 41.22 % )
        Info: Total interconnect delay = 3.575 ns ( 58.78 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; PIN Node = 'KEY[0]'
        Info: 2: + IC(5.355 ns) + CELL(0.319 ns) = 6.538 ns; Loc. = LCCOMB_X49_Y8_N24; Fanout = 1; COMB Node = 'LEDR~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.634 ns; Loc. = LCFF_X49_Y8_N25; Fanout = 2; REG Node = 'LEDR[0]~reg0'
        Info: Total cell delay = 1.279 ns ( 19.28 % )
        Info: Total interconnect delay = 5.355 ns ( 80.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed Dec 07 21:07:53 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


