Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: Procesador_Monociclo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador_Monociclo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador_Monociclo"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : Procesador_Monociclo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Procesador_Monociclo.v" in library work
Module <Procesador_Monociclo> compiled
Module <Control_Unit> compiled
Module <Program_Counter> compiled
Module <Instruction_Memory> compiled
Module <Register_File> compiled
Module <Data_Memory> compiled
Module <MUX_DW> compiled
Module <MUX_RW> compiled
Module <ALU> compiled
Module <SEU> compiled
Module <MUX_ALU> compiled
Module <MUX_PC> compiled
Module <Sumador> compiled
Module <Anpersan> compiled
No errors in compilation
Analysis of file <"Procesador_Monociclo.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Procesador_Monociclo> in library <work>.

Analyzing hierarchy for module <Data_Memory> in library <work>.

Analyzing hierarchy for module <MUX_DW> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Procesador_Monociclo>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 20: Instantiating black box module <Instruction_Memory>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 21: Instantiating black box module <Program_Counter>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 22: Instantiating black box module <Control_Unit>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 23: Instantiating black box module <Register_File>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 24: Instantiating black box module <SEU>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 25: Instantiating black box module <MUX_ALU>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 26: Instantiating black box module <ALU>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 27: Instantiating black box module <Anpersan>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 28: Instantiating black box module <Sumador>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 29: Instantiating black box module <Sumador>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 30: Instantiating black box module <MUX_PC>.
WARNING:Xst:2211 - "Procesador_Monociclo.v" line 32: Instantiating black box module <MUX_RW>.
Module <Procesador_Monociclo> is correct for synthesis.
 
Analyzing module <Data_Memory> in library <work>.
WARNING:Xst:905 - "Procesador_Monociclo.v" line 119: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <address>, <data_wr>, <memory>
Module <Data_Memory> is correct for synthesis.
 
Analyzing module <MUX_DW> in library <work>.
WARNING:Xst:905 - "Procesador_Monociclo.v" line 133: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <alu_output>, <pc_inc>, <data_rd>
Module <MUX_DW> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Data_Memory>.
    Related source file is "Procesador_Monociclo.v".
WARNING:Xst:647 - Input <address<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <data_rd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 8-to-1 multiplexer for signal <memory_0$mux0000>.
    Found 32-bit 8-to-1 multiplexer for signal <memory_1$mux0000>.
    Found 32-bit 8-to-1 multiplexer for signal <memory_2$mux0000>.
    Found 32-bit 8-to-1 multiplexer for signal <memory_3$mux0000>.
    Found 32-bit 8-to-1 multiplexer for signal <memory_4$mux0000>.
    Found 32-bit 8-to-1 multiplexer for signal <memory_5$mux0000>.
    Summary:
	inferred 224 Multiplexer(s).
Unit <Data_Memory> synthesized.


Synthesizing Unit <MUX_DW>.
    Related source file is "Procesador_Monociclo.v".
WARNING:Xst:737 - Found 32-bit latch for signal <dw>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <MUX_DW> synthesized.


Synthesizing Unit <Procesador_Monociclo>.
    Related source file is "Procesador_Monociclo.v".
WARNING:Xst:646 - Signal <alu_op<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Procesador_Monociclo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 8
 32-bit latch                                          : 8
# Multiplexers                                         : 7
 32-bit 6-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <memoria_rd_rw> is unconnected in block <Procesador_Monociclo>.
   It will be removed from the design.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <7>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <8>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <9>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <10>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <11>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <12>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <13>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <14>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <15>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <16>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <17>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <18>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <19>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <20>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <21>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <22>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <23>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <24>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <25>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <26>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <27>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <28>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <29>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <30>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <31>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 8
 32-bit latch                                          : 8
# Multiplexers                                         : 7
 32-bit 6-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1294 - Latch <dw_0> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_1> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_2> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_3> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_4> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_5> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_6> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_7> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_8> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_9> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_10> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_11> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_12> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_13> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_14> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_15> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_16> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_17> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_18> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_19> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_20> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_21> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_22> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_23> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_24> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_25> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_26> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_27> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_28> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_29> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_30> is equivalent to a wire in block <MUX_DW>.
WARNING:Xst:1294 - Latch <dw_31> is equivalent to a wire in block <MUX_DW>.

Optimizing unit <Procesador_Monociclo> ...

Optimizing unit <Data_Memory> ...
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_31> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_30> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_29> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_28> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_27> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_26> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_25> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_24> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_23> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_22> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_21> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_20> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_19> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_18> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_17> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_16> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_15> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_14> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_13> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_12> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_11> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_10> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_9> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_8> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_7> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_6> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_5> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_4> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_3> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_2> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_1> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/data_rd_0> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_31> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_30> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_29> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_28> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_27> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_26> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_25> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_24> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_23> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_22> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_21> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_20> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_19> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_18> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_17> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_16> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_15> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_14> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_13> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_12> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_11> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_10> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_9> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_8> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_7> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_6> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_5> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_4> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_3> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_2> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_1> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_0_0> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_31> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_30> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_29> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_28> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_27> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_26> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_25> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_24> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_23> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_22> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_21> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_20> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_19> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_18> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_17> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_16> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_15> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_14> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_13> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_12> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_11> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_10> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_9> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_8> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_7> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_6> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_5> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_4> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_3> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_2> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_1> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_1_0> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_31> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_30> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_29> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_28> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_27> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_26> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_25> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_24> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_23> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_22> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_21> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_20> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_19> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_18> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_17> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_16> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_15> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_14> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_13> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_12> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_11> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_10> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_9> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_8> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_7> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_6> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_5> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_4> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_3> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_2> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_1> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_2_0> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_31> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_30> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_29> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_28> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_27> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_26> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_25> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_24> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_23> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_22> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_21> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_20> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_19> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_18> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_17> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_16> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_15> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_14> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_13> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_12> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_11> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_10> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_9> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_8> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_7> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_6> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_5> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_4> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_3> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_2> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_1> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_3_0> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_31> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_30> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_29> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_28> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_27> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_26> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_25> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_24> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_23> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_22> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_21> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_20> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_19> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_18> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_17> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_16> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_15> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_14> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_13> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_12> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_11> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_10> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_9> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_8> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_7> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_6> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_5> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_4> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_3> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_2> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_1> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_4_0> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_31> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_30> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_29> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_28> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_27> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_26> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_25> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_24> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_23> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_22> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_21> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_20> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_19> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_18> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_17> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_16> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_15> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_14> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_13> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_12> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_11> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_10> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_9> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_8> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_7> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_6> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_5> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_4> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_3> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_2> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_1> of sequential type is unconnected in block <Procesador_Monociclo>.
WARNING:Xst:2677 - Node <memoria_rd_rw/memory_5_0> of sequential type is unconnected in block <Procesador_Monociclo>.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<31>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<30>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<29>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<28>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<27>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<26>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<25>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<24>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<23>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<22>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<21>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<20>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<19>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<18>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<17>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<16>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<15>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<14>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<13>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<12>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<11>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<10>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<9>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<8>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<7>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<6>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<5>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<4>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<3>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<2>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<1>> driven by black box <ALU>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <alu_out<0>> driven by black box <ALU>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador_Monociclo, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador_Monociclo.ngr
Top Level Output File Name         : Procesador_Monociclo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 34
#      GND                         : 1
#      LUT3                        : 32
#      VCC                         : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
# Others                           : 12
#      ALU                         : 1
#      Anpersan                    : 1
#      Control_Unit                : 1
#      Instruction_Memory          : 1
#      MUX_ALU                     : 1
#      MUX_PC                      : 1
#      MUX_RW                      : 1
#      Program_Counter             : 1
#      Register_File               : 1
#      SEU                         : 1
#      Sumador                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice LUTs:                   32  out of  69120     0%  
    Number used as Logic:                32  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     32
   Number with an unused Flip Flop:      32  out of     32   100%  
   Number with an unused LUT:             0  out of     32     0%  
   Number of fully used LUT-FF pairs:     0  out of     32     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    640     5%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.793ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 644 / 580
-------------------------------------------------------------------------
Delay:               2.793ns (Levels of Logic = 1)
  Source:            unidad_aritmeticologica:alu_output<31> (PAD)
  Destination:       alu_out<31> (PAD)

  Data Path: unidad_aritmeticologica:alu_output<31> to alu_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ALU:alu_output<31>     2   0.000   0.341  unidad_aritmeticologica (alu_out_31_OBUF)
     OBUF:I->O                 2.452          alu_out_31_OBUF (alu_out<31>)
    ----------------------------------------
    Total                      2.793ns (2.452ns logic, 0.341ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.27 secs
 
--> 

Total memory usage is 280448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  353 (   0 filtered)
Number of infos    :    7 (   0 filtered)

