{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445984995105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445984995118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 18:29:54 2015 " "Processing started: Tue Oct 27 18:29:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445984995118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445984995118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445984995118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445984996721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-BHV " "Found design unit 1: mux4_1-BHV" {  } { { "mux4_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux4_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023906 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_ctrl-STR " "Found design unit 1: ram_ctrl-STR" {  } { { "ram_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ram_ctrl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_ctrl " "Found entity 1: ram_ctrl" {  } { { "ram_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ram_ctrl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramControl-BHV " "Found design unit 1: ramControl-BHV" {  } { { "ramControl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ramControl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramControl " "Found entity 1: ramControl" {  } { { "ramControl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ramControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroext-BHV " "Found design unit 1: zeroext-BHV" {  } { { "zeroext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/zeroext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023916 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroext " "Found entity 1: zeroext" {  } { { "zeroext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/zeroext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL2-BHV " "Found design unit 1: SLL2-BHV" {  } { { "SLL2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/SLL2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023918 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL2 " "Found entity 1: SLL2" {  } { { "SLL2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/SLL2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-BHV " "Found design unit 1: signext-BHV" {  } { { "signext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/signext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023921 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/signext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file shifter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-STR " "Found design unit 1: registerFile-STR" {  } { { "registerFile.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/registerFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023929 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/registerFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-BHV " "Found design unit 1: reg_gen-BHV" {  } { { "reg_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/reg_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023935 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Found entity 1: reg_gen" {  } { { "reg_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/reg_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcReg-BHV " "Found design unit 1: pcReg-BHV" {  } { { "pcReg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/pcReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023938 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcReg " "Found entity 1: pcReg" {  } { { "pcReg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/pcReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tplvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_tplvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_tplvl-STR " "Found design unit 1: PC_tplvl-STR" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023941 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_tplvl " "Found entity 1: PC_tplvl" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-BHV " "Found design unit 1: mux32_1-BHV" {  } { { "mux32_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux32_1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023949 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux32_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1BIT-BHV " "Found design unit 1: mux2_1BIT-BHV" {  } { { "mux2_1BIT.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux2_1BIT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023953 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1BIT " "Found entity 1: mux2_1BIT" {  } { { "mux2_1BIT.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux2_1BIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-BHV " "Found design unit 1: mux2_1-BHV" {  } { { "mux2_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux2_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023956 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipslib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mipslib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsLib " "Found design unit 1: mipsLib" {  } { { "mipsLib.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mipsLib.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-STR " "Found design unit 1: extender-STR" {  } { { "extender.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/extender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023968 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-BHV " "Found design unit 1: decoder-BHV" {  } { { "decoder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023970 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-BHV " "Found design unit 1: control-BHV" {  } { { "control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023972 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32control-BHV " "Found design unit 1: alu32control-BHV" {  } { { "alu32control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu32control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023974 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32control " "Found entity 1: alu32control" {  } { { "alu32control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu32control.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-BHV " "Found design unit 1: alu32-BHV" {  } { { "alu32.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023976 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-STR " "Found design unit 1: alu_ctrl-STR" {  } { { "alu_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu_ctrl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023980 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "alu_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_gen-BHV " "Found design unit 1: adder_gen-BHV" {  } { { "adder_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/adder_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023983 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_gen " "Found entity 1: adder_gen" {  } { { "adder_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/adder_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-BHV " "Found design unit 1: adder-BHV" {  } { { "adder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023985 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_instr-SYN " "Found design unit 1: ram_instr-SYN" {  } { { "RAM_instr.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/RAM_instr.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023988 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_instr " "Found entity 1: RAM_instr" {  } { { "RAM_instr.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/RAM_instr.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_instr-SYN " "Found design unit 1: rom_instr-SYN" {  } { { "ROM_instr.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ROM_instr.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023991 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_instr " "Found entity 1: ROM_instr" {  } { { "ROM_instr.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ROM_instr.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_data-SYN " "Found design unit 1: ram_data-SYN" {  } { { "RAM_data.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/RAM_data.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023996 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_data " "Found entity 1: RAM_data" {  } { { "RAM_data.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/RAM_data.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445985023996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445985023996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC_tplvl " "Elaborating entity \"PC_tplvl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445985024257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_Flag PC_tplvl.vhd(55) " "Verilog HDL or VHDL warning at PC_tplvl.vhd(55): object \"C_Flag\" assigned a value but never read" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445985024267 "|PC_tplvl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_Flag PC_tplvl.vhd(57) " "Verilog HDL or VHDL warning at PC_tplvl.vhd(57): object \"S_Flag\" assigned a value but never read" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445985024267 "|PC_tplvl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_Flag PC_tplvl.vhd(58) " "Verilog HDL or VHDL warning at PC_tplvl.vhd(58): object \"V_Flag\" assigned a value but never read" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445985024267 "|PC_tplvl"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 8 PC_tplvl.vhd(252) " "VHDL expression error at PC_tplvl.vhd(252): expression has 32 elements, but must have 8 elements" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 252 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1445985024284 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 8 PC_tplvl.vhd(256) " "VHDL expression error at PC_tplvl.vhd(256): expression has 32 elements, but must have 8 elements" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 256 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1445985024284 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data PC_tplvl.vhd(249) " "VHDL error at PC_tplvl.vhd(249): formal port or parameter \"data\" must have actual or default value" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 249 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1445985024284 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 32 PC_tplvl.vhd(256) " "VHDL expression error at PC_tplvl.vhd(256): expression has 8 elements, but must have 32 elements" {  } { { "PC_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd" 256 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1445985024284 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1445985024287 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445985024603 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 27 18:30:24 2015 " "Processing ended: Tue Oct 27 18:30:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445985024603 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445985024603 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445985024603 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445985024603 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 3 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445985025402 ""}
