-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/16/2020 20:52:24"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	KALKULATOR IS
    PORT (
	CLK : IN std_logic;
	A : BUFFER std_logic_vector(6 DOWNTO 0);
	B : BUFFER std_logic_vector(6 DOWNTO 0);
	SUM : BUFFER std_logic_vector(19 DOWNTO 0);
	SUM2 : BUFFER std_logic_vector(19 DOWNTO 0);
	MODE : IN std_logic;
	SEL1 : IN std_logic_vector(2 DOWNTO 0);
	SEL2 : IN std_logic_vector(3 DOWNTO 0)
	);
END KALKULATOR;

-- Design Ports Information
-- SUM[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[4]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[5]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[6]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[7]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[8]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[9]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[10]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[11]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[12]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[13]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[14]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[15]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[16]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[17]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[18]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[19]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[0]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[7]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[8]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[9]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[10]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[11]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[12]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[14]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[15]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[16]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[17]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[18]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[19]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MODE	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEL2[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEL2[2]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEL2[0]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEL2[1]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEL1[2]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEL1[0]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEL1[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF KALKULATOR IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_A : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SUM : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_SUM2 : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_MODE : std_logic;
SIGNAL ww_SEL1 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SEL2 : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mult4~8_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult4~8_AY_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult4~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult3~8_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult3~8_AY_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mult3~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult1~8_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult1~8_AY_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult2~12_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~12_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~12_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult2~405_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mult2~405_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~405_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~405_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_BX_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult0~326_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult0~326_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0~326_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult4~22\ : std_logic;
SIGNAL \Mult4~23\ : std_logic;
SIGNAL \Mult4~24\ : std_logic;
SIGNAL \Mult4~25\ : std_logic;
SIGNAL \Mult4~26\ : std_logic;
SIGNAL \Mult4~27\ : std_logic;
SIGNAL \Mult4~28\ : std_logic;
SIGNAL \Mult4~29\ : std_logic;
SIGNAL \Mult4~30\ : std_logic;
SIGNAL \Mult4~31\ : std_logic;
SIGNAL \Mult4~32\ : std_logic;
SIGNAL \Mult4~33\ : std_logic;
SIGNAL \Mult4~34\ : std_logic;
SIGNAL \Mult4~35\ : std_logic;
SIGNAL \Mult4~36\ : std_logic;
SIGNAL \Mult4~37\ : std_logic;
SIGNAL \Mult4~38\ : std_logic;
SIGNAL \Mult4~39\ : std_logic;
SIGNAL \Mult4~40\ : std_logic;
SIGNAL \Mult4~41\ : std_logic;
SIGNAL \Mult4~42\ : std_logic;
SIGNAL \Mult4~43\ : std_logic;
SIGNAL \Mult4~44\ : std_logic;
SIGNAL \Mult4~45\ : std_logic;
SIGNAL \Mult4~46\ : std_logic;
SIGNAL \Mult4~47\ : std_logic;
SIGNAL \Mult4~48\ : std_logic;
SIGNAL \Mult4~49\ : std_logic;
SIGNAL \Mult4~50\ : std_logic;
SIGNAL \Mult4~51\ : std_logic;
SIGNAL \Mult4~52\ : std_logic;
SIGNAL \Mult4~53\ : std_logic;
SIGNAL \Mult4~54\ : std_logic;
SIGNAL \Mult4~55\ : std_logic;
SIGNAL \Mult4~56\ : std_logic;
SIGNAL \Mult4~57\ : std_logic;
SIGNAL \Mult4~58\ : std_logic;
SIGNAL \Mult4~59\ : std_logic;
SIGNAL \Mult4~60\ : std_logic;
SIGNAL \Mult4~61\ : std_logic;
SIGNAL \Mult4~62\ : std_logic;
SIGNAL \Mult4~63\ : std_logic;
SIGNAL \Mult4~64\ : std_logic;
SIGNAL \Mult4~65\ : std_logic;
SIGNAL \Mult4~66\ : std_logic;
SIGNAL \Mult4~67\ : std_logic;
SIGNAL \Mult4~68\ : std_logic;
SIGNAL \Mult4~69\ : std_logic;
SIGNAL \Mult4~70\ : std_logic;
SIGNAL \Mult4~71\ : std_logic;
SIGNAL \Mult3~27\ : std_logic;
SIGNAL \Mult3~28\ : std_logic;
SIGNAL \Mult3~29\ : std_logic;
SIGNAL \Mult3~30\ : std_logic;
SIGNAL \Mult3~31\ : std_logic;
SIGNAL \Mult3~32\ : std_logic;
SIGNAL \Mult3~33\ : std_logic;
SIGNAL \Mult3~34\ : std_logic;
SIGNAL \Mult3~35\ : std_logic;
SIGNAL \Mult3~36\ : std_logic;
SIGNAL \Mult3~37\ : std_logic;
SIGNAL \Mult3~38\ : std_logic;
SIGNAL \Mult3~39\ : std_logic;
SIGNAL \Mult3~40\ : std_logic;
SIGNAL \Mult3~41\ : std_logic;
SIGNAL \Mult3~42\ : std_logic;
SIGNAL \Mult3~43\ : std_logic;
SIGNAL \Mult3~44\ : std_logic;
SIGNAL \Mult3~45\ : std_logic;
SIGNAL \Mult3~46\ : std_logic;
SIGNAL \Mult3~47\ : std_logic;
SIGNAL \Mult3~48\ : std_logic;
SIGNAL \Mult3~49\ : std_logic;
SIGNAL \Mult3~50\ : std_logic;
SIGNAL \Mult3~51\ : std_logic;
SIGNAL \Mult3~52\ : std_logic;
SIGNAL \Mult3~53\ : std_logic;
SIGNAL \Mult3~54\ : std_logic;
SIGNAL \Mult3~55\ : std_logic;
SIGNAL \Mult3~56\ : std_logic;
SIGNAL \Mult3~57\ : std_logic;
SIGNAL \Mult3~58\ : std_logic;
SIGNAL \Mult3~59\ : std_logic;
SIGNAL \Mult3~60\ : std_logic;
SIGNAL \Mult3~61\ : std_logic;
SIGNAL \Mult3~62\ : std_logic;
SIGNAL \Mult3~63\ : std_logic;
SIGNAL \Mult3~64\ : std_logic;
SIGNAL \Mult3~65\ : std_logic;
SIGNAL \Mult3~66\ : std_logic;
SIGNAL \Mult3~67\ : std_logic;
SIGNAL \Mult3~68\ : std_logic;
SIGNAL \Mult3~69\ : std_logic;
SIGNAL \Mult3~70\ : std_logic;
SIGNAL \Mult3~71\ : std_logic;
SIGNAL \Mult1~22\ : std_logic;
SIGNAL \Mult1~23\ : std_logic;
SIGNAL \Mult1~24\ : std_logic;
SIGNAL \Mult1~25\ : std_logic;
SIGNAL \Mult1~26\ : std_logic;
SIGNAL \Mult1~27\ : std_logic;
SIGNAL \Mult1~28\ : std_logic;
SIGNAL \Mult1~29\ : std_logic;
SIGNAL \Mult1~30\ : std_logic;
SIGNAL \Mult1~31\ : std_logic;
SIGNAL \Mult1~32\ : std_logic;
SIGNAL \Mult1~33\ : std_logic;
SIGNAL \Mult1~34\ : std_logic;
SIGNAL \Mult1~35\ : std_logic;
SIGNAL \Mult1~36\ : std_logic;
SIGNAL \Mult1~37\ : std_logic;
SIGNAL \Mult1~38\ : std_logic;
SIGNAL \Mult1~39\ : std_logic;
SIGNAL \Mult1~40\ : std_logic;
SIGNAL \Mult1~41\ : std_logic;
SIGNAL \Mult1~42\ : std_logic;
SIGNAL \Mult1~43\ : std_logic;
SIGNAL \Mult1~44\ : std_logic;
SIGNAL \Mult1~45\ : std_logic;
SIGNAL \Mult1~46\ : std_logic;
SIGNAL \Mult1~47\ : std_logic;
SIGNAL \Mult1~48\ : std_logic;
SIGNAL \Mult1~49\ : std_logic;
SIGNAL \Mult1~50\ : std_logic;
SIGNAL \Mult1~51\ : std_logic;
SIGNAL \Mult1~52\ : std_logic;
SIGNAL \Mult1~53\ : std_logic;
SIGNAL \Mult1~54\ : std_logic;
SIGNAL \Mult1~55\ : std_logic;
SIGNAL \Mult1~56\ : std_logic;
SIGNAL \Mult1~57\ : std_logic;
SIGNAL \Mult1~58\ : std_logic;
SIGNAL \Mult1~59\ : std_logic;
SIGNAL \Mult1~60\ : std_logic;
SIGNAL \Mult1~61\ : std_logic;
SIGNAL \Mult1~62\ : std_logic;
SIGNAL \Mult1~63\ : std_logic;
SIGNAL \Mult1~64\ : std_logic;
SIGNAL \Mult1~65\ : std_logic;
SIGNAL \Mult1~66\ : std_logic;
SIGNAL \Mult1~67\ : std_logic;
SIGNAL \Mult1~68\ : std_logic;
SIGNAL \Mult1~69\ : std_logic;
SIGNAL \Mult1~70\ : std_logic;
SIGNAL \Mult1~71\ : std_logic;
SIGNAL \Mult2~44\ : std_logic;
SIGNAL \Mult2~45\ : std_logic;
SIGNAL \Mult2~46\ : std_logic;
SIGNAL \Mult2~47\ : std_logic;
SIGNAL \Mult2~48\ : std_logic;
SIGNAL \Mult2~49\ : std_logic;
SIGNAL \Mult2~50\ : std_logic;
SIGNAL \Mult2~51\ : std_logic;
SIGNAL \Mult2~52\ : std_logic;
SIGNAL \Mult2~53\ : std_logic;
SIGNAL \Mult2~54\ : std_logic;
SIGNAL \Mult2~55\ : std_logic;
SIGNAL \Mult2~56\ : std_logic;
SIGNAL \Mult2~57\ : std_logic;
SIGNAL \Mult2~58\ : std_logic;
SIGNAL \Mult2~59\ : std_logic;
SIGNAL \Mult2~60\ : std_logic;
SIGNAL \Mult2~61\ : std_logic;
SIGNAL \Mult2~62\ : std_logic;
SIGNAL \Mult2~63\ : std_logic;
SIGNAL \Mult2~64\ : std_logic;
SIGNAL \Mult2~65\ : std_logic;
SIGNAL \Mult2~66\ : std_logic;
SIGNAL \Mult2~67\ : std_logic;
SIGNAL \Mult2~68\ : std_logic;
SIGNAL \Mult2~69\ : std_logic;
SIGNAL \Mult2~70\ : std_logic;
SIGNAL \Mult2~71\ : std_logic;
SIGNAL \Mult2~72\ : std_logic;
SIGNAL \Mult2~73\ : std_logic;
SIGNAL \Mult2~74\ : std_logic;
SIGNAL \Mult2~75\ : std_logic;
SIGNAL \Mult2~419\ : std_logic;
SIGNAL \Mult2~420\ : std_logic;
SIGNAL \Mult2~421\ : std_logic;
SIGNAL \Mult2~422\ : std_logic;
SIGNAL \Mult2~423\ : std_logic;
SIGNAL \Mult2~424\ : std_logic;
SIGNAL \Mult2~425\ : std_logic;
SIGNAL \Mult2~426\ : std_logic;
SIGNAL \Mult2~427\ : std_logic;
SIGNAL \Mult2~428\ : std_logic;
SIGNAL \Mult2~429\ : std_logic;
SIGNAL \Mult2~430\ : std_logic;
SIGNAL \Mult2~431\ : std_logic;
SIGNAL \Mult2~432\ : std_logic;
SIGNAL \Mult2~433\ : std_logic;
SIGNAL \Mult2~434\ : std_logic;
SIGNAL \Mult2~435\ : std_logic;
SIGNAL \Mult2~436\ : std_logic;
SIGNAL \Mult2~437\ : std_logic;
SIGNAL \Mult2~438\ : std_logic;
SIGNAL \Mult2~439\ : std_logic;
SIGNAL \Mult2~440\ : std_logic;
SIGNAL \Mult2~441\ : std_logic;
SIGNAL \Mult2~442\ : std_logic;
SIGNAL \Mult2~443\ : std_logic;
SIGNAL \Mult2~444\ : std_logic;
SIGNAL \Mult2~445\ : std_logic;
SIGNAL \Mult2~446\ : std_logic;
SIGNAL \Mult2~447\ : std_logic;
SIGNAL \Mult2~448\ : std_logic;
SIGNAL \Mult2~449\ : std_logic;
SIGNAL \Mult2~450\ : std_logic;
SIGNAL \Mult2~451\ : std_logic;
SIGNAL \Mult2~452\ : std_logic;
SIGNAL \Mult2~453\ : std_logic;
SIGNAL \Mult2~454\ : std_logic;
SIGNAL \Mult2~455\ : std_logic;
SIGNAL \Mult2~456\ : std_logic;
SIGNAL \Mult2~457\ : std_logic;
SIGNAL \Mult2~458\ : std_logic;
SIGNAL \Mult2~459\ : std_logic;
SIGNAL \Mult2~460\ : std_logic;
SIGNAL \Mult2~461\ : std_logic;
SIGNAL \Mult2~462\ : std_logic;
SIGNAL \Mult2~463\ : std_logic;
SIGNAL \Mult2~464\ : std_logic;
SIGNAL \Mult2~465\ : std_logic;
SIGNAL \Mult2~466\ : std_logic;
SIGNAL \Mult2~467\ : std_logic;
SIGNAL \Mult2~468\ : std_logic;
SIGNAL \Mult0~671\ : std_logic;
SIGNAL \Mult0~672\ : std_logic;
SIGNAL \Mult0~673\ : std_logic;
SIGNAL \Mult0~674\ : std_logic;
SIGNAL \Mult0~675\ : std_logic;
SIGNAL \Mult0~676\ : std_logic;
SIGNAL \Mult0~677\ : std_logic;
SIGNAL \Mult0~678\ : std_logic;
SIGNAL \Mult0~679\ : std_logic;
SIGNAL \Mult0~680\ : std_logic;
SIGNAL \Mult0~8\ : std_logic;
SIGNAL \Mult0~9\ : std_logic;
SIGNAL \Mult0~10\ : std_logic;
SIGNAL \Mult0~11\ : std_logic;
SIGNAL \Mult0~12\ : std_logic;
SIGNAL \Mult0~13\ : std_logic;
SIGNAL \Mult0~14\ : std_logic;
SIGNAL \Mult0~15\ : std_logic;
SIGNAL \Mult0~16\ : std_logic;
SIGNAL \Mult0~17\ : std_logic;
SIGNAL \Mult0~18\ : std_logic;
SIGNAL \Mult0~19\ : std_logic;
SIGNAL \Mult0~20\ : std_logic;
SIGNAL \Mult0~21\ : std_logic;
SIGNAL \Mult0~22\ : std_logic;
SIGNAL \Mult0~23\ : std_logic;
SIGNAL \Mult0~24\ : std_logic;
SIGNAL \Mult0~25\ : std_logic;
SIGNAL \Mult0~26\ : std_logic;
SIGNAL \Mult0~27\ : std_logic;
SIGNAL \Mult0~28\ : std_logic;
SIGNAL \Mult0~29\ : std_logic;
SIGNAL \Mult0~30\ : std_logic;
SIGNAL \Mult0~31\ : std_logic;
SIGNAL \Mult0~32\ : std_logic;
SIGNAL \Mult0~33\ : std_logic;
SIGNAL \Mult0~34\ : std_logic;
SIGNAL \Mult0~35\ : std_logic;
SIGNAL \Mult0~36\ : std_logic;
SIGNAL \Mult0~37\ : std_logic;
SIGNAL \Mult0~38\ : std_logic;
SIGNAL \Mult0~39\ : std_logic;
SIGNAL \Mult0~40\ : std_logic;
SIGNAL \Mult0~41\ : std_logic;
SIGNAL \Mult0~42\ : std_logic;
SIGNAL \Mult0~43\ : std_logic;
SIGNAL \Mult0~44\ : std_logic;
SIGNAL \Mult0~45\ : std_logic;
SIGNAL \Mult0~46\ : std_logic;
SIGNAL \Mult0~47\ : std_logic;
SIGNAL \Mult0~48\ : std_logic;
SIGNAL \Mult0~352\ : std_logic;
SIGNAL \Mult0~353\ : std_logic;
SIGNAL \Mult0~354\ : std_logic;
SIGNAL \Mult0~355\ : std_logic;
SIGNAL \Mult0~356\ : std_logic;
SIGNAL \Mult0~357\ : std_logic;
SIGNAL \Mult0~358\ : std_logic;
SIGNAL \Mult0~359\ : std_logic;
SIGNAL \Mult0~360\ : std_logic;
SIGNAL \Mult0~361\ : std_logic;
SIGNAL \Mult0~362\ : std_logic;
SIGNAL \Mult0~363\ : std_logic;
SIGNAL \Mult0~364\ : std_logic;
SIGNAL \Mult0~365\ : std_logic;
SIGNAL \Mult0~366\ : std_logic;
SIGNAL \Mult0~367\ : std_logic;
SIGNAL \Mult0~368\ : std_logic;
SIGNAL \Mult0~369\ : std_logic;
SIGNAL \Mult0~370\ : std_logic;
SIGNAL \Mult0~371\ : std_logic;
SIGNAL \Mult0~372\ : std_logic;
SIGNAL \Mult0~373\ : std_logic;
SIGNAL \Mult0~374\ : std_logic;
SIGNAL \Mult0~375\ : std_logic;
SIGNAL \Mult0~376\ : std_logic;
SIGNAL \Mult0~377\ : std_logic;
SIGNAL \Mult0~378\ : std_logic;
SIGNAL \Mult0~379\ : std_logic;
SIGNAL \Mult0~380\ : std_logic;
SIGNAL \Mult0~381\ : std_logic;
SIGNAL \Mult0~382\ : std_logic;
SIGNAL \Mult0~383\ : std_logic;
SIGNAL \Mult0~384\ : std_logic;
SIGNAL \Mult0~385\ : std_logic;
SIGNAL \Mult0~386\ : std_logic;
SIGNAL \Mult0~387\ : std_logic;
SIGNAL \Mult0~388\ : std_logic;
SIGNAL \Mult0~389\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \A[5]~input_o\ : std_logic;
SIGNAL \A[6]~input_o\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \B[5]~input_o\ : std_logic;
SIGNAL \B[6]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputCLKENA0_outclk\ : std_logic;
SIGNAL \SEL1[2]~input_o\ : std_logic;
SIGNAL \SEL1[1]~input_o\ : std_logic;
SIGNAL \SEL1[0]~input_o\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \TEMPSUB[0]~0_combout\ : std_logic;
SIGNAL \MODE~input_o\ : std_logic;
SIGNAL \TEMPSUB[0]~1_combout\ : std_logic;
SIGNAL \Mult4~8_resulta\ : std_logic;
SIGNAL \TEMPMUL[0]~0_combout\ : std_logic;
SIGNAL \TEMPMUL[0]~1_combout\ : std_logic;
SIGNAL \TEMPADD[0]~0_combout\ : std_logic;
SIGNAL \SUM[0]~4_combout\ : std_logic;
SIGNAL \SEL2[3]~input_o\ : std_logic;
SIGNAL \SEL2[2]~input_o\ : std_logic;
SIGNAL \SEL2[1]~input_o\ : std_logic;
SIGNAL \SUM[1]~77_combout\ : std_logic;
SIGNAL \SEL2[0]~input_o\ : std_logic;
SIGNAL \Mux495~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[9]~9_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[10]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~7_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~13_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~12_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[24]~11_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~10_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Mux395~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[10]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[13]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[9]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[29]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[29]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[29]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~10_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Mux355~0_combout\ : std_logic;
SIGNAL \Add7~1_sumout\ : std_logic;
SIGNAL \Mux375~0_combout\ : std_logic;
SIGNAL \SUM[0]~1_combout\ : std_logic;
SIGNAL \Mult3~8_resulta\ : std_logic;
SIGNAL \Mux435~0_combout\ : std_logic;
SIGNAL \Mux455~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[0]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[8]~1_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[8]~3_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[7]~7_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[15]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[14]~11_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[24]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[24]~5_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[23]~9_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~14_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[32]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[31]~10_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[30]~13_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[29]~15_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~16_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~34_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~30_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~10_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Mux475~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[10]~14_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~11_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~12_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~20_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[9]~13_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~7_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~5_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~17_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[29]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[29]~3_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[29]~16_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[37]~15_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~10_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Mux415~0_combout\ : std_logic;
SIGNAL \SUM[0]~0_combout\ : std_logic;
SIGNAL \SUM[0]~2_combout\ : std_logic;
SIGNAL \TEMPDIV[0]~0_combout\ : std_logic;
SIGNAL \TEMPDIV[0]~1_combout\ : std_logic;
SIGNAL \PECAHAN_BULAT[0]~0_combout\ : std_logic;
SIGNAL \PECAHAN_KOMA[0]~0_combout\ : std_logic;
SIGNAL \Add4~1_sumout\ : std_logic;
SIGNAL \Mux301~0_combout\ : std_logic;
SIGNAL \SQRTROOT[18]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \SQRTROOT[18]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~1_sumout\ : std_logic;
SIGNAL \Add5~2\ : std_logic;
SIGNAL \Add5~5_sumout\ : std_logic;
SIGNAL \Mux268~0_combout\ : std_logic;
SIGNAL \Add5~6\ : std_logic;
SIGNAL \Add5~9_sumout\ : std_logic;
SIGNAL \Add5~10\ : std_logic;
SIGNAL \Add5~13_sumout\ : std_logic;
SIGNAL \Mux266~0_combout\ : std_logic;
SIGNAL \Add5~14\ : std_logic;
SIGNAL \Add5~17_sumout\ : std_logic;
SIGNAL \Add5~18\ : std_logic;
SIGNAL \Add5~21_sumout\ : std_logic;
SIGNAL \Add5~22\ : std_logic;
SIGNAL \Add5~25_sumout\ : std_logic;
SIGNAL \Add5~26\ : std_logic;
SIGNAL \Add5~29_sumout\ : std_logic;
SIGNAL \Add5~30\ : std_logic;
SIGNAL \Add5~33_sumout\ : std_logic;
SIGNAL \Add5~34\ : std_logic;
SIGNAL \Add5~37_sumout\ : std_logic;
SIGNAL \Add5~38\ : std_logic;
SIGNAL \Add5~41_sumout\ : std_logic;
SIGNAL \Add5~42\ : std_logic;
SIGNAL \Add5~45_sumout\ : std_logic;
SIGNAL \Add5~46\ : std_logic;
SIGNAL \Add5~49_sumout\ : std_logic;
SIGNAL \Add5~50\ : std_logic;
SIGNAL \Add5~53_sumout\ : std_logic;
SIGNAL \Add5~54\ : std_logic;
SIGNAL \Add5~57_sumout\ : std_logic;
SIGNAL \Add5~58\ : std_logic;
SIGNAL \Add5~61_sumout\ : std_logic;
SIGNAL \Add5~62\ : std_logic;
SIGNAL \Add5~65_sumout\ : std_logic;
SIGNAL \Add5~66\ : std_logic;
SIGNAL \Add5~69_sumout\ : std_logic;
SIGNAL \Add5~70\ : std_logic;
SIGNAL \Add5~73_sumout\ : std_logic;
SIGNAL \SQRTROOT[18]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[19]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \SQRTROOT[19]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~74\ : std_logic;
SIGNAL \Add5~77_sumout\ : std_logic;
SIGNAL \SQRTROOT[19]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[20]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~78\ : std_logic;
SIGNAL \Add5~81_sumout\ : std_logic;
SIGNAL \SQRTROOT[20]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[21]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~82\ : std_logic;
SIGNAL \Add5~85_sumout\ : std_logic;
SIGNAL \SQRTROOT[21]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[22]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~86\ : std_logic;
SIGNAL \Add5~89_sumout\ : std_logic;
SIGNAL \SQRTROOT[22]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[23]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~90\ : std_logic;
SIGNAL \Add5~93_sumout\ : std_logic;
SIGNAL \SQRTROOT[23]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[24]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~94\ : std_logic;
SIGNAL \Add5~97_sumout\ : std_logic;
SIGNAL \SQRTROOT[24]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[25]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~98\ : std_logic;
SIGNAL \Add5~101_sumout\ : std_logic;
SIGNAL \SQRTROOT[25]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[26]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~102\ : std_logic;
SIGNAL \Add5~105_sumout\ : std_logic;
SIGNAL \SQRTROOT[26]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[27]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~106\ : std_logic;
SIGNAL \Add5~109_sumout\ : std_logic;
SIGNAL \SQRTROOT[27]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[28]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~110\ : std_logic;
SIGNAL \Add5~113_sumout\ : std_logic;
SIGNAL \SQRTROOT[28]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[29]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~114\ : std_logic;
SIGNAL \Add5~117_sumout\ : std_logic;
SIGNAL \SQRTROOT[29]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[30]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~118\ : std_logic;
SIGNAL \Add5~121_sumout\ : std_logic;
SIGNAL \SQRTROOT[30]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SQRTROOT[31]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~122\ : std_logic;
SIGNAL \Add5~125_sumout\ : std_logic;
SIGNAL \SQRTROOT[31]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~418\ : std_logic;
SIGNAL \Mult2~43\ : std_logic;
SIGNAL \Mult2~42\ : std_logic;
SIGNAL \Mult2~417\ : std_logic;
SIGNAL \Mult2~41\ : std_logic;
SIGNAL \Mult2~416\ : std_logic;
SIGNAL \Mult2~415\ : std_logic;
SIGNAL \Mult2~40\ : std_logic;
SIGNAL \Mult2~39\ : std_logic;
SIGNAL \Mult2~414\ : std_logic;
SIGNAL \Mult2~38\ : std_logic;
SIGNAL \Mult2~413\ : std_logic;
SIGNAL \Mult2~37\ : std_logic;
SIGNAL \Mult2~412\ : std_logic;
SIGNAL \Mult2~411\ : std_logic;
SIGNAL \Mult2~36\ : std_logic;
SIGNAL \Mult2~410\ : std_logic;
SIGNAL \Mult2~35\ : std_logic;
SIGNAL \Mult2~34\ : std_logic;
SIGNAL \Mult2~409\ : std_logic;
SIGNAL \Mult2~33\ : std_logic;
SIGNAL \Mult2~408\ : std_logic;
SIGNAL \Mult2~32\ : std_logic;
SIGNAL \Mult2~407\ : std_logic;
SIGNAL \Mult2~31\ : std_logic;
SIGNAL \Mult2~406\ : std_logic;
SIGNAL \Mult2~405_resulta\ : std_logic;
SIGNAL \Mult2~30\ : std_logic;
SIGNAL \Mult2~371\ : std_logic;
SIGNAL \Mult2~387\ : std_logic;
SIGNAL \Mult2~391\ : std_logic;
SIGNAL \Mult2~395\ : std_logic;
SIGNAL \Mult2~383\ : std_logic;
SIGNAL \Mult2~379\ : std_logic;
SIGNAL \Mult2~375\ : std_logic;
SIGNAL \Mult2~347\ : std_logic;
SIGNAL \Mult2~363\ : std_logic;
SIGNAL \Mult2~359\ : std_logic;
SIGNAL \Mult2~355\ : std_logic;
SIGNAL \Mult2~351\ : std_logic;
SIGNAL \Mult2~367\ : std_logic;
SIGNAL \Mult2~1_sumout\ : std_logic;
SIGNAL \Mux134~0_combout\ : std_logic;
SIGNAL \TEMPROOT[31]~0_combout\ : std_logic;
SIGNAL \Mult2~12_resulta\ : std_logic;
SIGNAL \Mux165~0_combout\ : std_logic;
SIGNAL \Mult2~25\ : std_logic;
SIGNAL \Mult2~26\ : std_logic;
SIGNAL \TEMPROOT[14]~feeder_combout\ : std_logic;
SIGNAL \Mult2~23\ : std_logic;
SIGNAL \Mult2~27\ : std_logic;
SIGNAL \Mult2~24\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Mult2~28\ : std_logic;
SIGNAL \Mult2~386_sumout\ : std_logic;
SIGNAL \Mult2~29\ : std_logic;
SIGNAL \TEMPROOT[17]~feeder_combout\ : std_logic;
SIGNAL \Mult2~390_sumout\ : std_logic;
SIGNAL \Mult2~16\ : std_logic;
SIGNAL \Mult2~394_sumout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Mult2~358_sumout\ : std_logic;
SIGNAL \Mult2~354_sumout\ : std_logic;
SIGNAL \Mult2~362_sumout\ : std_logic;
SIGNAL \Mult2~19\ : std_logic;
SIGNAL \Mult2~22\ : std_logic;
SIGNAL \Mult2~350_sumout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Mult2~370_sumout\ : std_logic;
SIGNAL \Mult2~382_sumout\ : std_logic;
SIGNAL \Mult2~366_sumout\ : std_logic;
SIGNAL \Mult2~378_sumout\ : std_logic;
SIGNAL \Mult2~18\ : std_logic;
SIGNAL \Mult2~374_sumout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Mult2~17\ : std_logic;
SIGNAL \Mult2~13\ : std_logic;
SIGNAL \TEMPROOT[1]~feeder_combout\ : std_logic;
SIGNAL \Mult2~21\ : std_logic;
SIGNAL \Mult2~14\ : std_logic;
SIGNAL \Mult2~346_sumout\ : std_logic;
SIGNAL \Mult2~15\ : std_logic;
SIGNAL \Mult2~20\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \TEMPROOT2[0]~0_combout\ : std_logic;
SIGNAL \Mult1~8_resulta\ : std_logic;
SIGNAL \TEMPPOW[0]~0_combout\ : std_logic;
SIGNAL \TEMPPOW[0]~1_combout\ : std_logic;
SIGNAL \SUM[0]~3_combout\ : std_logic;
SIGNAL \SUM[0]~5_combout\ : std_logic;
SIGNAL \SUM[1]~6_combout\ : std_logic;
SIGNAL \SUM[0]~reg0_q\ : std_logic;
SIGNAL \Add4~2\ : std_logic;
SIGNAL \Add4~5_sumout\ : std_logic;
SIGNAL \Mux300~0_combout\ : std_logic;
SIGNAL \Mult1~9\ : std_logic;
SIGNAL \Mux184~0_combout\ : std_logic;
SIGNAL \Mux132~0_combout\ : std_logic;
SIGNAL \SUM[1]~7_combout\ : std_logic;
SIGNAL \Add7~2\ : std_logic;
SIGNAL \Add7~5_sumout\ : std_logic;
SIGNAL \C_TO_K[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \C_TO_R[1]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~1_wirecell_combout\ : std_logic;
SIGNAL \MS_TO_KMH[1]~1_combout\ : std_logic;
SIGNAL \SUM[1]~10_combout\ : std_logic;
SIGNAL \Mult4~9\ : std_logic;
SIGNAL \VOLT[9]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~1_wirecell_combout\ : std_logic;
SIGNAL \C_TO_F[1]~0_combout\ : std_logic;
SIGNAL \Mux474~0_combout\ : std_logic;
SIGNAL \DEBIT[1]~0_combout\ : std_logic;
SIGNAL \DISTANCE[1]~0_combout\ : std_logic;
SIGNAL \Mult3~9\ : std_logic;
SIGNAL \H_TO_S[1]~feeder_combout\ : std_logic;
SIGNAL \H_TO_S[1]~0_combout\ : std_logic;
SIGNAL \SUM[1]~9_combout\ : std_logic;
SIGNAL \SUM[1]~11_combout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \SUM[1]~8_combout\ : std_logic;
SIGNAL \SUM[1]~12_combout\ : std_logic;
SIGNAL \SUM[1]~reg0_q\ : std_logic;
SIGNAL \Mult1~10\ : std_logic;
SIGNAL \Mux183~0_combout\ : std_logic;
SIGNAL \Mux131~0_combout\ : std_logic;
SIGNAL \Add4~6\ : std_logic;
SIGNAL \Add4~9_sumout\ : std_logic;
SIGNAL \SUM[2]~13_combout\ : std_logic;
SIGNAL \Mult3~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\ : std_logic;
SIGNAL \Mux473~0_combout\ : std_logic;
SIGNAL \Mult4~10\ : std_logic;
SIGNAL \SUM[2]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~1_wirecell_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\ : std_logic;
SIGNAL \Add7~6\ : std_logic;
SIGNAL \Add7~9_sumout\ : std_logic;
SIGNAL \SUM[2]~16_combout\ : std_logic;
SIGNAL \SUM[2]~17_combout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \SUM[2]~14_combout\ : std_logic;
SIGNAL \SUM[2]~18_combout\ : std_logic;
SIGNAL \SUM[2]~reg0_q\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\ : std_logic;
SIGNAL \Add7~10\ : std_logic;
SIGNAL \Add7~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~1_wirecell_combout\ : std_logic;
SIGNAL \SUM[3]~22_combout\ : std_logic;
SIGNAL \Mux472~0_combout\ : std_logic;
SIGNAL \Mult3~11\ : std_logic;
SIGNAL \H_TO_S[3]~feeder_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~1_wirecell_combout\ : std_logic;
SIGNAL \Mult4~11\ : std_logic;
SIGNAL \SUM[3]~21_combout\ : std_logic;
SIGNAL \SUM[3]~23_combout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \SUM[3]~20_combout\ : std_logic;
SIGNAL \Mux130~0_combout\ : std_logic;
SIGNAL \Add4~10\ : std_logic;
SIGNAL \Add4~13_sumout\ : std_logic;
SIGNAL \Mux298~0_combout\ : std_logic;
SIGNAL \Mult1~11\ : std_logic;
SIGNAL \Mux182~0_combout\ : std_logic;
SIGNAL \SUM[3]~19_combout\ : std_logic;
SIGNAL \SUM[3]~24_combout\ : std_logic;
SIGNAL \SUM[3]~reg0_q\ : std_logic;
SIGNAL \Mult1~12\ : std_logic;
SIGNAL \Mux181~0_combout\ : std_logic;
SIGNAL \Add4~14\ : std_logic;
SIGNAL \Add4~17_sumout\ : std_logic;
SIGNAL \Mux129~0_combout\ : std_logic;
SIGNAL \SUM[4]~25_combout\ : std_logic;
SIGNAL \Mult3~12\ : std_logic;
SIGNAL \H_TO_S[4]~feeder_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \Mult4~12\ : std_logic;
SIGNAL \Mux471~0_combout\ : std_logic;
SIGNAL \SUM[4]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\ : std_logic;
SIGNAL \Add7~14\ : std_logic;
SIGNAL \Add7~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\ : std_logic;
SIGNAL \SUM[4]~28_combout\ : std_logic;
SIGNAL \SUM[4]~29_combout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \SUM[4]~26_combout\ : std_logic;
SIGNAL \SUM[4]~30_combout\ : std_logic;
SIGNAL \SUM[4]~reg0_q\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~1_wirecell_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~1_wirecell_combout\ : std_logic;
SIGNAL \Add7~18\ : std_logic;
SIGNAL \Add7~21_sumout\ : std_logic;
SIGNAL \SUM[5]~34_combout\ : std_logic;
SIGNAL \Mult4~13\ : std_logic;
SIGNAL \Mux470~0_combout\ : std_logic;
SIGNAL \DEBIT[5]~feeder_combout\ : std_logic;
SIGNAL \Mult3~13\ : std_logic;
SIGNAL \H_TO_S[5]~feeder_combout\ : std_logic;
SIGNAL \SUM[5]~33_combout\ : std_logic;
SIGNAL \SUM[5]~35_combout\ : std_logic;
SIGNAL \Mult1~13\ : std_logic;
SIGNAL \Mux180~0_combout\ : std_logic;
SIGNAL \Mux128~0_combout\ : std_logic;
SIGNAL \Add4~18\ : std_logic;
SIGNAL \Add4~21_sumout\ : std_logic;
SIGNAL \SUM[5]~31_combout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \SUM[5]~32_combout\ : std_logic;
SIGNAL \SUM[5]~36_combout\ : std_logic;
SIGNAL \SUM[5]~reg0_q\ : std_logic;
SIGNAL \Add7~22\ : std_logic;
SIGNAL \Add7~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\ : std_logic;
SIGNAL \SUM[6]~40_combout\ : std_logic;
SIGNAL \Mult3~14\ : std_logic;
SIGNAL \H_TO_S[6]~feeder_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \Mult4~14\ : std_logic;
SIGNAL \Mux469~0_combout\ : std_logic;
SIGNAL \SUM[6]~39_combout\ : std_logic;
SIGNAL \SUM[6]~41_combout\ : std_logic;
SIGNAL \Mux127~0_combout\ : std_logic;
SIGNAL \Add4~22\ : std_logic;
SIGNAL \Add4~25_sumout\ : std_logic;
SIGNAL \Mult1~14\ : std_logic;
SIGNAL \Mux179~0_combout\ : std_logic;
SIGNAL \SUM[6]~37_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \SUM[6]~38_combout\ : std_logic;
SIGNAL \SUM[6]~42_combout\ : std_logic;
SIGNAL \SUM[6]~reg0_q\ : std_logic;
SIGNAL \Mux495~0_combout\ : std_logic;
SIGNAL \Mult4~15\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~1_wirecell_combout\ : std_logic;
SIGNAL \Add8~1_combout\ : std_logic;
SIGNAL \Mult3~15\ : std_logic;
SIGNAL \Mux328~0_combout\ : std_logic;
SIGNAL \Add7~26\ : std_logic;
SIGNAL \Add7~29_sumout\ : std_logic;
SIGNAL \Mux328~1_combout\ : std_logic;
SIGNAL \SUM[7]~45_combout\ : std_logic;
SIGNAL \Mult1~15\ : std_logic;
SIGNAL \Mux178~0_combout\ : std_logic;
SIGNAL \SUM[7]~43_combout\ : std_logic;
SIGNAL \Add4~26\ : std_logic;
SIGNAL \Add4~29_sumout\ : std_logic;
SIGNAL \SUM[7]~44_combout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \SUM[7]~102_combout\ : std_logic;
SIGNAL \SUM[7]~reg0_q\ : std_logic;
SIGNAL \Mult4~16\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~1_wirecell_combout\ : std_logic;
SIGNAL \Mult3~16\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \Mux327~0_combout\ : std_logic;
SIGNAL \Mux367~0_combout\ : std_logic;
SIGNAL \Mux327~1_combout\ : std_logic;
SIGNAL \SUM[8]~47_combout\ : std_logic;
SIGNAL \Mult1~16\ : std_logic;
SIGNAL \Mux177~0_combout\ : std_logic;
SIGNAL \Add4~30\ : std_logic;
SIGNAL \Add4~33_sumout\ : std_logic;
SIGNAL \SUM[8]~46_combout\ : std_logic;
SIGNAL \SUM[8]~98_combout\ : std_logic;
SIGNAL \SUM[8]~reg0_q\ : std_logic;
SIGNAL \Mult4~17\ : std_logic;
SIGNAL \SUM[9]~49_combout\ : std_logic;
SIGNAL \Mult3~17\ : std_logic;
SIGNAL \Mux426~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~1_wirecell_combout\ : std_logic;
SIGNAL \Add8~3_combout\ : std_logic;
SIGNAL \SUM[9]~48_combout\ : std_logic;
SIGNAL \MS_TO_KMH[1]~0_combout\ : std_logic;
SIGNAL \Add4~34\ : std_logic;
SIGNAL \Add4~37_sumout\ : std_logic;
SIGNAL \Mult1~17\ : std_logic;
SIGNAL \Mux176~0_combout\ : std_logic;
SIGNAL \SUM[9]~94_combout\ : std_logic;
SIGNAL \SUM[9]~50_combout\ : std_logic;
SIGNAL \Mux486~0_combout\ : std_logic;
SIGNAL \SUM[9]~51_combout\ : std_logic;
SIGNAL \SUM[9]~reg0_q\ : std_logic;
SIGNAL \Mult4~18\ : std_logic;
SIGNAL \SUM[10]~53_combout\ : std_logic;
SIGNAL \Mult1~18\ : std_logic;
SIGNAL \Mux175~0_combout\ : std_logic;
SIGNAL \Add4~38\ : std_logic;
SIGNAL \Add4~41_sumout\ : std_logic;
SIGNAL \SUM[10]~90_combout\ : std_logic;
SIGNAL \Mux485~0_combout\ : std_logic;
SIGNAL \Mult3~18\ : std_logic;
SIGNAL \Mux425~0_combout\ : std_logic;
SIGNAL \SUM[10]~52_combout\ : std_logic;
SIGNAL \SUM[10]~54_combout\ : std_logic;
SIGNAL \SUM[10]~reg0_q\ : std_logic;
SIGNAL \Mult4~19\ : std_logic;
SIGNAL \SUM[11]~56_combout\ : std_logic;
SIGNAL \Add4~42\ : std_logic;
SIGNAL \Add4~45_sumout\ : std_logic;
SIGNAL \Mult1~19\ : std_logic;
SIGNAL \Mux174~0_combout\ : std_logic;
SIGNAL \SUM[11]~86_combout\ : std_logic;
SIGNAL \Mult3~19\ : std_logic;
SIGNAL \Mux424~0_combout\ : std_logic;
SIGNAL \SUM[11]~55_combout\ : std_logic;
SIGNAL \Mux484~0_combout\ : std_logic;
SIGNAL \SUM[11]~57_combout\ : std_logic;
SIGNAL \SUM[11]~reg0_q\ : std_logic;
SIGNAL \Mult3~20\ : std_logic;
SIGNAL \Mux423~0_combout\ : std_logic;
SIGNAL \SUM[12]~58_combout\ : std_logic;
SIGNAL \Add4~46\ : std_logic;
SIGNAL \Add4~49_sumout\ : std_logic;
SIGNAL \Mult4~20\ : std_logic;
SIGNAL \Mult1~20\ : std_logic;
SIGNAL \Mux173~0_combout\ : std_logic;
SIGNAL \SUM[12]~82_combout\ : std_logic;
SIGNAL \SUM[12]~59_combout\ : std_logic;
SIGNAL \Mux483~0_combout\ : std_logic;
SIGNAL \SUM[12]~60_combout\ : std_logic;
SIGNAL \SUM[12]~reg0_q\ : std_logic;
SIGNAL \Mult4~21\ : std_logic;
SIGNAL \SUM[13]~62_combout\ : std_logic;
SIGNAL \Add4~50\ : std_logic;
SIGNAL \Add4~53_sumout\ : std_logic;
SIGNAL \Mult1~21\ : std_logic;
SIGNAL \Mux172~0_combout\ : std_logic;
SIGNAL \SUM[13]~78_combout\ : std_logic;
SIGNAL \Mult3~21\ : std_logic;
SIGNAL \Mux422~0_combout\ : std_logic;
SIGNAL \SUM[13]~61_combout\ : std_logic;
SIGNAL \Mux482~0_combout\ : std_logic;
SIGNAL \SUM[13]~63_combout\ : std_logic;
SIGNAL \SUM[13]~reg0_q\ : std_logic;
SIGNAL \SUM[14]~64_combout\ : std_logic;
SIGNAL \C_TO_R[1]~0_combout\ : std_logic;
SIGNAL \Add4~54\ : std_logic;
SIGNAL \Add4~57_sumout\ : std_logic;
SIGNAL \Mult3~22\ : std_logic;
SIGNAL \SUM[14]~65_combout\ : std_logic;
SIGNAL \SUM[14]~66_combout\ : std_logic;
SIGNAL \SUM[14]~67_combout\ : std_logic;
SIGNAL \SUM[14]~reg0_q\ : std_logic;
SIGNAL \Add4~58\ : std_logic;
SIGNAL \Add4~61_sumout\ : std_logic;
SIGNAL \Mult3~23\ : std_logic;
SIGNAL \SUM[15]~68_combout\ : std_logic;
SIGNAL \SUM[15]~69_combout\ : std_logic;
SIGNAL \SUM[15]~reg0_q\ : std_logic;
SIGNAL \Mult3~24\ : std_logic;
SIGNAL \SUM[16]~70_combout\ : std_logic;
SIGNAL \Add4~62\ : std_logic;
SIGNAL \Add4~65_sumout\ : std_logic;
SIGNAL \SUM[16]~71_combout\ : std_logic;
SIGNAL \SUM[16]~reg0_q\ : std_logic;
SIGNAL \Add4~66\ : std_logic;
SIGNAL \Add4~69_sumout\ : std_logic;
SIGNAL \Mult3~25\ : std_logic;
SIGNAL \SUM[17]~72_combout\ : std_logic;
SIGNAL \SUM[17]~73_combout\ : std_logic;
SIGNAL \SUM[17]~reg0_q\ : std_logic;
SIGNAL \Mult3~26\ : std_logic;
SIGNAL \SUM[18]~74_combout\ : std_logic;
SIGNAL \Add4~70\ : std_logic;
SIGNAL \Add4~73_sumout\ : std_logic;
SIGNAL \SUM[18]~75_combout\ : std_logic;
SIGNAL \SUM[18]~reg0_q\ : std_logic;
SIGNAL \Add4~74\ : std_logic;
SIGNAL \Add4~77_sumout\ : std_logic;
SIGNAL \SUM[19]~76_combout\ : std_logic;
SIGNAL \SUM[19]~reg0_q\ : std_logic;
SIGNAL \TEMPROOT2[0]~_wirecell_combout\ : std_logic;
SIGNAL \PECAHAN_BULAT[31]~feeder_combout\ : std_logic;
SIGNAL \Mult0~344\ : std_logic;
SIGNAL \Mult0~345\ : std_logic;
SIGNAL \Mult0~346\ : std_logic;
SIGNAL \Mult0~347\ : std_logic;
SIGNAL \Mult0~348\ : std_logic;
SIGNAL \Mult0~349\ : std_logic;
SIGNAL \Mult0~350\ : std_logic;
SIGNAL \Mult0~351\ : std_logic;
SIGNAL \Mult0~670\ : std_logic;
SIGNAL \Mult0~669\ : std_logic;
SIGNAL \Mult0~668\ : std_logic;
SIGNAL \Mult0~667\ : std_logic;
SIGNAL \Mult0~666\ : std_logic;
SIGNAL \Mult0~665\ : std_logic;
SIGNAL \Mult0~664\ : std_logic;
SIGNAL \Mult0~663\ : std_logic;
SIGNAL \Mult0~662\ : std_logic;
SIGNAL \Mult0~661\ : std_logic;
SIGNAL \Mult0~660\ : std_logic;
SIGNAL \Mult0~659\ : std_logic;
SIGNAL \Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \Mult0~343\ : std_logic;
SIGNAL \Mult0~342\ : std_logic;
SIGNAL \Mult0~341\ : std_logic;
SIGNAL \Mult0~340\ : std_logic;
SIGNAL \Mult0~339\ : std_logic;
SIGNAL \Mult0~338\ : std_logic;
SIGNAL \Mult0~337\ : std_logic;
SIGNAL \Mult0~336\ : std_logic;
SIGNAL \Mult0~335\ : std_logic;
SIGNAL \Mult0~334\ : std_logic;
SIGNAL \Mult0~333\ : std_logic;
SIGNAL \Mult0~332\ : std_logic;
SIGNAL \Mult0~331\ : std_logic;
SIGNAL \Mult0~330\ : std_logic;
SIGNAL \Mult0~329\ : std_logic;
SIGNAL \Mult0~328\ : std_logic;
SIGNAL \Mult0~327\ : std_logic;
SIGNAL \Mult0~326_resulta\ : std_logic;
SIGNAL \Add2~126\ : std_logic;
SIGNAL \Add2~122\ : std_logic;
SIGNAL \Add2~118\ : std_logic;
SIGNAL \Add2~114\ : std_logic;
SIGNAL \Add2~110\ : std_logic;
SIGNAL \Add2~106\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~38\ : std_logic;
SIGNAL \Add2~26\ : std_logic;
SIGNAL \Add2~34\ : std_logic;
SIGNAL \Add2~42\ : std_logic;
SIGNAL \Add2~46\ : std_logic;
SIGNAL \Add2~50\ : std_logic;
SIGNAL \Add2~54\ : std_logic;
SIGNAL \Add2~58\ : std_logic;
SIGNAL \Add2~62\ : std_logic;
SIGNAL \Add2~66\ : std_logic;
SIGNAL \Add2~70\ : std_logic;
SIGNAL \Add2~74\ : std_logic;
SIGNAL \Add2~78\ : std_logic;
SIGNAL \Add2~82\ : std_logic;
SIGNAL \Add2~86\ : std_logic;
SIGNAL \Add2~90\ : std_logic;
SIGNAL \Add2~94\ : std_logic;
SIGNAL \Add2~98\ : std_logic;
SIGNAL \Add2~102\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~10\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \Add2~101_sumout\ : std_logic;
SIGNAL \Add2~97_sumout\ : std_logic;
SIGNAL \Add2~93_sumout\ : std_logic;
SIGNAL \Add2~89_sumout\ : std_logic;
SIGNAL \Add2~85_sumout\ : std_logic;
SIGNAL \Add2~81_sumout\ : std_logic;
SIGNAL \Add2~77_sumout\ : std_logic;
SIGNAL \Add2~73_sumout\ : std_logic;
SIGNAL \Add2~69_sumout\ : std_logic;
SIGNAL \Add2~65_sumout\ : std_logic;
SIGNAL \Add2~61_sumout\ : std_logic;
SIGNAL \Add2~57_sumout\ : std_logic;
SIGNAL \Add2~53_sumout\ : std_logic;
SIGNAL \Add2~49_sumout\ : std_logic;
SIGNAL \Add2~45_sumout\ : std_logic;
SIGNAL \Add2~41_sumout\ : std_logic;
SIGNAL \Add2~33_sumout\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \Add2~37_sumout\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \Add2~105_sumout\ : std_logic;
SIGNAL \Add2~109_sumout\ : std_logic;
SIGNAL \Add2~113_sumout\ : std_logic;
SIGNAL \Add2~117_sumout\ : std_logic;
SIGNAL \Add2~121_sumout\ : std_logic;
SIGNAL \Add3~114\ : std_logic;
SIGNAL \Add3~110\ : std_logic;
SIGNAL \Add3~106\ : std_logic;
SIGNAL \Add3~102\ : std_logic;
SIGNAL \Add3~98\ : std_logic;
SIGNAL \Add3~18\ : std_logic;
SIGNAL \Add3~22\ : std_logic;
SIGNAL \Add3~26\ : std_logic;
SIGNAL \Add3~30\ : std_logic;
SIGNAL \Add3~34\ : std_logic;
SIGNAL \Add3~38\ : std_logic;
SIGNAL \Add3~42\ : std_logic;
SIGNAL \Add3~46\ : std_logic;
SIGNAL \Add3~50\ : std_logic;
SIGNAL \Add3~54\ : std_logic;
SIGNAL \Add3~58\ : std_logic;
SIGNAL \Add3~62\ : std_logic;
SIGNAL \Add3~66\ : std_logic;
SIGNAL \Add3~70\ : std_logic;
SIGNAL \Add3~74\ : std_logic;
SIGNAL \Add3~78\ : std_logic;
SIGNAL \Add3~82\ : std_logic;
SIGNAL \Add3~86\ : std_logic;
SIGNAL \Add3~90\ : std_logic;
SIGNAL \Add3~94\ : std_logic;
SIGNAL \Add3~14\ : std_logic;
SIGNAL \Add3~10\ : std_logic;
SIGNAL \Add3~6\ : std_logic;
SIGNAL \Add3~1_sumout\ : std_logic;
SIGNAL \Add3~5_sumout\ : std_logic;
SIGNAL \Add3~9_sumout\ : std_logic;
SIGNAL \Add3~13_sumout\ : std_logic;
SIGNAL \Add3~93_sumout\ : std_logic;
SIGNAL \Add3~89_sumout\ : std_logic;
SIGNAL \Add3~85_sumout\ : std_logic;
SIGNAL \Add3~81_sumout\ : std_logic;
SIGNAL \Add3~77_sumout\ : std_logic;
SIGNAL \Add3~73_sumout\ : std_logic;
SIGNAL \Add3~69_sumout\ : std_logic;
SIGNAL \Add3~65_sumout\ : std_logic;
SIGNAL \Add3~61_sumout\ : std_logic;
SIGNAL \Add3~57_sumout\ : std_logic;
SIGNAL \Add3~53_sumout\ : std_logic;
SIGNAL \Add3~49_sumout\ : std_logic;
SIGNAL \Add3~45_sumout\ : std_logic;
SIGNAL \Add3~41_sumout\ : std_logic;
SIGNAL \Add3~37_sumout\ : std_logic;
SIGNAL \Add3~33_sumout\ : std_logic;
SIGNAL \Add3~29_sumout\ : std_logic;
SIGNAL \Add3~25_sumout\ : std_logic;
SIGNAL \Add3~21_sumout\ : std_logic;
SIGNAL \Add3~17_sumout\ : std_logic;
SIGNAL \Add3~97_sumout\ : std_logic;
SIGNAL \Add3~101_sumout\ : std_logic;
SIGNAL \Add3~105_sumout\ : std_logic;
SIGNAL \Add3~109_sumout\ : std_logic;
SIGNAL \Add3~113_sumout\ : std_logic;
SIGNAL \Add2~125_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~126\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~122\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~118\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~114\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~110\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~106\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~86\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~82\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~78\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~90\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~94\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~98\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[10]~267_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[0]~268_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[10]~269_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[9]~257_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~266_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~270_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~271_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[19]~258_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~248_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~272_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[29]~259_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~249_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~239_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~260_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~250_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~240_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~212_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~265_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~273_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~256_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~261_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~251_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~238_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~241_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~213_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~201_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~202_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~264_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~274_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[59]~262_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~247_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~252_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~242_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~211_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~214_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~203_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~190_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~191_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~237_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~243_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~215_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~200_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~204_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~192_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~179_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~34_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~255_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~263_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~253_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~236_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~246_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~254_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[77]~244_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~210_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~216_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~205_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~189_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~193_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~181_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_32~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~38_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~34_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~245_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~217_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~199_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~206_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~194_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[83]~178_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[83]~182_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~38_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~209_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~218_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[95]~207_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~188_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~195_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~183_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~187_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~198_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~208_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~196_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~177_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~184_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~197_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[113]~185_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~161_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[109]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~186_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[120]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[119]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[119]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[131]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[137]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[137]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[149]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[147]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[145]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[159]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[159]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[158]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[157]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[157]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[156]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[155]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[155]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[154]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[167]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[166]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[166]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[165]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[164]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[164]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[163]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[162]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[162]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[168]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[168]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[177]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[177]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[176]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[175]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[175]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[174]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[173]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[173]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[172]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[171]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[171]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[186]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[186]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[185]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[184]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[184]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[183]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[182]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[182]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[181]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[180]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[180]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[195]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[195]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[193]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[193]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[192]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[191]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[191]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[190]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[189]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[189]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[204]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[204]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[203]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[202]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[202]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[201]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[200]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[200]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[199]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[198]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[198]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[213]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[213]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[212]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[211]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[211]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[210]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[209]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[209]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[208]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[207]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[207]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[222]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[222]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[221]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[220]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[220]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[219]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[218]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[218]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[217]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[216]~221_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[216]~222_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[231]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[231]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[230]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[229]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[229]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[228]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[227]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[227]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[226]~223_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[225]~230_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[225]~231_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[240]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[240]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[239]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[238]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[238]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[237]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[236]~220_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[236]~224_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[235]~232_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[234]~276_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[234]~277_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[258]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[249]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[249]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[248]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[247]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[247]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[246]~225_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[245]~229_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[245]~233_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[244]~278_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[243]~282_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[243]~283_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[258]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[257]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[256]~219_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[256]~226_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[255]~234_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[254]~275_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[254]~279_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[253]~284_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[252]~286_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[252]~287_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[267]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[267]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[266]~227_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[265]~228_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[265]~235_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[264]~280_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[263]~281_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[263]~285_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[262]~288_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[261]~289_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[261]~290_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~42_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~38_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~34_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \PECAHAN_KOMA[0]~1_combout\ : std_logic;
SIGNAL \PECAHAN_KOMA[0]~_wirecell_combout\ : std_logic;
SIGNAL \SUM2[0]~0_combout\ : std_logic;
SIGNAL \SUM2[0]~reg0_q\ : std_logic;
SIGNAL \TEMPROOT2[1]~_wirecell_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[1]~0_combout\ : std_logic;
SIGNAL \SUM2[1]~reg0_q\ : std_logic;
SIGNAL \SUM2[2]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[2]~1_combout\ : std_logic;
SIGNAL \SUM2[2]~reg0_q\ : std_logic;
SIGNAL \TEMPROOT2[3]~_wirecell_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[3]~2_combout\ : std_logic;
SIGNAL \SUM2[3]~reg0_q\ : std_logic;
SIGNAL \SUM2[4]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[4]~3_combout\ : std_logic;
SIGNAL \SUM2[4]~reg0_q\ : std_logic;
SIGNAL \SUM2[5]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[5]~4_combout\ : std_logic;
SIGNAL \SUM2[5]~reg0_q\ : std_logic;
SIGNAL \SUM2[6]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[6]~5_combout\ : std_logic;
SIGNAL \SUM2[6]~reg0_q\ : std_logic;
SIGNAL \SUM2[7]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[7]~6_combout\ : std_logic;
SIGNAL \SUM2[7]~reg0_q\ : std_logic;
SIGNAL \SUM2[8]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[8]~7_combout\ : std_logic;
SIGNAL \SUM2[8]~reg0_q\ : std_logic;
SIGNAL \SUM2[9]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[9]~8_combout\ : std_logic;
SIGNAL \SUM2[9]~reg0_q\ : std_logic;
SIGNAL \SUM2[10]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[10]~9_combout\ : std_logic;
SIGNAL \SUM2[10]~reg0_q\ : std_logic;
SIGNAL \SUM2[11]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[11]~10_combout\ : std_logic;
SIGNAL \SUM2[11]~reg0_q\ : std_logic;
SIGNAL \SUM2[12]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[12]~11_combout\ : std_logic;
SIGNAL \SUM2[12]~reg0_q\ : std_logic;
SIGNAL \SUM2[13]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[13]~12_combout\ : std_logic;
SIGNAL \SUM2[13]~reg0_q\ : std_logic;
SIGNAL \SUM2[14]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[14]~13_combout\ : std_logic;
SIGNAL \SUM2[14]~reg0_q\ : std_logic;
SIGNAL \SUM2[15]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[15]~14_combout\ : std_logic;
SIGNAL \SUM2[15]~reg0_q\ : std_logic;
SIGNAL \SUM2[16]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[16]~15_combout\ : std_logic;
SIGNAL \SUM2[16]~reg0_q\ : std_logic;
SIGNAL \SUM2[17]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~66\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[17]~16_combout\ : std_logic;
SIGNAL \SUM2[17]~reg0_q\ : std_logic;
SIGNAL \SUM2[18]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~70\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[18]~17_combout\ : std_logic;
SIGNAL \SUM2[18]~reg0_q\ : std_logic;
SIGNAL \SUM2[19]~reg0feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~74\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[19]~18_combout\ : std_logic;
SIGNAL \SUM2[19]~reg0_q\ : std_logic;
SIGNAL TEMPROOT : std_logic_vector(31 DOWNTO 0);
SIGNAL C_TO_F : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPSUB : std_logic_vector(31 DOWNTO 0);
SIGNAL DISTANCE : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPMUL : std_logic_vector(31 DOWNTO 0);
SIGNAL C_TO_K : std_logic_vector(31 DOWNTO 0);
SIGNAL VOLT : std_logic_vector(31 DOWNTO 0);
SIGNAL H_TO_S : std_logic_vector(31 DOWNTO 0);
SIGNAL C_TO_R : std_logic_vector(31 DOWNTO 0);
SIGNAL MS_TO_KMH : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPROOT2 : std_logic_vector(31 DOWNTO 0);
SIGNAL PECAHAN_KOMA : std_logic_vector(31 DOWNTO 0);
SIGNAL SQRTROOT : std_logic_vector(31 DOWNTO 0);
SIGNAL DEBIT : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPDIV : std_logic_vector(31 DOWNTO 0);
SIGNAL PECAHAN_BULAT : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPPOW : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPADD : std_logic_vector(31 DOWNTO 0);
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult0~670\ : std_logic;
SIGNAL \ALT_INV_Mult0~669\ : std_logic;
SIGNAL \ALT_INV_Mult0~668\ : std_logic;
SIGNAL \ALT_INV_Mult0~667\ : std_logic;
SIGNAL \ALT_INV_Mult0~666\ : std_logic;
SIGNAL \ALT_INV_Mult0~665\ : std_logic;
SIGNAL \ALT_INV_Mult0~664\ : std_logic;
SIGNAL \ALT_INV_Mult0~663\ : std_logic;
SIGNAL \ALT_INV_Mult0~662\ : std_logic;
SIGNAL \ALT_INV_Mult0~661\ : std_logic;
SIGNAL \ALT_INV_Mult0~660\ : std_logic;
SIGNAL \ALT_INV_Mult0~659\ : std_logic;
SIGNAL \ALT_INV_Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[31]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[30]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[29]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[28]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[27]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[26]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[25]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[24]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[23]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[22]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[21]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[20]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[19]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[18]~_Duplicate_2_q\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL ALT_INV_SQRTROOT : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALT_INV_Mult2~418\ : std_logic;
SIGNAL \ALT_INV_Mult2~417\ : std_logic;
SIGNAL \ALT_INV_Mult2~416\ : std_logic;
SIGNAL \ALT_INV_Mult2~415\ : std_logic;
SIGNAL \ALT_INV_Mult2~414\ : std_logic;
SIGNAL \ALT_INV_Mult2~413\ : std_logic;
SIGNAL \ALT_INV_Mult2~412\ : std_logic;
SIGNAL \ALT_INV_Mult2~411\ : std_logic;
SIGNAL \ALT_INV_Mult2~410\ : std_logic;
SIGNAL \ALT_INV_Mult2~409\ : std_logic;
SIGNAL \ALT_INV_Mult2~408\ : std_logic;
SIGNAL \ALT_INV_Mult2~407\ : std_logic;
SIGNAL \ALT_INV_Mult2~406\ : std_logic;
SIGNAL \ALT_INV_Mult2~405_resulta\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult2~43\ : std_logic;
SIGNAL \ALT_INV_Mult2~42\ : std_logic;
SIGNAL \ALT_INV_Mult2~41\ : std_logic;
SIGNAL \ALT_INV_Mult2~40\ : std_logic;
SIGNAL \ALT_INV_Mult2~39\ : std_logic;
SIGNAL \ALT_INV_Mult2~38\ : std_logic;
SIGNAL \ALT_INV_Mult2~37\ : std_logic;
SIGNAL \ALT_INV_Mult2~36\ : std_logic;
SIGNAL \ALT_INV_Mult2~35\ : std_logic;
SIGNAL \ALT_INV_Mult2~34\ : std_logic;
SIGNAL \ALT_INV_Mult2~33\ : std_logic;
SIGNAL \ALT_INV_Mult2~32\ : std_logic;
SIGNAL \ALT_INV_Mult2~31\ : std_logic;
SIGNAL \ALT_INV_Mult2~30\ : std_logic;
SIGNAL \ALT_INV_Mult2~29\ : std_logic;
SIGNAL \ALT_INV_Mult2~26\ : std_logic;
SIGNAL \ALT_INV_Mult2~13\ : std_logic;
SIGNAL \ALT_INV_Mult2~12_resulta\ : std_logic;
SIGNAL \ALT_INV_Mult2~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult1~21\ : std_logic;
SIGNAL \ALT_INV_Mult1~20\ : std_logic;
SIGNAL \ALT_INV_Mult1~19\ : std_logic;
SIGNAL \ALT_INV_Mult1~18\ : std_logic;
SIGNAL \ALT_INV_Mult1~17\ : std_logic;
SIGNAL \ALT_INV_Mult1~16\ : std_logic;
SIGNAL \ALT_INV_Mult1~15\ : std_logic;
SIGNAL \ALT_INV_Mult1~14\ : std_logic;
SIGNAL \ALT_INV_Mult1~13\ : std_logic;
SIGNAL \ALT_INV_Mult1~12\ : std_logic;
SIGNAL \ALT_INV_Mult1~11\ : std_logic;
SIGNAL \ALT_INV_Mult1~10\ : std_logic;
SIGNAL \ALT_INV_Mult1~9\ : std_logic;
SIGNAL \ALT_INV_Mult1~8_resulta\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult3~21\ : std_logic;
SIGNAL \ALT_INV_Mult3~20\ : std_logic;
SIGNAL \ALT_INV_Mult3~19\ : std_logic;
SIGNAL \ALT_INV_Mult3~18\ : std_logic;
SIGNAL \ALT_INV_Mult3~17\ : std_logic;
SIGNAL \ALT_INV_Mult3~14\ : std_logic;
SIGNAL \ALT_INV_Mult3~13\ : std_logic;
SIGNAL \ALT_INV_Mult3~12\ : std_logic;
SIGNAL \ALT_INV_Mult3~11\ : std_logic;
SIGNAL \ALT_INV_Mult3~9\ : std_logic;
SIGNAL \ALT_INV_Mult3~8_resulta\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult4~21\ : std_logic;
SIGNAL \ALT_INV_Mult4~20\ : std_logic;
SIGNAL \ALT_INV_Mult4~19\ : std_logic;
SIGNAL \ALT_INV_Mult4~18\ : std_logic;
SIGNAL \ALT_INV_Mult4~17\ : std_logic;
SIGNAL \ALT_INV_Mult4~8_resulta\ : std_logic;
SIGNAL ALT_INV_TEMPROOT2 : std_logic_vector(19 DOWNTO 0);
SIGNAL ALT_INV_H_TO_S : std_logic_vector(18 DOWNTO 0);
SIGNAL ALT_INV_TEMPMUL : std_logic_vector(13 DOWNTO 0);
SIGNAL ALT_INV_DISTANCE : std_logic_vector(13 DOWNTO 0);
SIGNAL ALT_INV_MS_TO_KMH : std_logic_vector(9 DOWNTO 0);
SIGNAL ALT_INV_C_TO_F : std_logic_vector(9 DOWNTO 0);
SIGNAL ALT_INV_VOLT : std_logic_vector(13 DOWNTO 0);
SIGNAL ALT_INV_C_TO_K : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_TEMPSUB : std_logic_vector(10 DOWNTO 0);
SIGNAL ALT_INV_C_TO_R : std_logic_vector(6 DOWNTO 0);
SIGNAL ALT_INV_TEMPROOT : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_SQRTROOT[19]~SCLR_LUT_combout\ : std_logic;
SIGNAL \ALT_INV_SQRTROOT[18]~SCLR_LUT_combout\ : std_logic;
SIGNAL \ALT_INV_SEL1[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SEL1[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SEL1[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SEL2[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SEL2[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SEL2[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SEL2[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_MODE~input_o\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~290_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~289_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~288_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~285_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~281_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[28]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~280_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~15_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~274_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~264_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~263_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~255_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~254_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~246_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~245_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~236_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~235_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~228_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~227_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\ : std_logic;
SIGNAL ALT_INV_PECAHAN_BULAT : std_logic_vector(31 DOWNTO 0);
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~21_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~18_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~13_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~17_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~12_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~16_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~17_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[31]~10_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~218_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~209_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~208_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~198_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~197_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~187_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~186_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~176_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~16_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[10]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[9]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[10]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[9]~9_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[32]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux470~0_combout\ : std_logic;
SIGNAL \ALT_INV_TEMPDIV[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[1]~77_combout\ : std_logic;
SIGNAL ALT_INV_PECAHAN_KOMA : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_SUM[18]~74_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[17]~72_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[16]~70_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[15]~68_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[14]~66_combout\ : std_logic;
SIGNAL \ALT_INV_C_TO_R[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[14]~65_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[14]~64_combout\ : std_logic;
SIGNAL ALT_INV_TEMPPOW : std_logic_vector(13 DOWNTO 0);
SIGNAL \ALT_INV_SUM[13]~62_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[13]~61_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[12]~59_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[12]~58_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[11]~56_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[11]~55_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[10]~53_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[10]~52_combout\ : std_logic;
SIGNAL \ALT_INV_MS_TO_KMH[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[9]~50_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[9]~49_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[9]~48_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[8]~47_combout\ : std_logic;
SIGNAL \ALT_INV_Mux327~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[8]~46_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[7]~45_combout\ : std_logic;
SIGNAL \ALT_INV_Mux328~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux495~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[7]~44_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[7]~43_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[6]~41_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[6]~40_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[6]~39_combout\ : std_logic;
SIGNAL ALT_INV_DEBIT : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_SUM[6]~38_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[6]~37_combout\ : std_logic;
SIGNAL ALT_INV_TEMPDIV : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_SUM[5]~35_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[5]~34_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[5]~33_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[5]~32_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[5]~31_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[4]~29_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[4]~28_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[4]~27_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[4]~26_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[4]~25_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[3]~23_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[3]~22_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[3]~21_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[3]~20_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[3]~19_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[2]~17_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[2]~16_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[2]~15_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[2]~14_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[2]~13_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[1]~11_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[1]~10_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[1]~9_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[1]~8_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[1]~7_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[0]~4_combout\ : std_logic;
SIGNAL ALT_INV_TEMPADD : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_SUM[0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[8]~reg0_q\ : std_logic;
SIGNAL \ALT_INV_SUM[7]~reg0_q\ : std_logic;
SIGNAL \ALT_INV_Mux328~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux327~1_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[9]~94_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[10]~90_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[11]~86_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[12]~82_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[13]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~89_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~85_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~81_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult0~343\ : std_logic;
SIGNAL \ALT_INV_Mult0~342\ : std_logic;
SIGNAL \ALT_INV_Mult0~341\ : std_logic;
SIGNAL \ALT_INV_Mult0~340\ : std_logic;
SIGNAL \ALT_INV_Mult0~339\ : std_logic;
SIGNAL \ALT_INV_Mult0~338\ : std_logic;
SIGNAL \ALT_INV_Mult0~337\ : std_logic;
SIGNAL \ALT_INV_Mult0~336\ : std_logic;
SIGNAL \ALT_INV_Mult0~335\ : std_logic;
SIGNAL \ALT_INV_Mult0~334\ : std_logic;
SIGNAL \ALT_INV_Mult0~333\ : std_logic;
SIGNAL \ALT_INV_Mult0~332\ : std_logic;
SIGNAL \ALT_INV_Mult0~331\ : std_logic;
SIGNAL \ALT_INV_Mult0~330\ : std_logic;
SIGNAL \ALT_INV_Mult0~329\ : std_logic;
SIGNAL \ALT_INV_Mult0~328\ : std_logic;
SIGNAL \ALT_INV_Mult0~327\ : std_logic;
SIGNAL \ALT_INV_Mult0~326_resulta\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~125_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~73_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\ : std_logic;

BEGIN

ww_CLK <= CLK;
A <= ww_A;
B <= ww_B;
SUM <= ww_SUM;
SUM2 <= ww_SUM2;
ww_MODE <= MODE;
ww_SEL1 <= SEL1;
ww_SEL2 <= SEL2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mult4~8_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult4~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult4~8_resulta\ <= \Mult4~8_RESULTA_bus\(0);
\Mult4~9\ <= \Mult4~8_RESULTA_bus\(1);
\Mult4~10\ <= \Mult4~8_RESULTA_bus\(2);
\Mult4~11\ <= \Mult4~8_RESULTA_bus\(3);
\Mult4~12\ <= \Mult4~8_RESULTA_bus\(4);
\Mult4~13\ <= \Mult4~8_RESULTA_bus\(5);
\Mult4~14\ <= \Mult4~8_RESULTA_bus\(6);
\Mult4~15\ <= \Mult4~8_RESULTA_bus\(7);
\Mult4~16\ <= \Mult4~8_RESULTA_bus\(8);
\Mult4~17\ <= \Mult4~8_RESULTA_bus\(9);
\Mult4~18\ <= \Mult4~8_RESULTA_bus\(10);
\Mult4~19\ <= \Mult4~8_RESULTA_bus\(11);
\Mult4~20\ <= \Mult4~8_RESULTA_bus\(12);
\Mult4~21\ <= \Mult4~8_RESULTA_bus\(13);
\Mult4~22\ <= \Mult4~8_RESULTA_bus\(14);
\Mult4~23\ <= \Mult4~8_RESULTA_bus\(15);
\Mult4~24\ <= \Mult4~8_RESULTA_bus\(16);
\Mult4~25\ <= \Mult4~8_RESULTA_bus\(17);
\Mult4~26\ <= \Mult4~8_RESULTA_bus\(18);
\Mult4~27\ <= \Mult4~8_RESULTA_bus\(19);
\Mult4~28\ <= \Mult4~8_RESULTA_bus\(20);
\Mult4~29\ <= \Mult4~8_RESULTA_bus\(21);
\Mult4~30\ <= \Mult4~8_RESULTA_bus\(22);
\Mult4~31\ <= \Mult4~8_RESULTA_bus\(23);
\Mult4~32\ <= \Mult4~8_RESULTA_bus\(24);
\Mult4~33\ <= \Mult4~8_RESULTA_bus\(25);
\Mult4~34\ <= \Mult4~8_RESULTA_bus\(26);
\Mult4~35\ <= \Mult4~8_RESULTA_bus\(27);
\Mult4~36\ <= \Mult4~8_RESULTA_bus\(28);
\Mult4~37\ <= \Mult4~8_RESULTA_bus\(29);
\Mult4~38\ <= \Mult4~8_RESULTA_bus\(30);
\Mult4~39\ <= \Mult4~8_RESULTA_bus\(31);
\Mult4~40\ <= \Mult4~8_RESULTA_bus\(32);
\Mult4~41\ <= \Mult4~8_RESULTA_bus\(33);
\Mult4~42\ <= \Mult4~8_RESULTA_bus\(34);
\Mult4~43\ <= \Mult4~8_RESULTA_bus\(35);
\Mult4~44\ <= \Mult4~8_RESULTA_bus\(36);
\Mult4~45\ <= \Mult4~8_RESULTA_bus\(37);
\Mult4~46\ <= \Mult4~8_RESULTA_bus\(38);
\Mult4~47\ <= \Mult4~8_RESULTA_bus\(39);
\Mult4~48\ <= \Mult4~8_RESULTA_bus\(40);
\Mult4~49\ <= \Mult4~8_RESULTA_bus\(41);
\Mult4~50\ <= \Mult4~8_RESULTA_bus\(42);
\Mult4~51\ <= \Mult4~8_RESULTA_bus\(43);
\Mult4~52\ <= \Mult4~8_RESULTA_bus\(44);
\Mult4~53\ <= \Mult4~8_RESULTA_bus\(45);
\Mult4~54\ <= \Mult4~8_RESULTA_bus\(46);
\Mult4~55\ <= \Mult4~8_RESULTA_bus\(47);
\Mult4~56\ <= \Mult4~8_RESULTA_bus\(48);
\Mult4~57\ <= \Mult4~8_RESULTA_bus\(49);
\Mult4~58\ <= \Mult4~8_RESULTA_bus\(50);
\Mult4~59\ <= \Mult4~8_RESULTA_bus\(51);
\Mult4~60\ <= \Mult4~8_RESULTA_bus\(52);
\Mult4~61\ <= \Mult4~8_RESULTA_bus\(53);
\Mult4~62\ <= \Mult4~8_RESULTA_bus\(54);
\Mult4~63\ <= \Mult4~8_RESULTA_bus\(55);
\Mult4~64\ <= \Mult4~8_RESULTA_bus\(56);
\Mult4~65\ <= \Mult4~8_RESULTA_bus\(57);
\Mult4~66\ <= \Mult4~8_RESULTA_bus\(58);
\Mult4~67\ <= \Mult4~8_RESULTA_bus\(59);
\Mult4~68\ <= \Mult4~8_RESULTA_bus\(60);
\Mult4~69\ <= \Mult4~8_RESULTA_bus\(61);
\Mult4~70\ <= \Mult4~8_RESULTA_bus\(62);
\Mult4~71\ <= \Mult4~8_RESULTA_bus\(63);

\Mult3~8_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult3~8_AY_bus\ <= (vcc & vcc & vcc & gnd & gnd & gnd & gnd & vcc & gnd & gnd & gnd & gnd);

\Mult3~8_resulta\ <= \Mult3~8_RESULTA_bus\(0);
\Mult3~9\ <= \Mult3~8_RESULTA_bus\(1);
\Mult3~10\ <= \Mult3~8_RESULTA_bus\(2);
\Mult3~11\ <= \Mult3~8_RESULTA_bus\(3);
\Mult3~12\ <= \Mult3~8_RESULTA_bus\(4);
\Mult3~13\ <= \Mult3~8_RESULTA_bus\(5);
\Mult3~14\ <= \Mult3~8_RESULTA_bus\(6);
\Mult3~15\ <= \Mult3~8_RESULTA_bus\(7);
\Mult3~16\ <= \Mult3~8_RESULTA_bus\(8);
\Mult3~17\ <= \Mult3~8_RESULTA_bus\(9);
\Mult3~18\ <= \Mult3~8_RESULTA_bus\(10);
\Mult3~19\ <= \Mult3~8_RESULTA_bus\(11);
\Mult3~20\ <= \Mult3~8_RESULTA_bus\(12);
\Mult3~21\ <= \Mult3~8_RESULTA_bus\(13);
\Mult3~22\ <= \Mult3~8_RESULTA_bus\(14);
\Mult3~23\ <= \Mult3~8_RESULTA_bus\(15);
\Mult3~24\ <= \Mult3~8_RESULTA_bus\(16);
\Mult3~25\ <= \Mult3~8_RESULTA_bus\(17);
\Mult3~26\ <= \Mult3~8_RESULTA_bus\(18);
\Mult3~27\ <= \Mult3~8_RESULTA_bus\(19);
\Mult3~28\ <= \Mult3~8_RESULTA_bus\(20);
\Mult3~29\ <= \Mult3~8_RESULTA_bus\(21);
\Mult3~30\ <= \Mult3~8_RESULTA_bus\(22);
\Mult3~31\ <= \Mult3~8_RESULTA_bus\(23);
\Mult3~32\ <= \Mult3~8_RESULTA_bus\(24);
\Mult3~33\ <= \Mult3~8_RESULTA_bus\(25);
\Mult3~34\ <= \Mult3~8_RESULTA_bus\(26);
\Mult3~35\ <= \Mult3~8_RESULTA_bus\(27);
\Mult3~36\ <= \Mult3~8_RESULTA_bus\(28);
\Mult3~37\ <= \Mult3~8_RESULTA_bus\(29);
\Mult3~38\ <= \Mult3~8_RESULTA_bus\(30);
\Mult3~39\ <= \Mult3~8_RESULTA_bus\(31);
\Mult3~40\ <= \Mult3~8_RESULTA_bus\(32);
\Mult3~41\ <= \Mult3~8_RESULTA_bus\(33);
\Mult3~42\ <= \Mult3~8_RESULTA_bus\(34);
\Mult3~43\ <= \Mult3~8_RESULTA_bus\(35);
\Mult3~44\ <= \Mult3~8_RESULTA_bus\(36);
\Mult3~45\ <= \Mult3~8_RESULTA_bus\(37);
\Mult3~46\ <= \Mult3~8_RESULTA_bus\(38);
\Mult3~47\ <= \Mult3~8_RESULTA_bus\(39);
\Mult3~48\ <= \Mult3~8_RESULTA_bus\(40);
\Mult3~49\ <= \Mult3~8_RESULTA_bus\(41);
\Mult3~50\ <= \Mult3~8_RESULTA_bus\(42);
\Mult3~51\ <= \Mult3~8_RESULTA_bus\(43);
\Mult3~52\ <= \Mult3~8_RESULTA_bus\(44);
\Mult3~53\ <= \Mult3~8_RESULTA_bus\(45);
\Mult3~54\ <= \Mult3~8_RESULTA_bus\(46);
\Mult3~55\ <= \Mult3~8_RESULTA_bus\(47);
\Mult3~56\ <= \Mult3~8_RESULTA_bus\(48);
\Mult3~57\ <= \Mult3~8_RESULTA_bus\(49);
\Mult3~58\ <= \Mult3~8_RESULTA_bus\(50);
\Mult3~59\ <= \Mult3~8_RESULTA_bus\(51);
\Mult3~60\ <= \Mult3~8_RESULTA_bus\(52);
\Mult3~61\ <= \Mult3~8_RESULTA_bus\(53);
\Mult3~62\ <= \Mult3~8_RESULTA_bus\(54);
\Mult3~63\ <= \Mult3~8_RESULTA_bus\(55);
\Mult3~64\ <= \Mult3~8_RESULTA_bus\(56);
\Mult3~65\ <= \Mult3~8_RESULTA_bus\(57);
\Mult3~66\ <= \Mult3~8_RESULTA_bus\(58);
\Mult3~67\ <= \Mult3~8_RESULTA_bus\(59);
\Mult3~68\ <= \Mult3~8_RESULTA_bus\(60);
\Mult3~69\ <= \Mult3~8_RESULTA_bus\(61);
\Mult3~70\ <= \Mult3~8_RESULTA_bus\(62);
\Mult3~71\ <= \Mult3~8_RESULTA_bus\(63);

\Mult1~8_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult1~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult1~8_resulta\ <= \Mult1~8_RESULTA_bus\(0);
\Mult1~9\ <= \Mult1~8_RESULTA_bus\(1);
\Mult1~10\ <= \Mult1~8_RESULTA_bus\(2);
\Mult1~11\ <= \Mult1~8_RESULTA_bus\(3);
\Mult1~12\ <= \Mult1~8_RESULTA_bus\(4);
\Mult1~13\ <= \Mult1~8_RESULTA_bus\(5);
\Mult1~14\ <= \Mult1~8_RESULTA_bus\(6);
\Mult1~15\ <= \Mult1~8_RESULTA_bus\(7);
\Mult1~16\ <= \Mult1~8_RESULTA_bus\(8);
\Mult1~17\ <= \Mult1~8_RESULTA_bus\(9);
\Mult1~18\ <= \Mult1~8_RESULTA_bus\(10);
\Mult1~19\ <= \Mult1~8_RESULTA_bus\(11);
\Mult1~20\ <= \Mult1~8_RESULTA_bus\(12);
\Mult1~21\ <= \Mult1~8_RESULTA_bus\(13);
\Mult1~22\ <= \Mult1~8_RESULTA_bus\(14);
\Mult1~23\ <= \Mult1~8_RESULTA_bus\(15);
\Mult1~24\ <= \Mult1~8_RESULTA_bus\(16);
\Mult1~25\ <= \Mult1~8_RESULTA_bus\(17);
\Mult1~26\ <= \Mult1~8_RESULTA_bus\(18);
\Mult1~27\ <= \Mult1~8_RESULTA_bus\(19);
\Mult1~28\ <= \Mult1~8_RESULTA_bus\(20);
\Mult1~29\ <= \Mult1~8_RESULTA_bus\(21);
\Mult1~30\ <= \Mult1~8_RESULTA_bus\(22);
\Mult1~31\ <= \Mult1~8_RESULTA_bus\(23);
\Mult1~32\ <= \Mult1~8_RESULTA_bus\(24);
\Mult1~33\ <= \Mult1~8_RESULTA_bus\(25);
\Mult1~34\ <= \Mult1~8_RESULTA_bus\(26);
\Mult1~35\ <= \Mult1~8_RESULTA_bus\(27);
\Mult1~36\ <= \Mult1~8_RESULTA_bus\(28);
\Mult1~37\ <= \Mult1~8_RESULTA_bus\(29);
\Mult1~38\ <= \Mult1~8_RESULTA_bus\(30);
\Mult1~39\ <= \Mult1~8_RESULTA_bus\(31);
\Mult1~40\ <= \Mult1~8_RESULTA_bus\(32);
\Mult1~41\ <= \Mult1~8_RESULTA_bus\(33);
\Mult1~42\ <= \Mult1~8_RESULTA_bus\(34);
\Mult1~43\ <= \Mult1~8_RESULTA_bus\(35);
\Mult1~44\ <= \Mult1~8_RESULTA_bus\(36);
\Mult1~45\ <= \Mult1~8_RESULTA_bus\(37);
\Mult1~46\ <= \Mult1~8_RESULTA_bus\(38);
\Mult1~47\ <= \Mult1~8_RESULTA_bus\(39);
\Mult1~48\ <= \Mult1~8_RESULTA_bus\(40);
\Mult1~49\ <= \Mult1~8_RESULTA_bus\(41);
\Mult1~50\ <= \Mult1~8_RESULTA_bus\(42);
\Mult1~51\ <= \Mult1~8_RESULTA_bus\(43);
\Mult1~52\ <= \Mult1~8_RESULTA_bus\(44);
\Mult1~53\ <= \Mult1~8_RESULTA_bus\(45);
\Mult1~54\ <= \Mult1~8_RESULTA_bus\(46);
\Mult1~55\ <= \Mult1~8_RESULTA_bus\(47);
\Mult1~56\ <= \Mult1~8_RESULTA_bus\(48);
\Mult1~57\ <= \Mult1~8_RESULTA_bus\(49);
\Mult1~58\ <= \Mult1~8_RESULTA_bus\(50);
\Mult1~59\ <= \Mult1~8_RESULTA_bus\(51);
\Mult1~60\ <= \Mult1~8_RESULTA_bus\(52);
\Mult1~61\ <= \Mult1~8_RESULTA_bus\(53);
\Mult1~62\ <= \Mult1~8_RESULTA_bus\(54);
\Mult1~63\ <= \Mult1~8_RESULTA_bus\(55);
\Mult1~64\ <= \Mult1~8_RESULTA_bus\(56);
\Mult1~65\ <= \Mult1~8_RESULTA_bus\(57);
\Mult1~66\ <= \Mult1~8_RESULTA_bus\(58);
\Mult1~67\ <= \Mult1~8_RESULTA_bus\(59);
\Mult1~68\ <= \Mult1~8_RESULTA_bus\(60);
\Mult1~69\ <= \Mult1~8_RESULTA_bus\(61);
\Mult1~70\ <= \Mult1~8_RESULTA_bus\(62);
\Mult1~71\ <= \Mult1~8_RESULTA_bus\(63);

\Mult2~12_AX_bus\ <= (SQRTROOT(17) & SQRTROOT(16) & SQRTROOT(15) & SQRTROOT(14) & SQRTROOT(13) & SQRTROOT(12) & SQRTROOT(11) & SQRTROOT(10) & SQRTROOT(9) & SQRTROOT(8) & SQRTROOT(7) & SQRTROOT(6) & SQRTROOT(5) & SQRTROOT(4) & NOT 
SQRTROOT(3) & SQRTROOT(2) & NOT SQRTROOT(1) & SQRTROOT(0));

\Mult2~12_AY_bus\ <= (SQRTROOT(17) & SQRTROOT(16) & SQRTROOT(15) & SQRTROOT(14) & SQRTROOT(13) & SQRTROOT(12) & SQRTROOT(11) & SQRTROOT(10) & SQRTROOT(9) & SQRTROOT(8) & SQRTROOT(7) & SQRTROOT(6) & SQRTROOT(5) & SQRTROOT(4) & NOT 
SQRTROOT(3) & SQRTROOT(2) & NOT SQRTROOT(1) & SQRTROOT(0));

\Mult2~12_resulta\ <= \Mult2~12_RESULTA_bus\(0);
\Mult2~13\ <= \Mult2~12_RESULTA_bus\(1);
\Mult2~14\ <= \Mult2~12_RESULTA_bus\(2);
\Mult2~15\ <= \Mult2~12_RESULTA_bus\(3);
\Mult2~16\ <= \Mult2~12_RESULTA_bus\(4);
\Mult2~17\ <= \Mult2~12_RESULTA_bus\(5);
\Mult2~18\ <= \Mult2~12_RESULTA_bus\(6);
\Mult2~19\ <= \Mult2~12_RESULTA_bus\(7);
\Mult2~20\ <= \Mult2~12_RESULTA_bus\(8);
\Mult2~21\ <= \Mult2~12_RESULTA_bus\(9);
\Mult2~22\ <= \Mult2~12_RESULTA_bus\(10);
\Mult2~23\ <= \Mult2~12_RESULTA_bus\(11);
\Mult2~24\ <= \Mult2~12_RESULTA_bus\(12);
\Mult2~25\ <= \Mult2~12_RESULTA_bus\(13);
\Mult2~26\ <= \Mult2~12_RESULTA_bus\(14);
\Mult2~27\ <= \Mult2~12_RESULTA_bus\(15);
\Mult2~28\ <= \Mult2~12_RESULTA_bus\(16);
\Mult2~29\ <= \Mult2~12_RESULTA_bus\(17);
\Mult2~30\ <= \Mult2~12_RESULTA_bus\(18);
\Mult2~31\ <= \Mult2~12_RESULTA_bus\(19);
\Mult2~32\ <= \Mult2~12_RESULTA_bus\(20);
\Mult2~33\ <= \Mult2~12_RESULTA_bus\(21);
\Mult2~34\ <= \Mult2~12_RESULTA_bus\(22);
\Mult2~35\ <= \Mult2~12_RESULTA_bus\(23);
\Mult2~36\ <= \Mult2~12_RESULTA_bus\(24);
\Mult2~37\ <= \Mult2~12_RESULTA_bus\(25);
\Mult2~38\ <= \Mult2~12_RESULTA_bus\(26);
\Mult2~39\ <= \Mult2~12_RESULTA_bus\(27);
\Mult2~40\ <= \Mult2~12_RESULTA_bus\(28);
\Mult2~41\ <= \Mult2~12_RESULTA_bus\(29);
\Mult2~42\ <= \Mult2~12_RESULTA_bus\(30);
\Mult2~43\ <= \Mult2~12_RESULTA_bus\(31);
\Mult2~44\ <= \Mult2~12_RESULTA_bus\(32);
\Mult2~45\ <= \Mult2~12_RESULTA_bus\(33);
\Mult2~46\ <= \Mult2~12_RESULTA_bus\(34);
\Mult2~47\ <= \Mult2~12_RESULTA_bus\(35);
\Mult2~48\ <= \Mult2~12_RESULTA_bus\(36);
\Mult2~49\ <= \Mult2~12_RESULTA_bus\(37);
\Mult2~50\ <= \Mult2~12_RESULTA_bus\(38);
\Mult2~51\ <= \Mult2~12_RESULTA_bus\(39);
\Mult2~52\ <= \Mult2~12_RESULTA_bus\(40);
\Mult2~53\ <= \Mult2~12_RESULTA_bus\(41);
\Mult2~54\ <= \Mult2~12_RESULTA_bus\(42);
\Mult2~55\ <= \Mult2~12_RESULTA_bus\(43);
\Mult2~56\ <= \Mult2~12_RESULTA_bus\(44);
\Mult2~57\ <= \Mult2~12_RESULTA_bus\(45);
\Mult2~58\ <= \Mult2~12_RESULTA_bus\(46);
\Mult2~59\ <= \Mult2~12_RESULTA_bus\(47);
\Mult2~60\ <= \Mult2~12_RESULTA_bus\(48);
\Mult2~61\ <= \Mult2~12_RESULTA_bus\(49);
\Mult2~62\ <= \Mult2~12_RESULTA_bus\(50);
\Mult2~63\ <= \Mult2~12_RESULTA_bus\(51);
\Mult2~64\ <= \Mult2~12_RESULTA_bus\(52);
\Mult2~65\ <= \Mult2~12_RESULTA_bus\(53);
\Mult2~66\ <= \Mult2~12_RESULTA_bus\(54);
\Mult2~67\ <= \Mult2~12_RESULTA_bus\(55);
\Mult2~68\ <= \Mult2~12_RESULTA_bus\(56);
\Mult2~69\ <= \Mult2~12_RESULTA_bus\(57);
\Mult2~70\ <= \Mult2~12_RESULTA_bus\(58);
\Mult2~71\ <= \Mult2~12_RESULTA_bus\(59);
\Mult2~72\ <= \Mult2~12_RESULTA_bus\(60);
\Mult2~73\ <= \Mult2~12_RESULTA_bus\(61);
\Mult2~74\ <= \Mult2~12_RESULTA_bus\(62);
\Mult2~75\ <= \Mult2~12_RESULTA_bus\(63);

\Mult2~405_ACLR_bus\ <= (gnd & gnd);

\Mult2~405_CLK_bus\ <= (gnd & gnd & \CLK~inputCLKENA0_outclk\);

\Mult2~405_ENA_bus\ <= (vcc & vcc & \TEMPROOT2[0]~0_combout\);

\Mult2~405_AX_bus\ <= (\SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[30]~SCLR_LUT_combout\ & 
\SQRTROOT[29]~SCLR_LUT_combout\ & \SQRTROOT[28]~SCLR_LUT_combout\ & \SQRTROOT[27]~SCLR_LUT_combout\ & \SQRTROOT[26]~SCLR_LUT_combout\ & \SQRTROOT[25]~SCLR_LUT_combout\ & \SQRTROOT[24]~SCLR_LUT_combout\ & \SQRTROOT[23]~SCLR_LUT_combout\ & 
\SQRTROOT[22]~SCLR_LUT_combout\ & \SQRTROOT[21]~SCLR_LUT_combout\ & \SQRTROOT[20]~SCLR_LUT_combout\ & \SQRTROOT[19]~SCLR_LUT_combout\ & \SQRTROOT[18]~SCLR_LUT_combout\);

\Mult2~405_AY_bus\ <= (SQRTROOT(17) & SQRTROOT(16) & SQRTROOT(15) & SQRTROOT(14) & SQRTROOT(13) & SQRTROOT(12) & SQRTROOT(11) & SQRTROOT(10) & SQRTROOT(9) & SQRTROOT(8) & SQRTROOT(7) & SQRTROOT(6) & SQRTROOT(5) & SQRTROOT(4) & NOT 
SQRTROOT(3) & SQRTROOT(2) & NOT SQRTROOT(1) & SQRTROOT(0));

\Mult2~405_BX_bus\ <= (\SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[31]~SCLR_LUT_combout\ & \SQRTROOT[30]~SCLR_LUT_combout\ & 
\SQRTROOT[29]~SCLR_LUT_combout\ & \SQRTROOT[28]~SCLR_LUT_combout\ & \SQRTROOT[27]~SCLR_LUT_combout\ & \SQRTROOT[26]~SCLR_LUT_combout\ & \SQRTROOT[25]~SCLR_LUT_combout\ & \SQRTROOT[24]~SCLR_LUT_combout\ & \SQRTROOT[23]~SCLR_LUT_combout\ & 
\SQRTROOT[22]~SCLR_LUT_combout\ & \SQRTROOT[21]~SCLR_LUT_combout\ & \SQRTROOT[20]~SCLR_LUT_combout\ & \SQRTROOT[19]~SCLR_LUT_combout\ & \SQRTROOT[18]~SCLR_LUT_combout\);

\Mult2~405_BY_bus\ <= (SQRTROOT(17) & SQRTROOT(16) & SQRTROOT(15) & SQRTROOT(14) & SQRTROOT(13) & SQRTROOT(12) & SQRTROOT(11) & SQRTROOT(10) & SQRTROOT(9) & SQRTROOT(8) & SQRTROOT(7) & SQRTROOT(6) & SQRTROOT(5) & SQRTROOT(4) & NOT 
SQRTROOT(3) & SQRTROOT(2) & NOT SQRTROOT(1) & SQRTROOT(0));

\Mult2~405_resulta\ <= \Mult2~405_RESULTA_bus\(0);
\Mult2~406\ <= \Mult2~405_RESULTA_bus\(1);
\Mult2~407\ <= \Mult2~405_RESULTA_bus\(2);
\Mult2~408\ <= \Mult2~405_RESULTA_bus\(3);
\Mult2~409\ <= \Mult2~405_RESULTA_bus\(4);
\Mult2~410\ <= \Mult2~405_RESULTA_bus\(5);
\Mult2~411\ <= \Mult2~405_RESULTA_bus\(6);
\Mult2~412\ <= \Mult2~405_RESULTA_bus\(7);
\Mult2~413\ <= \Mult2~405_RESULTA_bus\(8);
\Mult2~414\ <= \Mult2~405_RESULTA_bus\(9);
\Mult2~415\ <= \Mult2~405_RESULTA_bus\(10);
\Mult2~416\ <= \Mult2~405_RESULTA_bus\(11);
\Mult2~417\ <= \Mult2~405_RESULTA_bus\(12);
\Mult2~418\ <= \Mult2~405_RESULTA_bus\(13);
\Mult2~419\ <= \Mult2~405_RESULTA_bus\(14);
\Mult2~420\ <= \Mult2~405_RESULTA_bus\(15);
\Mult2~421\ <= \Mult2~405_RESULTA_bus\(16);
\Mult2~422\ <= \Mult2~405_RESULTA_bus\(17);
\Mult2~423\ <= \Mult2~405_RESULTA_bus\(18);
\Mult2~424\ <= \Mult2~405_RESULTA_bus\(19);
\Mult2~425\ <= \Mult2~405_RESULTA_bus\(20);
\Mult2~426\ <= \Mult2~405_RESULTA_bus\(21);
\Mult2~427\ <= \Mult2~405_RESULTA_bus\(22);
\Mult2~428\ <= \Mult2~405_RESULTA_bus\(23);
\Mult2~429\ <= \Mult2~405_RESULTA_bus\(24);
\Mult2~430\ <= \Mult2~405_RESULTA_bus\(25);
\Mult2~431\ <= \Mult2~405_RESULTA_bus\(26);
\Mult2~432\ <= \Mult2~405_RESULTA_bus\(27);
\Mult2~433\ <= \Mult2~405_RESULTA_bus\(28);
\Mult2~434\ <= \Mult2~405_RESULTA_bus\(29);
\Mult2~435\ <= \Mult2~405_RESULTA_bus\(30);
\Mult2~436\ <= \Mult2~405_RESULTA_bus\(31);
\Mult2~437\ <= \Mult2~405_RESULTA_bus\(32);
\Mult2~438\ <= \Mult2~405_RESULTA_bus\(33);
\Mult2~439\ <= \Mult2~405_RESULTA_bus\(34);
\Mult2~440\ <= \Mult2~405_RESULTA_bus\(35);
\Mult2~441\ <= \Mult2~405_RESULTA_bus\(36);
\Mult2~442\ <= \Mult2~405_RESULTA_bus\(37);
\Mult2~443\ <= \Mult2~405_RESULTA_bus\(38);
\Mult2~444\ <= \Mult2~405_RESULTA_bus\(39);
\Mult2~445\ <= \Mult2~405_RESULTA_bus\(40);
\Mult2~446\ <= \Mult2~405_RESULTA_bus\(41);
\Mult2~447\ <= \Mult2~405_RESULTA_bus\(42);
\Mult2~448\ <= \Mult2~405_RESULTA_bus\(43);
\Mult2~449\ <= \Mult2~405_RESULTA_bus\(44);
\Mult2~450\ <= \Mult2~405_RESULTA_bus\(45);
\Mult2~451\ <= \Mult2~405_RESULTA_bus\(46);
\Mult2~452\ <= \Mult2~405_RESULTA_bus\(47);
\Mult2~453\ <= \Mult2~405_RESULTA_bus\(48);
\Mult2~454\ <= \Mult2~405_RESULTA_bus\(49);
\Mult2~455\ <= \Mult2~405_RESULTA_bus\(50);
\Mult2~456\ <= \Mult2~405_RESULTA_bus\(51);
\Mult2~457\ <= \Mult2~405_RESULTA_bus\(52);
\Mult2~458\ <= \Mult2~405_RESULTA_bus\(53);
\Mult2~459\ <= \Mult2~405_RESULTA_bus\(54);
\Mult2~460\ <= \Mult2~405_RESULTA_bus\(55);
\Mult2~461\ <= \Mult2~405_RESULTA_bus\(56);
\Mult2~462\ <= \Mult2~405_RESULTA_bus\(57);
\Mult2~463\ <= \Mult2~405_RESULTA_bus\(58);
\Mult2~464\ <= \Mult2~405_RESULTA_bus\(59);
\Mult2~465\ <= \Mult2~405_RESULTA_bus\(60);
\Mult2~466\ <= \Mult2~405_RESULTA_bus\(61);
\Mult2~467\ <= \Mult2~405_RESULTA_bus\(62);
\Mult2~468\ <= \Mult2~405_RESULTA_bus\(63);

\Mult0~mult_hlmac_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult0~mult_hlmac_AY_bus\ <= (NOT PECAHAN_BULAT(31) & NOT PECAHAN_BULAT(31) & NOT PECAHAN_BULAT(31) & NOT PECAHAN_BULAT(31) & NOT PECAHAN_BULAT(31) & NOT PECAHAN_BULAT(31) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
);

\Mult0~mult_hlmac_BX_bus\ <= (gnd & gnd & gnd & gnd & gnd);

\Mult0~mult_hlmac_BY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Mult0~351\ & \Mult0~350\ & \Mult0~349\ & \Mult0~348\ & \Mult0~347\ & \Mult0~346\ & \Mult0~345\ & \Mult0~344\);

\Mult0~mult_hlmac_resulta\ <= \Mult0~mult_hlmac_RESULTA_bus\(0);
\Mult0~659\ <= \Mult0~mult_hlmac_RESULTA_bus\(1);
\Mult0~660\ <= \Mult0~mult_hlmac_RESULTA_bus\(2);
\Mult0~661\ <= \Mult0~mult_hlmac_RESULTA_bus\(3);
\Mult0~662\ <= \Mult0~mult_hlmac_RESULTA_bus\(4);
\Mult0~663\ <= \Mult0~mult_hlmac_RESULTA_bus\(5);
\Mult0~664\ <= \Mult0~mult_hlmac_RESULTA_bus\(6);
\Mult0~665\ <= \Mult0~mult_hlmac_RESULTA_bus\(7);
\Mult0~666\ <= \Mult0~mult_hlmac_RESULTA_bus\(8);
\Mult0~667\ <= \Mult0~mult_hlmac_RESULTA_bus\(9);
\Mult0~668\ <= \Mult0~mult_hlmac_RESULTA_bus\(10);
\Mult0~669\ <= \Mult0~mult_hlmac_RESULTA_bus\(11);
\Mult0~670\ <= \Mult0~mult_hlmac_RESULTA_bus\(12);
\Mult0~671\ <= \Mult0~mult_hlmac_RESULTA_bus\(13);
\Mult0~672\ <= \Mult0~mult_hlmac_RESULTA_bus\(14);
\Mult0~673\ <= \Mult0~mult_hlmac_RESULTA_bus\(15);
\Mult0~674\ <= \Mult0~mult_hlmac_RESULTA_bus\(16);
\Mult0~675\ <= \Mult0~mult_hlmac_RESULTA_bus\(17);
\Mult0~676\ <= \Mult0~mult_hlmac_RESULTA_bus\(18);
\Mult0~677\ <= \Mult0~mult_hlmac_RESULTA_bus\(19);
\Mult0~678\ <= \Mult0~mult_hlmac_RESULTA_bus\(20);
\Mult0~679\ <= \Mult0~mult_hlmac_RESULTA_bus\(21);
\Mult0~680\ <= \Mult0~mult_hlmac_RESULTA_bus\(22);
\Mult0~8\ <= \Mult0~mult_hlmac_RESULTA_bus\(23);
\Mult0~9\ <= \Mult0~mult_hlmac_RESULTA_bus\(24);
\Mult0~10\ <= \Mult0~mult_hlmac_RESULTA_bus\(25);
\Mult0~11\ <= \Mult0~mult_hlmac_RESULTA_bus\(26);
\Mult0~12\ <= \Mult0~mult_hlmac_RESULTA_bus\(27);
\Mult0~13\ <= \Mult0~mult_hlmac_RESULTA_bus\(28);
\Mult0~14\ <= \Mult0~mult_hlmac_RESULTA_bus\(29);
\Mult0~15\ <= \Mult0~mult_hlmac_RESULTA_bus\(30);
\Mult0~16\ <= \Mult0~mult_hlmac_RESULTA_bus\(31);
\Mult0~17\ <= \Mult0~mult_hlmac_RESULTA_bus\(32);
\Mult0~18\ <= \Mult0~mult_hlmac_RESULTA_bus\(33);
\Mult0~19\ <= \Mult0~mult_hlmac_RESULTA_bus\(34);
\Mult0~20\ <= \Mult0~mult_hlmac_RESULTA_bus\(35);
\Mult0~21\ <= \Mult0~mult_hlmac_RESULTA_bus\(36);
\Mult0~22\ <= \Mult0~mult_hlmac_RESULTA_bus\(37);
\Mult0~23\ <= \Mult0~mult_hlmac_RESULTA_bus\(38);
\Mult0~24\ <= \Mult0~mult_hlmac_RESULTA_bus\(39);
\Mult0~25\ <= \Mult0~mult_hlmac_RESULTA_bus\(40);
\Mult0~26\ <= \Mult0~mult_hlmac_RESULTA_bus\(41);
\Mult0~27\ <= \Mult0~mult_hlmac_RESULTA_bus\(42);
\Mult0~28\ <= \Mult0~mult_hlmac_RESULTA_bus\(43);
\Mult0~29\ <= \Mult0~mult_hlmac_RESULTA_bus\(44);
\Mult0~30\ <= \Mult0~mult_hlmac_RESULTA_bus\(45);
\Mult0~31\ <= \Mult0~mult_hlmac_RESULTA_bus\(46);
\Mult0~32\ <= \Mult0~mult_hlmac_RESULTA_bus\(47);
\Mult0~33\ <= \Mult0~mult_hlmac_RESULTA_bus\(48);
\Mult0~34\ <= \Mult0~mult_hlmac_RESULTA_bus\(49);
\Mult0~35\ <= \Mult0~mult_hlmac_RESULTA_bus\(50);
\Mult0~36\ <= \Mult0~mult_hlmac_RESULTA_bus\(51);
\Mult0~37\ <= \Mult0~mult_hlmac_RESULTA_bus\(52);
\Mult0~38\ <= \Mult0~mult_hlmac_RESULTA_bus\(53);
\Mult0~39\ <= \Mult0~mult_hlmac_RESULTA_bus\(54);
\Mult0~40\ <= \Mult0~mult_hlmac_RESULTA_bus\(55);
\Mult0~41\ <= \Mult0~mult_hlmac_RESULTA_bus\(56);
\Mult0~42\ <= \Mult0~mult_hlmac_RESULTA_bus\(57);
\Mult0~43\ <= \Mult0~mult_hlmac_RESULTA_bus\(58);
\Mult0~44\ <= \Mult0~mult_hlmac_RESULTA_bus\(59);
\Mult0~45\ <= \Mult0~mult_hlmac_RESULTA_bus\(60);
\Mult0~46\ <= \Mult0~mult_hlmac_RESULTA_bus\(61);
\Mult0~47\ <= \Mult0~mult_hlmac_RESULTA_bus\(62);
\Mult0~48\ <= \Mult0~mult_hlmac_RESULTA_bus\(63);

\Mult0~326_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult0~326_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & PECAHAN_BULAT(6) & PECAHAN_BULAT(5) & PECAHAN_BULAT(4) & PECAHAN_BULAT(3) & PECAHAN_BULAT(2) & PECAHAN_BULAT(1) & NOT PECAHAN_BULAT(0));

\Mult0~326_resulta\ <= \Mult0~326_RESULTA_bus\(0);
\Mult0~327\ <= \Mult0~326_RESULTA_bus\(1);
\Mult0~328\ <= \Mult0~326_RESULTA_bus\(2);
\Mult0~329\ <= \Mult0~326_RESULTA_bus\(3);
\Mult0~330\ <= \Mult0~326_RESULTA_bus\(4);
\Mult0~331\ <= \Mult0~326_RESULTA_bus\(5);
\Mult0~332\ <= \Mult0~326_RESULTA_bus\(6);
\Mult0~333\ <= \Mult0~326_RESULTA_bus\(7);
\Mult0~334\ <= \Mult0~326_RESULTA_bus\(8);
\Mult0~335\ <= \Mult0~326_RESULTA_bus\(9);
\Mult0~336\ <= \Mult0~326_RESULTA_bus\(10);
\Mult0~337\ <= \Mult0~326_RESULTA_bus\(11);
\Mult0~338\ <= \Mult0~326_RESULTA_bus\(12);
\Mult0~339\ <= \Mult0~326_RESULTA_bus\(13);
\Mult0~340\ <= \Mult0~326_RESULTA_bus\(14);
\Mult0~341\ <= \Mult0~326_RESULTA_bus\(15);
\Mult0~342\ <= \Mult0~326_RESULTA_bus\(16);
\Mult0~343\ <= \Mult0~326_RESULTA_bus\(17);
\Mult0~344\ <= \Mult0~326_RESULTA_bus\(18);
\Mult0~345\ <= \Mult0~326_RESULTA_bus\(19);
\Mult0~346\ <= \Mult0~326_RESULTA_bus\(20);
\Mult0~347\ <= \Mult0~326_RESULTA_bus\(21);
\Mult0~348\ <= \Mult0~326_RESULTA_bus\(22);
\Mult0~349\ <= \Mult0~326_RESULTA_bus\(23);
\Mult0~350\ <= \Mult0~326_RESULTA_bus\(24);
\Mult0~351\ <= \Mult0~326_RESULTA_bus\(25);
\Mult0~352\ <= \Mult0~326_RESULTA_bus\(26);
\Mult0~353\ <= \Mult0~326_RESULTA_bus\(27);
\Mult0~354\ <= \Mult0~326_RESULTA_bus\(28);
\Mult0~355\ <= \Mult0~326_RESULTA_bus\(29);
\Mult0~356\ <= \Mult0~326_RESULTA_bus\(30);
\Mult0~357\ <= \Mult0~326_RESULTA_bus\(31);
\Mult0~358\ <= \Mult0~326_RESULTA_bus\(32);
\Mult0~359\ <= \Mult0~326_RESULTA_bus\(33);
\Mult0~360\ <= \Mult0~326_RESULTA_bus\(34);
\Mult0~361\ <= \Mult0~326_RESULTA_bus\(35);
\Mult0~362\ <= \Mult0~326_RESULTA_bus\(36);
\Mult0~363\ <= \Mult0~326_RESULTA_bus\(37);
\Mult0~364\ <= \Mult0~326_RESULTA_bus\(38);
\Mult0~365\ <= \Mult0~326_RESULTA_bus\(39);
\Mult0~366\ <= \Mult0~326_RESULTA_bus\(40);
\Mult0~367\ <= \Mult0~326_RESULTA_bus\(41);
\Mult0~368\ <= \Mult0~326_RESULTA_bus\(42);
\Mult0~369\ <= \Mult0~326_RESULTA_bus\(43);
\Mult0~370\ <= \Mult0~326_RESULTA_bus\(44);
\Mult0~371\ <= \Mult0~326_RESULTA_bus\(45);
\Mult0~372\ <= \Mult0~326_RESULTA_bus\(46);
\Mult0~373\ <= \Mult0~326_RESULTA_bus\(47);
\Mult0~374\ <= \Mult0~326_RESULTA_bus\(48);
\Mult0~375\ <= \Mult0~326_RESULTA_bus\(49);
\Mult0~376\ <= \Mult0~326_RESULTA_bus\(50);
\Mult0~377\ <= \Mult0~326_RESULTA_bus\(51);
\Mult0~378\ <= \Mult0~326_RESULTA_bus\(52);
\Mult0~379\ <= \Mult0~326_RESULTA_bus\(53);
\Mult0~380\ <= \Mult0~326_RESULTA_bus\(54);
\Mult0~381\ <= \Mult0~326_RESULTA_bus\(55);
\Mult0~382\ <= \Mult0~326_RESULTA_bus\(56);
\Mult0~383\ <= \Mult0~326_RESULTA_bus\(57);
\Mult0~384\ <= \Mult0~326_RESULTA_bus\(58);
\Mult0~385\ <= \Mult0~326_RESULTA_bus\(59);
\Mult0~386\ <= \Mult0~326_RESULTA_bus\(60);
\Mult0~387\ <= \Mult0~326_RESULTA_bus\(61);
\Mult0~388\ <= \Mult0~326_RESULTA_bus\(62);
\Mult0~389\ <= \Mult0~326_RESULTA_bus\(63);
\Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~29_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~29_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~25_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~21_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~17_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~13_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~9_sumout\;
\ALT_INV_Add3~9_sumout\ <= NOT \Add3~9_sumout\;
\ALT_INV_Add2~13_sumout\ <= NOT \Add2~13_sumout\;
\ALT_INV_Add2~9_sumout\ <= NOT \Add2~9_sumout\;
\ALT_INV_Mult0~670\ <= NOT \Mult0~670\;
\ALT_INV_Mult0~669\ <= NOT \Mult0~669\;
\ALT_INV_Mult0~668\ <= NOT \Mult0~668\;
\ALT_INV_Mult0~667\ <= NOT \Mult0~667\;
\ALT_INV_Mult0~666\ <= NOT \Mult0~666\;
\ALT_INV_Mult0~665\ <= NOT \Mult0~665\;
\ALT_INV_Mult0~664\ <= NOT \Mult0~664\;
\ALT_INV_Mult0~663\ <= NOT \Mult0~663\;
\ALT_INV_Mult0~662\ <= NOT \Mult0~662\;
\ALT_INV_Mult0~661\ <= NOT \Mult0~661\;
\ALT_INV_Mult0~660\ <= NOT \Mult0~660\;
\ALT_INV_Mult0~659\ <= NOT \Mult0~659\;
\ALT_INV_Mult0~mult_hlmac_resulta\ <= NOT \Mult0~mult_hlmac_resulta\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_8~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_9~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_8~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_8~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_10~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_9~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~9_sumout\;
\ALT_INV_Add5~13_sumout\ <= NOT \Add5~13_sumout\;
\ALT_INV_Add5~5_sumout\ <= NOT \Add5~5_sumout\;
\ALT_INV_SQRTROOT[31]~_Duplicate_2_q\ <= NOT \SQRTROOT[31]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[30]~_Duplicate_2_q\ <= NOT \SQRTROOT[30]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[29]~_Duplicate_2_q\ <= NOT \SQRTROOT[29]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[28]~_Duplicate_2_q\ <= NOT \SQRTROOT[28]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[27]~_Duplicate_2_q\ <= NOT \SQRTROOT[27]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[26]~_Duplicate_2_q\ <= NOT \SQRTROOT[26]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[25]~_Duplicate_2_q\ <= NOT \SQRTROOT[25]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[24]~_Duplicate_2_q\ <= NOT \SQRTROOT[24]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[23]~_Duplicate_2_q\ <= NOT \SQRTROOT[23]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[22]~_Duplicate_2_q\ <= NOT \SQRTROOT[22]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[21]~_Duplicate_2_q\ <= NOT \SQRTROOT[21]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[20]~_Duplicate_2_q\ <= NOT \SQRTROOT[20]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[19]~_Duplicate_2_q\ <= NOT \SQRTROOT[19]~_Duplicate_2_q\;
\ALT_INV_SQRTROOT[18]~_Duplicate_2_q\ <= NOT \SQRTROOT[18]~_Duplicate_2_q\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_8~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_9~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_11~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_10~9_sumout\;
\ALT_INV_Add3~5_sumout\ <= NOT \Add3~5_sumout\;
\ALT_INV_Add2~5_sumout\ <= NOT \Add2~5_sumout\;
\ALT_INV_Add2~1_sumout\ <= NOT \Add2~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~5_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~5_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~5_sumout\;
ALT_INV_SQRTROOT(17) <= NOT SQRTROOT(17);
ALT_INV_SQRTROOT(16) <= NOT SQRTROOT(16);
ALT_INV_SQRTROOT(15) <= NOT SQRTROOT(15);
ALT_INV_SQRTROOT(14) <= NOT SQRTROOT(14);
ALT_INV_SQRTROOT(13) <= NOT SQRTROOT(13);
ALT_INV_SQRTROOT(12) <= NOT SQRTROOT(12);
ALT_INV_SQRTROOT(11) <= NOT SQRTROOT(11);
ALT_INV_SQRTROOT(10) <= NOT SQRTROOT(10);
ALT_INV_SQRTROOT(9) <= NOT SQRTROOT(9);
ALT_INV_SQRTROOT(8) <= NOT SQRTROOT(8);
ALT_INV_SQRTROOT(7) <= NOT SQRTROOT(7);
ALT_INV_SQRTROOT(6) <= NOT SQRTROOT(6);
ALT_INV_SQRTROOT(5) <= NOT SQRTROOT(5);
ALT_INV_SQRTROOT(4) <= NOT SQRTROOT(4);
ALT_INV_SQRTROOT(2) <= NOT SQRTROOT(2);
ALT_INV_SQRTROOT(0) <= NOT SQRTROOT(0);
\ALT_INV_Mult2~418\ <= NOT \Mult2~418\;
\ALT_INV_Mult2~417\ <= NOT \Mult2~417\;
\ALT_INV_Mult2~416\ <= NOT \Mult2~416\;
\ALT_INV_Mult2~415\ <= NOT \Mult2~415\;
\ALT_INV_Mult2~414\ <= NOT \Mult2~414\;
\ALT_INV_Mult2~413\ <= NOT \Mult2~413\;
\ALT_INV_Mult2~412\ <= NOT \Mult2~412\;
\ALT_INV_Mult2~411\ <= NOT \Mult2~411\;
\ALT_INV_Mult2~410\ <= NOT \Mult2~410\;
\ALT_INV_Mult2~409\ <= NOT \Mult2~409\;
\ALT_INV_Mult2~408\ <= NOT \Mult2~408\;
\ALT_INV_Mult2~407\ <= NOT \Mult2~407\;
\ALT_INV_Mult2~406\ <= NOT \Mult2~406\;
\ALT_INV_Mult2~405_resulta\ <= NOT \Mult2~405_resulta\;
\Div0|auto_generated|divider|ALT_INV_op_1~77_sumout\ <= NOT \Div0|auto_generated|divider|op_1~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~73_sumout\ <= NOT \Div0|auto_generated|divider|op_1~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\ <= NOT \Div0|auto_generated|divider|op_1~69_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\ <= NOT \Div0|auto_generated|divider|op_1~65_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \Div0|auto_generated|divider|op_1~61_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \Div0|auto_generated|divider|op_1~57_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \Div0|auto_generated|divider|op_1~53_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \Div0|auto_generated|divider|op_1~49_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \Div0|auto_generated|divider|op_1~45_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \Div0|auto_generated|divider|op_1~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \Div0|auto_generated|divider|op_1~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \Div0|auto_generated|divider|op_1~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \Div0|auto_generated|divider|op_1~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \Div0|auto_generated|divider|op_1~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \Div0|auto_generated|divider|op_1~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \Div0|auto_generated|divider|op_1~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \Div0|auto_generated|divider|op_1~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \Div0|auto_generated|divider|op_1~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \Div0|auto_generated|divider|op_1~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~1_sumout\;
\Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \Div0|auto_generated|divider|op_1~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_26~1_sumout\;
\ALT_INV_Add3~1_sumout\ <= NOT \Add3~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_8~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_9~1_sumout\;
\ALT_INV_Add4~13_sumout\ <= NOT \Add4~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_10~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_8~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_11~1_sumout\;
\ALT_INV_Add4~5_sumout\ <= NOT \Add4~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~1_sumout\;
\ALT_INV_Mult2~43\ <= NOT \Mult2~43\;
\ALT_INV_Mult2~42\ <= NOT \Mult2~42\;
\ALT_INV_Mult2~41\ <= NOT \Mult2~41\;
\ALT_INV_Mult2~40\ <= NOT \Mult2~40\;
\ALT_INV_Mult2~39\ <= NOT \Mult2~39\;
\ALT_INV_Mult2~38\ <= NOT \Mult2~38\;
\ALT_INV_Mult2~37\ <= NOT \Mult2~37\;
\ALT_INV_Mult2~36\ <= NOT \Mult2~36\;
\ALT_INV_Mult2~35\ <= NOT \Mult2~35\;
\ALT_INV_Mult2~34\ <= NOT \Mult2~34\;
\ALT_INV_Mult2~33\ <= NOT \Mult2~33\;
\ALT_INV_Mult2~32\ <= NOT \Mult2~32\;
\ALT_INV_Mult2~31\ <= NOT \Mult2~31\;
\ALT_INV_Mult2~30\ <= NOT \Mult2~30\;
\ALT_INV_Mult2~29\ <= NOT \Mult2~29\;
\ALT_INV_Mult2~26\ <= NOT \Mult2~26\;
\ALT_INV_Mult2~13\ <= NOT \Mult2~13\;
\ALT_INV_Mult2~12_resulta\ <= NOT \Mult2~12_resulta\;
\ALT_INV_Mult2~1_sumout\ <= NOT \Mult2~1_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALT_INV_Add4~1_sumout\ <= NOT \Add4~1_sumout\;
\ALT_INV_Mult1~21\ <= NOT \Mult1~21\;
\ALT_INV_Mult1~20\ <= NOT \Mult1~20\;
\ALT_INV_Mult1~19\ <= NOT \Mult1~19\;
\ALT_INV_Mult1~18\ <= NOT \Mult1~18\;
\ALT_INV_Mult1~17\ <= NOT \Mult1~17\;
\ALT_INV_Mult1~16\ <= NOT \Mult1~16\;
\ALT_INV_Mult1~15\ <= NOT \Mult1~15\;
\ALT_INV_Mult1~14\ <= NOT \Mult1~14\;
\ALT_INV_Mult1~13\ <= NOT \Mult1~13\;
\ALT_INV_Mult1~12\ <= NOT \Mult1~12\;
\ALT_INV_Mult1~11\ <= NOT \Mult1~11\;
\ALT_INV_Mult1~10\ <= NOT \Mult1~10\;
\ALT_INV_Mult1~9\ <= NOT \Mult1~9\;
\ALT_INV_Mult1~8_resulta\ <= NOT \Mult1~8_resulta\;
\Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_9~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~1_sumout\;
\ALT_INV_Add7~1_sumout\ <= NOT \Add7~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_7~1_sumout\;
\ALT_INV_Mult3~21\ <= NOT \Mult3~21\;
\ALT_INV_Mult3~20\ <= NOT \Mult3~20\;
\ALT_INV_Mult3~19\ <= NOT \Mult3~19\;
\ALT_INV_Mult3~18\ <= NOT \Mult3~18\;
\ALT_INV_Mult3~17\ <= NOT \Mult3~17\;
\ALT_INV_Mult3~14\ <= NOT \Mult3~14\;
\ALT_INV_Mult3~13\ <= NOT \Mult3~13\;
\ALT_INV_Mult3~12\ <= NOT \Mult3~12\;
\ALT_INV_Mult3~11\ <= NOT \Mult3~11\;
\ALT_INV_Mult3~9\ <= NOT \Mult3~9\;
\ALT_INV_Mult3~8_resulta\ <= NOT \Mult3~8_resulta\;
\Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_3~1_sumout\;
\ALT_INV_Mult4~21\ <= NOT \Mult4~21\;
\ALT_INV_Mult4~20\ <= NOT \Mult4~20\;
\ALT_INV_Mult4~19\ <= NOT \Mult4~19\;
\ALT_INV_Mult4~18\ <= NOT \Mult4~18\;
\ALT_INV_Mult4~17\ <= NOT \Mult4~17\;
\ALT_INV_Mult4~8_resulta\ <= NOT \Mult4~8_resulta\;
ALT_INV_TEMPROOT2(19) <= NOT TEMPROOT2(19);
ALT_INV_TEMPROOT2(18) <= NOT TEMPROOT2(18);
ALT_INV_H_TO_S(18) <= NOT H_TO_S(18);
ALT_INV_TEMPROOT2(17) <= NOT TEMPROOT2(17);
ALT_INV_H_TO_S(17) <= NOT H_TO_S(17);
ALT_INV_TEMPROOT2(16) <= NOT TEMPROOT2(16);
ALT_INV_H_TO_S(16) <= NOT H_TO_S(16);
ALT_INV_TEMPROOT2(15) <= NOT TEMPROOT2(15);
ALT_INV_H_TO_S(15) <= NOT H_TO_S(15);
ALT_INV_TEMPROOT2(14) <= NOT TEMPROOT2(14);
ALT_INV_H_TO_S(14) <= NOT H_TO_S(14);
ALT_INV_TEMPROOT2(13) <= NOT TEMPROOT2(13);
ALT_INV_TEMPMUL(13) <= NOT TEMPMUL(13);
ALT_INV_DISTANCE(13) <= NOT DISTANCE(13);
ALT_INV_TEMPROOT2(12) <= NOT TEMPROOT2(12);
ALT_INV_TEMPMUL(12) <= NOT TEMPMUL(12);
ALT_INV_DISTANCE(12) <= NOT DISTANCE(12);
ALT_INV_TEMPROOT2(11) <= NOT TEMPROOT2(11);
ALT_INV_TEMPMUL(11) <= NOT TEMPMUL(11);
ALT_INV_DISTANCE(11) <= NOT DISTANCE(11);
ALT_INV_TEMPROOT2(10) <= NOT TEMPROOT2(10);
ALT_INV_TEMPMUL(10) <= NOT TEMPMUL(10);
ALT_INV_DISTANCE(10) <= NOT DISTANCE(10);
ALT_INV_TEMPROOT2(9) <= NOT TEMPROOT2(9);
ALT_INV_TEMPMUL(9) <= NOT TEMPMUL(9);
ALT_INV_DISTANCE(9) <= NOT DISTANCE(9);
ALT_INV_MS_TO_KMH(9) <= NOT MS_TO_KMH(9);
ALT_INV_C_TO_F(9) <= NOT C_TO_F(9);
ALT_INV_DISTANCE(8) <= NOT DISTANCE(8);
ALT_INV_C_TO_F(8) <= NOT C_TO_F(8);
ALT_INV_H_TO_S(8) <= NOT H_TO_S(8);
ALT_INV_MS_TO_KMH(8) <= NOT MS_TO_KMH(8);
ALT_INV_VOLT(8) <= NOT VOLT(8);
ALT_INV_TEMPROOT2(8) <= NOT TEMPROOT2(8);
ALT_INV_TEMPMUL(8) <= NOT TEMPMUL(8);
ALT_INV_DISTANCE(7) <= NOT DISTANCE(7);
ALT_INV_C_TO_F(7) <= NOT C_TO_F(7);
ALT_INV_H_TO_S(7) <= NOT H_TO_S(7);
ALT_INV_C_TO_K(7) <= NOT C_TO_K(7);
ALT_INV_MS_TO_KMH(7) <= NOT MS_TO_KMH(7);
ALT_INV_VOLT(7) <= NOT VOLT(7);
ALT_INV_TEMPROOT2(7) <= NOT TEMPROOT2(7);
ALT_INV_TEMPMUL(7) <= NOT TEMPMUL(7);
ALT_INV_TEMPSUB(10) <= NOT TEMPSUB(10);
ALT_INV_MS_TO_KMH(6) <= NOT MS_TO_KMH(6);
ALT_INV_C_TO_R(6) <= NOT C_TO_R(6);
ALT_INV_C_TO_K(6) <= NOT C_TO_K(6);
ALT_INV_DISTANCE(6) <= NOT DISTANCE(6);
ALT_INV_H_TO_S(6) <= NOT H_TO_S(6);
ALT_INV_C_TO_F(6) <= NOT C_TO_F(6);
ALT_INV_VOLT(6) <= NOT VOLT(6);
ALT_INV_TEMPMUL(6) <= NOT TEMPMUL(6);
ALT_INV_TEMPSUB(6) <= NOT TEMPSUB(6);
ALT_INV_TEMPROOT2(6) <= NOT TEMPROOT2(6);
ALT_INV_MS_TO_KMH(5) <= NOT MS_TO_KMH(5);
ALT_INV_C_TO_R(5) <= NOT C_TO_R(5);
ALT_INV_C_TO_K(5) <= NOT C_TO_K(5);
ALT_INV_DISTANCE(5) <= NOT DISTANCE(5);
ALT_INV_H_TO_S(5) <= NOT H_TO_S(5);
ALT_INV_C_TO_F(5) <= NOT C_TO_F(5);
ALT_INV_VOLT(5) <= NOT VOLT(5);
ALT_INV_TEMPMUL(5) <= NOT TEMPMUL(5);
ALT_INV_TEMPSUB(5) <= NOT TEMPSUB(5);
ALT_INV_TEMPROOT2(5) <= NOT TEMPROOT2(5);
ALT_INV_MS_TO_KMH(4) <= NOT MS_TO_KMH(4);
ALT_INV_C_TO_R(4) <= NOT C_TO_R(4);
ALT_INV_C_TO_K(4) <= NOT C_TO_K(4);
ALT_INV_DISTANCE(4) <= NOT DISTANCE(4);
ALT_INV_H_TO_S(4) <= NOT H_TO_S(4);
ALT_INV_C_TO_F(4) <= NOT C_TO_F(4);
ALT_INV_VOLT(4) <= NOT VOLT(4);
ALT_INV_TEMPMUL(4) <= NOT TEMPMUL(4);
ALT_INV_TEMPSUB(4) <= NOT TEMPSUB(4);
ALT_INV_TEMPROOT2(4) <= NOT TEMPROOT2(4);
ALT_INV_MS_TO_KMH(3) <= NOT MS_TO_KMH(3);
ALT_INV_C_TO_R(3) <= NOT C_TO_R(3);
ALT_INV_C_TO_K(3) <= NOT C_TO_K(3);
ALT_INV_DISTANCE(3) <= NOT DISTANCE(3);
ALT_INV_H_TO_S(3) <= NOT H_TO_S(3);
ALT_INV_C_TO_F(3) <= NOT C_TO_F(3);
ALT_INV_VOLT(3) <= NOT VOLT(3);
ALT_INV_TEMPMUL(3) <= NOT TEMPMUL(3);
ALT_INV_TEMPSUB(3) <= NOT TEMPSUB(3);
ALT_INV_MS_TO_KMH(2) <= NOT MS_TO_KMH(2);
ALT_INV_C_TO_R(2) <= NOT C_TO_R(2);
ALT_INV_C_TO_K(2) <= NOT C_TO_K(2);
ALT_INV_DISTANCE(2) <= NOT DISTANCE(2);
ALT_INV_H_TO_S(2) <= NOT H_TO_S(2);
ALT_INV_C_TO_F(2) <= NOT C_TO_F(2);
ALT_INV_VOLT(2) <= NOT VOLT(2);
ALT_INV_TEMPMUL(2) <= NOT TEMPMUL(2);
ALT_INV_TEMPSUB(2) <= NOT TEMPSUB(2);
ALT_INV_TEMPROOT2(2) <= NOT TEMPROOT2(2);
ALT_INV_MS_TO_KMH(1) <= NOT MS_TO_KMH(1);
ALT_INV_C_TO_R(1) <= NOT C_TO_R(1);
ALT_INV_C_TO_K(1) <= NOT C_TO_K(1);
ALT_INV_DISTANCE(1) <= NOT DISTANCE(1);
ALT_INV_H_TO_S(1) <= NOT H_TO_S(1);
ALT_INV_C_TO_F(1) <= NOT C_TO_F(1);
ALT_INV_VOLT(1) <= NOT VOLT(1);
ALT_INV_TEMPMUL(1) <= NOT TEMPMUL(1);
ALT_INV_TEMPSUB(1) <= NOT TEMPSUB(1);
ALT_INV_TEMPROOT(21) <= NOT TEMPROOT(21);
ALT_INV_TEMPROOT(20) <= NOT TEMPROOT(20);
ALT_INV_TEMPROOT(19) <= NOT TEMPROOT(19);
ALT_INV_TEMPROOT(17) <= NOT TEMPROOT(17);
ALT_INV_TEMPROOT(4) <= NOT TEMPROOT(4);
ALT_INV_TEMPROOT(16) <= NOT TEMPROOT(16);
ALT_INV_TEMPROOT(15) <= NOT TEMPROOT(15);
ALT_INV_TEMPROOT(14) <= NOT TEMPROOT(14);
ALT_INV_TEMPROOT(13) <= NOT TEMPROOT(13);
ALT_INV_TEMPROOT(12) <= NOT TEMPROOT(12);
ALT_INV_TEMPROOT(11) <= NOT TEMPROOT(11);
ALT_INV_TEMPROOT(22) <= NOT TEMPROOT(22);
ALT_INV_TEMPROOT(23) <= NOT TEMPROOT(23);
ALT_INV_TEMPROOT(24) <= NOT TEMPROOT(24);
ALT_INV_TEMPROOT(18) <= NOT TEMPROOT(18);
ALT_INV_TEMPROOT(6) <= NOT TEMPROOT(6);
ALT_INV_TEMPROOT(30) <= NOT TEMPROOT(30);
ALT_INV_TEMPROOT(10) <= NOT TEMPROOT(10);
ALT_INV_TEMPROOT(26) <= NOT TEMPROOT(26);
ALT_INV_TEMPROOT(7) <= NOT TEMPROOT(7);
ALT_INV_TEMPROOT(27) <= NOT TEMPROOT(27);
ALT_INV_TEMPROOT(28) <= NOT TEMPROOT(28);
ALT_INV_TEMPROOT(29) <= NOT TEMPROOT(29);
ALT_INV_TEMPROOT(3) <= NOT TEMPROOT(3);
ALT_INV_TEMPROOT(2) <= NOT TEMPROOT(2);
ALT_INV_TEMPROOT(1) <= NOT TEMPROOT(1);
ALT_INV_TEMPROOT(25) <= NOT TEMPROOT(25);
ALT_INV_TEMPROOT(8) <= NOT TEMPROOT(8);
ALT_INV_TEMPROOT(9) <= NOT TEMPROOT(9);
ALT_INV_TEMPROOT(5) <= NOT TEMPROOT(5);
\ALT_INV_SQRTROOT[19]~SCLR_LUT_combout\ <= NOT \SQRTROOT[19]~SCLR_LUT_combout\;
\ALT_INV_SQRTROOT[18]~SCLR_LUT_combout\ <= NOT \SQRTROOT[18]~SCLR_LUT_combout\;
\ALT_INV_SEL1[1]~input_o\ <= NOT \SEL1[1]~input_o\;
\ALT_INV_SEL1[0]~input_o\ <= NOT \SEL1[0]~input_o\;
\ALT_INV_SEL1[2]~input_o\ <= NOT \SEL1[2]~input_o\;
\ALT_INV_SEL2[1]~input_o\ <= NOT \SEL2[1]~input_o\;
\ALT_INV_SEL2[0]~input_o\ <= NOT \SEL2[0]~input_o\;
\ALT_INV_SEL2[2]~input_o\ <= NOT \SEL2[2]~input_o\;
\ALT_INV_SEL2[3]~input_o\ <= NOT \SEL2[3]~input_o\;
\ALT_INV_MODE~input_o\ <= NOT \MODE~input_o\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~290_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[261]~290_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~289_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[261]~289_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~288_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[262]~288_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[252]~287_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[252]~286_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~285_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[263]~285_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[253]~284_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[243]~283_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[243]~282_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~281_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[263]~281_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[28]~16_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[28]~16_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~280_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[264]~280_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[254]~279_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[244]~278_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[234]~277_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[234]~276_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[254]~275_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~15_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[29]~15_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[21]~14_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~274_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[60]~274_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[50]~273_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[40]~272_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[30]~271_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[20]~270_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[10]~269_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[0]~268_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[10]~267_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[30]~266_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[50]~265_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~264_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[60]~264_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~263_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[69]~263_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[59]~262_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[49]~261_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[39]~260_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[29]~259_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[19]~258_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[9]~257_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[49]~256_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~255_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[69]~255_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~254_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[78]~254_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[68]~253_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[58]~252_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[48]~251_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[38]~250_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[28]~249_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[18]~248_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[58]~247_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~246_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[78]~246_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~245_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[87]~245_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[77]~244_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[67]~243_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[57]~242_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[47]~241_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[37]~240_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[27]~239_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[47]~238_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[67]~237_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~236_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[87]~236_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~235_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[265]~235_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[255]~234_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[245]~233_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[235]~232_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[225]~231_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[225]~230_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[245]~229_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~228_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[265]~228_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[30]~13_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[22]~12_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[14]~11_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~227_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[266]~227_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[256]~226_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[246]~225_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[236]~224_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[226]~223_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[216]~222_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[216]~221_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[236]~220_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[256]~219_combout\;
ALT_INV_PECAHAN_BULAT(31) <= NOT PECAHAN_BULAT(31);
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~22_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~21_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[17]~21_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~20_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[13]~20_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~20_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[21]~20_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~19_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[25]~19_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~18_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[29]~18_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~13_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~13_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~17_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[25]~17_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~12_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[21]~12_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~16_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[29]~16_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[24]~11_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~17_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[36]~17_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[31]~10_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[31]~10_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[23]~9_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[15]~8_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[7]~7_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~15_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[37]~15_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~218_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[96]~218_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[86]~217_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[76]~216_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[66]~215_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[56]~214_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[46]~213_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[36]~212_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[56]~211_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[76]~210_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~209_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[96]~209_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~208_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[105]~208_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[95]~207_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[85]~206_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[75]~205_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[65]~204_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[55]~203_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[45]~202_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[45]~201_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[65]~200_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[85]~199_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~198_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[105]~198_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~197_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[114]~197_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[104]~196_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[94]~195_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[84]~194_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[74]~193_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[64]~192_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[54]~191_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[54]~190_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[74]~189_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[94]~188_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~187_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[114]~187_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~186_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[123]~186_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[113]~185_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[103]~184_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[93]~183_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[83]~182_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[73]~181_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[63]~180_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[63]~179_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[83]~178_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[103]~177_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~176_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~175_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[132]~175_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[122]~174_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[112]~173_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[102]~172_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[92]~171_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[82]~170_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[72]~169_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[72]~168_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[92]~167_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[112]~166_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~165_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[132]~165_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~164_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[141]~164_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[131]~163_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[121]~162_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[111]~161_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[101]~160_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[91]~159_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[81]~158_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[81]~157_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[101]~156_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[121]~155_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~154_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[141]~154_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~153_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[150]~153_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[140]~152_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[130]~151_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[120]~150_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[110]~149_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[100]~148_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[90]~147_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[90]~146_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[110]~145_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[130]~144_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~143_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[150]~143_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~142_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[159]~142_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[149]~141_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[139]~140_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[129]~139_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[119]~138_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[109]~137_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[99]~136_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[99]~135_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[119]~134_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[139]~133_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~132_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[159]~132_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~131_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[168]~131_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[158]~130_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[148]~129_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[138]~128_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[128]~127_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[118]~126_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[108]~125_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[108]~124_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[128]~123_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[148]~122_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[168]~121_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~120_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[177]~120_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[167]~119_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[157]~118_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[147]~117_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[137]~116_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[127]~115_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[117]~114_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[117]~113_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[137]~112_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[157]~111_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~110_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[177]~110_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~109_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[186]~109_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[176]~108_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[166]~107_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[156]~106_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[146]~105_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[136]~104_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[126]~103_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[126]~102_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[146]~101_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[166]~100_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~99_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[186]~99_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~98_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[195]~98_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[185]~97_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[175]~96_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[165]~95_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[155]~94_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[145]~93_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[135]~92_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[135]~91_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[155]~90_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[175]~89_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~88_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[195]~88_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~87_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[204]~87_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[194]~86_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[184]~85_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[174]~84_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[164]~83_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[154]~82_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[144]~81_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[144]~80_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[164]~79_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[184]~78_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~77_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[204]~77_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~76_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[213]~76_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[203]~75_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[193]~74_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[183]~73_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[173]~72_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[163]~71_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[153]~70_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[153]~69_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[173]~68_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[193]~67_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~66_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[213]~66_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~65_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[222]~65_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[212]~64_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[202]~63_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[192]~62_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[182]~61_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[172]~60_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[162]~59_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[162]~58_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[182]~57_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[202]~56_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~55_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[222]~55_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~54_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[231]~54_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[221]~53_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[211]~52_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[201]~51_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[191]~50_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[181]~49_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[171]~48_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[171]~47_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[191]~46_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[211]~45_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~44_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[231]~44_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~43_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[240]~43_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[230]~42_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[220]~41_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[210]~40_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[200]~39_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[190]~38_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[180]~37_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[180]~36_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[200]~35_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[220]~34_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~33_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[240]~33_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[249]~32_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[239]~31_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[229]~30_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[219]~29_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[209]~28_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[199]~27_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[189]~26_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[189]~25_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[209]~24_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[229]~23_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[249]~22_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[258]~21_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[248]~20_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[238]~19_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[228]~18_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[218]~17_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[208]~16_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[198]~15_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[198]~14_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[218]~13_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[238]~12_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[258]~11_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[267]~10_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[257]~9_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[247]~8_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[237]~7_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[227]~6_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[217]~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[207]~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[207]~3_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[227]~2_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[247]~1_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[267]~0_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~16_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[10]~16_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[10]~14_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[10]~14_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[9]~15_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[13]~14_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[13]~13_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[9]~13_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[9]~13_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[17]~12_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[17]~11_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[10]~10_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[10]~10_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[13]~12_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[13]~11_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[21]~10_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[21]~9_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[9]~9_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[9]~9_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~10_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[25]~8_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[25]~7_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[13]~8_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[13]~7_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[21]~8_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[21]~7_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[29]~6_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[29]~5_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~6_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~5_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[25]~6_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[25]~5_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~4_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[33]~4_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[28]~3_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[33]~2_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[21]~4_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[21]~3_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[29]~4_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[29]~3_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~2_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[25]~2_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[20]~1_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~0_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[25]~0_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~1_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[42]~1_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[37]~0_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[32]~6_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[32]~6_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[24]~5_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[16]~4_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[8]~3_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[0]~2_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[8]~1_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[24]~0_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[33]~2_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[28]~1_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[33]~0_combout\;
ALT_INV_SQRTROOT(3) <= NOT SQRTROOT(3);
ALT_INV_SQRTROOT(1) <= NOT SQRTROOT(1);
\ALT_INV_Mux470~0_combout\ <= NOT \Mux470~0_combout\;
\ALT_INV_TEMPDIV[0]~0_combout\ <= NOT \TEMPDIV[0]~0_combout\;
\ALT_INV_SUM[1]~77_combout\ <= NOT \SUM[1]~77_combout\;
ALT_INV_PECAHAN_KOMA(0) <= NOT PECAHAN_KOMA(0);
\ALT_INV_SUM[18]~74_combout\ <= NOT \SUM[18]~74_combout\;
\ALT_INV_SUM[17]~72_combout\ <= NOT \SUM[17]~72_combout\;
\ALT_INV_SUM[16]~70_combout\ <= NOT \SUM[16]~70_combout\;
\ALT_INV_SUM[15]~68_combout\ <= NOT \SUM[15]~68_combout\;
\ALT_INV_SUM[14]~66_combout\ <= NOT \SUM[14]~66_combout\;
\ALT_INV_C_TO_R[1]~0_combout\ <= NOT \C_TO_R[1]~0_combout\;
\ALT_INV_SUM[14]~65_combout\ <= NOT \SUM[14]~65_combout\;
\ALT_INV_SUM[14]~64_combout\ <= NOT \SUM[14]~64_combout\;
ALT_INV_VOLT(13) <= NOT VOLT(13);
ALT_INV_TEMPPOW(13) <= NOT TEMPPOW(13);
\ALT_INV_SUM[13]~62_combout\ <= NOT \SUM[13]~62_combout\;
\ALT_INV_SUM[13]~61_combout\ <= NOT \SUM[13]~61_combout\;
ALT_INV_H_TO_S(13) <= NOT H_TO_S(13);
ALT_INV_VOLT(12) <= NOT VOLT(12);
ALT_INV_TEMPPOW(12) <= NOT TEMPPOW(12);
\ALT_INV_SUM[12]~59_combout\ <= NOT \SUM[12]~59_combout\;
\ALT_INV_SUM[12]~58_combout\ <= NOT \SUM[12]~58_combout\;
ALT_INV_H_TO_S(12) <= NOT H_TO_S(12);
ALT_INV_VOLT(11) <= NOT VOLT(11);
ALT_INV_TEMPPOW(11) <= NOT TEMPPOW(11);
\ALT_INV_SUM[11]~56_combout\ <= NOT \SUM[11]~56_combout\;
\ALT_INV_SUM[11]~55_combout\ <= NOT \SUM[11]~55_combout\;
ALT_INV_H_TO_S(11) <= NOT H_TO_S(11);
ALT_INV_VOLT(10) <= NOT VOLT(10);
ALT_INV_TEMPPOW(10) <= NOT TEMPPOW(10);
\ALT_INV_SUM[10]~53_combout\ <= NOT \SUM[10]~53_combout\;
\ALT_INV_SUM[10]~52_combout\ <= NOT \SUM[10]~52_combout\;
ALT_INV_H_TO_S(10) <= NOT H_TO_S(10);
\ALT_INV_MS_TO_KMH[1]~0_combout\ <= NOT \MS_TO_KMH[1]~0_combout\;
\ALT_INV_SUM[9]~50_combout\ <= NOT \SUM[9]~50_combout\;
ALT_INV_VOLT(9) <= NOT VOLT(9);
ALT_INV_TEMPPOW(9) <= NOT TEMPPOW(9);
\ALT_INV_SUM[9]~49_combout\ <= NOT \SUM[9]~49_combout\;
\ALT_INV_SUM[9]~48_combout\ <= NOT \SUM[9]~48_combout\;
ALT_INV_H_TO_S(9) <= NOT H_TO_S(9);
\ALT_INV_SUM[8]~47_combout\ <= NOT \SUM[8]~47_combout\;
\ALT_INV_Mux327~0_combout\ <= NOT \Mux327~0_combout\;
ALT_INV_C_TO_K(8) <= NOT C_TO_K(8);
\ALT_INV_SUM[8]~46_combout\ <= NOT \SUM[8]~46_combout\;
ALT_INV_TEMPPOW(8) <= NOT TEMPPOW(8);
\ALT_INV_SUM[7]~45_combout\ <= NOT \SUM[7]~45_combout\;
\ALT_INV_Mux328~0_combout\ <= NOT \Mux328~0_combout\;
\ALT_INV_Mux495~0_combout\ <= NOT \Mux495~0_combout\;
\ALT_INV_SUM[7]~44_combout\ <= NOT \SUM[7]~44_combout\;
ALT_INV_TEMPPOW(7) <= NOT TEMPPOW(7);
\ALT_INV_SUM[7]~43_combout\ <= NOT \SUM[7]~43_combout\;
\ALT_INV_SUM[6]~41_combout\ <= NOT \SUM[6]~41_combout\;
\ALT_INV_SUM[6]~40_combout\ <= NOT \SUM[6]~40_combout\;
\ALT_INV_SUM[6]~39_combout\ <= NOT \SUM[6]~39_combout\;
ALT_INV_DEBIT(6) <= NOT DEBIT(6);
\ALT_INV_SUM[6]~38_combout\ <= NOT \SUM[6]~38_combout\;
\ALT_INV_SUM[6]~37_combout\ <= NOT \SUM[6]~37_combout\;
ALT_INV_TEMPPOW(6) <= NOT TEMPPOW(6);
ALT_INV_PECAHAN_BULAT(6) <= NOT PECAHAN_BULAT(6);
ALT_INV_TEMPDIV(6) <= NOT TEMPDIV(6);
\ALT_INV_SUM[5]~35_combout\ <= NOT \SUM[5]~35_combout\;
\ALT_INV_SUM[5]~34_combout\ <= NOT \SUM[5]~34_combout\;
\ALT_INV_SUM[5]~33_combout\ <= NOT \SUM[5]~33_combout\;
ALT_INV_DEBIT(5) <= NOT DEBIT(5);
\ALT_INV_SUM[5]~32_combout\ <= NOT \SUM[5]~32_combout\;
\ALT_INV_SUM[5]~31_combout\ <= NOT \SUM[5]~31_combout\;
ALT_INV_TEMPPOW(5) <= NOT TEMPPOW(5);
ALT_INV_PECAHAN_BULAT(5) <= NOT PECAHAN_BULAT(5);
ALT_INV_TEMPDIV(5) <= NOT TEMPDIV(5);
\ALT_INV_SUM[4]~29_combout\ <= NOT \SUM[4]~29_combout\;
\ALT_INV_SUM[4]~28_combout\ <= NOT \SUM[4]~28_combout\;
\ALT_INV_SUM[4]~27_combout\ <= NOT \SUM[4]~27_combout\;
ALT_INV_DEBIT(4) <= NOT DEBIT(4);
\ALT_INV_SUM[4]~26_combout\ <= NOT \SUM[4]~26_combout\;
\ALT_INV_SUM[4]~25_combout\ <= NOT \SUM[4]~25_combout\;
ALT_INV_TEMPPOW(4) <= NOT TEMPPOW(4);
ALT_INV_PECAHAN_BULAT(4) <= NOT PECAHAN_BULAT(4);
ALT_INV_TEMPDIV(4) <= NOT TEMPDIV(4);
\ALT_INV_SUM[3]~23_combout\ <= NOT \SUM[3]~23_combout\;
\ALT_INV_SUM[3]~22_combout\ <= NOT \SUM[3]~22_combout\;
\ALT_INV_SUM[3]~21_combout\ <= NOT \SUM[3]~21_combout\;
ALT_INV_DEBIT(3) <= NOT DEBIT(3);
\ALT_INV_SUM[3]~20_combout\ <= NOT \SUM[3]~20_combout\;
\ALT_INV_SUM[3]~19_combout\ <= NOT \SUM[3]~19_combout\;
ALT_INV_TEMPROOT2(3) <= NOT TEMPROOT2(3);
ALT_INV_TEMPPOW(3) <= NOT TEMPPOW(3);
ALT_INV_PECAHAN_BULAT(3) <= NOT PECAHAN_BULAT(3);
ALT_INV_TEMPDIV(3) <= NOT TEMPDIV(3);
\ALT_INV_SUM[2]~17_combout\ <= NOT \SUM[2]~17_combout\;
\ALT_INV_SUM[2]~16_combout\ <= NOT \SUM[2]~16_combout\;
\ALT_INV_SUM[2]~15_combout\ <= NOT \SUM[2]~15_combout\;
ALT_INV_DEBIT(2) <= NOT DEBIT(2);
\ALT_INV_SUM[2]~14_combout\ <= NOT \SUM[2]~14_combout\;
\ALT_INV_SUM[2]~13_combout\ <= NOT \SUM[2]~13_combout\;
ALT_INV_TEMPPOW(2) <= NOT TEMPPOW(2);
ALT_INV_PECAHAN_BULAT(2) <= NOT PECAHAN_BULAT(2);
ALT_INV_TEMPDIV(2) <= NOT TEMPDIV(2);
\ALT_INV_SUM[1]~11_combout\ <= NOT \SUM[1]~11_combout\;
\ALT_INV_SUM[1]~10_combout\ <= NOT \SUM[1]~10_combout\;
\ALT_INV_SUM[1]~9_combout\ <= NOT \SUM[1]~9_combout\;
ALT_INV_DEBIT(1) <= NOT DEBIT(1);
\ALT_INV_SUM[1]~8_combout\ <= NOT \SUM[1]~8_combout\;
\ALT_INV_SUM[1]~7_combout\ <= NOT \SUM[1]~7_combout\;
ALT_INV_TEMPROOT2(1) <= NOT TEMPROOT2(1);
ALT_INV_TEMPPOW(1) <= NOT TEMPPOW(1);
ALT_INV_PECAHAN_BULAT(1) <= NOT PECAHAN_BULAT(1);
ALT_INV_TEMPDIV(1) <= NOT TEMPDIV(1);
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
ALT_INV_TEMPROOT(0) <= NOT TEMPROOT(0);
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
ALT_INV_TEMPROOT(31) <= NOT TEMPROOT(31);
\ALT_INV_SUM[0]~4_combout\ <= NOT \SUM[0]~4_combout\;
ALT_INV_TEMPMUL(0) <= NOT TEMPMUL(0);
ALT_INV_TEMPADD(0) <= NOT TEMPADD(0);
ALT_INV_TEMPSUB(0) <= NOT TEMPSUB(0);
\ALT_INV_SUM[0]~3_combout\ <= NOT \SUM[0]~3_combout\;
ALT_INV_TEMPROOT2(0) <= NOT TEMPROOT2(0);
ALT_INV_TEMPPOW(0) <= NOT TEMPPOW(0);
ALT_INV_PECAHAN_BULAT(0) <= NOT PECAHAN_BULAT(0);
ALT_INV_TEMPDIV(0) <= NOT TEMPDIV(0);
\ALT_INV_SUM[0]~2_combout\ <= NOT \SUM[0]~2_combout\;
\ALT_INV_SUM[0]~1_combout\ <= NOT \SUM[0]~1_combout\;
ALT_INV_C_TO_R(0) <= NOT C_TO_R(0);
ALT_INV_MS_TO_KMH(0) <= NOT MS_TO_KMH(0);
ALT_INV_C_TO_K(0) <= NOT C_TO_K(0);
\ALT_INV_SUM[0]~0_combout\ <= NOT \SUM[0]~0_combout\;
ALT_INV_DEBIT(0) <= NOT DEBIT(0);
ALT_INV_DISTANCE(0) <= NOT DISTANCE(0);
ALT_INV_H_TO_S(0) <= NOT H_TO_S(0);
ALT_INV_C_TO_F(0) <= NOT C_TO_F(0);
ALT_INV_VOLT(0) <= NOT VOLT(0);
\ALT_INV_SUM[8]~reg0_q\ <= NOT \SUM[8]~reg0_q\;
\ALT_INV_SUM[7]~reg0_q\ <= NOT \SUM[7]~reg0_q\;
\ALT_INV_Mux328~1_combout\ <= NOT \Mux328~1_combout\;
\ALT_INV_Mux327~1_combout\ <= NOT \Mux327~1_combout\;
\ALT_INV_SUM[9]~94_combout\ <= NOT \SUM[9]~94_combout\;
\ALT_INV_SUM[10]~90_combout\ <= NOT \SUM[10]~90_combout\;
\ALT_INV_SUM[11]~86_combout\ <= NOT \SUM[11]~86_combout\;
\ALT_INV_SUM[12]~82_combout\ <= NOT \SUM[12]~82_combout\;
\ALT_INV_SUM[13]~78_combout\ <= NOT \SUM[13]~78_combout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\;
\ALT_INV_Add2~125_sumout\ <= NOT \Add2~125_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\;
\ALT_INV_Add2~121_sumout\ <= NOT \Add2~121_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~37_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\;
\ALT_INV_Add3~113_sumout\ <= NOT \Add3~113_sumout\;
\ALT_INV_Add2~117_sumout\ <= NOT \Add2~117_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~37_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\;
\ALT_INV_Add3~109_sumout\ <= NOT \Add3~109_sumout\;
\ALT_INV_Add2~113_sumout\ <= NOT \Add2~113_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\;
\ALT_INV_Add3~105_sumout\ <= NOT \Add3~105_sumout\;
\ALT_INV_Add2~109_sumout\ <= NOT \Add2~109_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~29_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~25_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\;
\ALT_INV_Add3~101_sumout\ <= NOT \Add3~101_sumout\;
\ALT_INV_Add2~105_sumout\ <= NOT \Add2~105_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~25_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~21_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~21_sumout\;
\ALT_INV_Add2~101_sumout\ <= NOT \Add2~101_sumout\;
\ALT_INV_Add2~97_sumout\ <= NOT \Add2~97_sumout\;
\ALT_INV_Add2~93_sumout\ <= NOT \Add2~93_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~17_sumout\;
\ALT_INV_Add2~89_sumout\ <= NOT \Add2~89_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~37_sumout\;
\ALT_INV_Add2~85_sumout\ <= NOT \Add2~85_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~37_sumout\;
\ALT_INV_Add2~81_sumout\ <= NOT \Add2~81_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~1_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~41_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~37_sumout\;
\ALT_INV_Add2~77_sumout\ <= NOT \Add2~77_sumout\;
\ALT_INV_Add2~73_sumout\ <= NOT \Add2~73_sumout\;
\ALT_INV_Add2~69_sumout\ <= NOT \Add2~69_sumout\;
\ALT_INV_Add2~65_sumout\ <= NOT \Add2~65_sumout\;
\ALT_INV_Add2~61_sumout\ <= NOT \Add2~61_sumout\;
\ALT_INV_Add2~57_sumout\ <= NOT \Add2~57_sumout\;
\ALT_INV_Add2~53_sumout\ <= NOT \Add2~53_sumout\;
\ALT_INV_Add2~49_sumout\ <= NOT \Add2~49_sumout\;
\ALT_INV_Add2~45_sumout\ <= NOT \Add2~45_sumout\;
\ALT_INV_Add2~41_sumout\ <= NOT \Add2~41_sumout\;
\ALT_INV_Add2~37_sumout\ <= NOT \Add2~37_sumout\;
\ALT_INV_Add2~33_sumout\ <= NOT \Add2~33_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\;
\ALT_INV_Add3~97_sumout\ <= NOT \Add3~97_sumout\;
\ALT_INV_Add2~29_sumout\ <= NOT \Add2~29_sumout\;
\ALT_INV_Add2~25_sumout\ <= NOT \Add2~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~21_sumout\;
\ALT_INV_Add2~21_sumout\ <= NOT \Add2~21_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_11~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~9_sumout\;
\ALT_INV_Add3~93_sumout\ <= NOT \Add3~93_sumout\;
\ALT_INV_Add3~89_sumout\ <= NOT \Add3~89_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~13_sumout\;
\ALT_INV_Add3~85_sumout\ <= NOT \Add3~85_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~17_sumout\;
\ALT_INV_Add3~81_sumout\ <= NOT \Add3~81_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~21_sumout\;
\ALT_INV_Add3~77_sumout\ <= NOT \Add3~77_sumout\;
\ALT_INV_Add3~73_sumout\ <= NOT \Add3~73_sumout\;
\ALT_INV_Add3~69_sumout\ <= NOT \Add3~69_sumout\;
\ALT_INV_Add3~65_sumout\ <= NOT \Add3~65_sumout\;
\ALT_INV_Add3~61_sumout\ <= NOT \Add3~61_sumout\;
\ALT_INV_Add3~57_sumout\ <= NOT \Add3~57_sumout\;
\ALT_INV_Add3~53_sumout\ <= NOT \Add3~53_sumout\;
\ALT_INV_Add3~49_sumout\ <= NOT \Add3~49_sumout\;
\ALT_INV_Add3~45_sumout\ <= NOT \Add3~45_sumout\;
\ALT_INV_Add3~41_sumout\ <= NOT \Add3~41_sumout\;
\ALT_INV_Add3~37_sumout\ <= NOT \Add3~37_sumout\;
\ALT_INV_Add3~33_sumout\ <= NOT \Add3~33_sumout\;
\ALT_INV_Add3~29_sumout\ <= NOT \Add3~29_sumout\;
\ALT_INV_Add3~25_sumout\ <= NOT \Add3~25_sumout\;
\ALT_INV_Add3~21_sumout\ <= NOT \Add3~21_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\;
\ALT_INV_Add3~17_sumout\ <= NOT \Add3~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~37_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~17_sumout\;
\ALT_INV_Add3~13_sumout\ <= NOT \Add3~13_sumout\;
\ALT_INV_Add2~17_sumout\ <= NOT \Add2~17_sumout\;
\ALT_INV_Mult0~343\ <= NOT \Mult0~343\;
\ALT_INV_Mult0~342\ <= NOT \Mult0~342\;
\ALT_INV_Mult0~341\ <= NOT \Mult0~341\;
\ALT_INV_Mult0~340\ <= NOT \Mult0~340\;
\ALT_INV_Mult0~339\ <= NOT \Mult0~339\;
\ALT_INV_Mult0~338\ <= NOT \Mult0~338\;
\ALT_INV_Mult0~337\ <= NOT \Mult0~337\;
\ALT_INV_Mult0~336\ <= NOT \Mult0~336\;
\ALT_INV_Mult0~335\ <= NOT \Mult0~335\;
\ALT_INV_Mult0~334\ <= NOT \Mult0~334\;
\ALT_INV_Mult0~333\ <= NOT \Mult0~333\;
\ALT_INV_Mult0~332\ <= NOT \Mult0~332\;
\ALT_INV_Mult0~331\ <= NOT \Mult0~331\;
\ALT_INV_Mult0~330\ <= NOT \Mult0~330\;
\ALT_INV_Mult0~329\ <= NOT \Mult0~329\;
\ALT_INV_Mult0~328\ <= NOT \Mult0~328\;
\ALT_INV_Mult0~327\ <= NOT \Mult0~327\;
\ALT_INV_Mult0~326_resulta\ <= NOT \Mult0~326_resulta\;
\Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~13_sumout\;
\ALT_INV_Add5~125_sumout\ <= NOT \Add5~125_sumout\;
\ALT_INV_Add5~121_sumout\ <= NOT \Add5~121_sumout\;
\ALT_INV_Add5~117_sumout\ <= NOT \Add5~117_sumout\;
\ALT_INV_Add5~113_sumout\ <= NOT \Add5~113_sumout\;
\ALT_INV_Add5~109_sumout\ <= NOT \Add5~109_sumout\;
\ALT_INV_Add5~105_sumout\ <= NOT \Add5~105_sumout\;
\ALT_INV_Add5~101_sumout\ <= NOT \Add5~101_sumout\;
\ALT_INV_Add5~97_sumout\ <= NOT \Add5~97_sumout\;
\ALT_INV_Add5~93_sumout\ <= NOT \Add5~93_sumout\;
\ALT_INV_Add5~89_sumout\ <= NOT \Add5~89_sumout\;
\ALT_INV_Add5~85_sumout\ <= NOT \Add5~85_sumout\;
\ALT_INV_Add5~81_sumout\ <= NOT \Add5~81_sumout\;
\ALT_INV_Add5~77_sumout\ <= NOT \Add5~77_sumout\;
\ALT_INV_Add5~73_sumout\ <= NOT \Add5~73_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_8~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_11~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_10~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~1_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_32~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~29_sumout\;
\Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ <= NOT \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~9_sumout\;

-- Location: IOOBUF_X78_Y81_N36
\SUM[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(0));

-- Location: IOOBUF_X82_Y81_N93
\SUM[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(1));

-- Location: IOOBUF_X89_Y38_N22
\SUM[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(2));

-- Location: IOOBUF_X70_Y0_N53
\SUM[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(3));

-- Location: IOOBUF_X72_Y81_N2
\SUM[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(4));

-- Location: IOOBUF_X78_Y81_N53
\SUM[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(5));

-- Location: IOOBUF_X72_Y0_N53
\SUM[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(6));

-- Location: IOOBUF_X89_Y37_N39
\SUM[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(7));

-- Location: IOOBUF_X86_Y81_N53
\SUM[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(8));

-- Location: IOOBUF_X80_Y81_N19
\SUM[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(9));

-- Location: IOOBUF_X80_Y81_N36
\SUM[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[10]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(10));

-- Location: IOOBUF_X80_Y81_N53
\SUM[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[11]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(11));

-- Location: IOOBUF_X78_Y81_N2
\SUM[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[12]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(12));

-- Location: IOOBUF_X89_Y9_N39
\SUM[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[13]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(13));

-- Location: IOOBUF_X86_Y81_N36
\SUM[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[14]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(14));

-- Location: IOOBUF_X89_Y37_N5
\SUM[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[15]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(15));

-- Location: IOOBUF_X89_Y9_N5
\SUM[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[16]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(16));

-- Location: IOOBUF_X89_Y37_N56
\SUM[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[17]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(17));

-- Location: IOOBUF_X86_Y81_N2
\SUM[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[18]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(18));

-- Location: IOOBUF_X89_Y36_N39
\SUM[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[19]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(19));

-- Location: IOOBUF_X89_Y4_N79
\SUM2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(0));

-- Location: IOOBUF_X89_Y36_N56
\SUM2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(1));

-- Location: IOOBUF_X89_Y8_N56
\SUM2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(2));

-- Location: IOOBUF_X89_Y8_N39
\SUM2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(3));

-- Location: IOOBUF_X89_Y6_N39
\SUM2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(4));

-- Location: IOOBUF_X89_Y9_N22
\SUM2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(5));

-- Location: IOOBUF_X89_Y6_N56
\SUM2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(6));

-- Location: IOOBUF_X72_Y0_N36
\SUM2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(7));

-- Location: IOOBUF_X89_Y6_N5
\SUM2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(8));

-- Location: IOOBUF_X72_Y0_N19
\SUM2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(9));

-- Location: IOOBUF_X89_Y38_N56
\SUM2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[10]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(10));

-- Location: IOOBUF_X70_Y0_N19
\SUM2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[11]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(11));

-- Location: IOOBUF_X72_Y0_N2
\SUM2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[12]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(12));

-- Location: IOOBUF_X86_Y81_N19
\SUM2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[13]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(13));

-- Location: IOOBUF_X89_Y8_N22
\SUM2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[14]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(14));

-- Location: IOOBUF_X70_Y0_N2
\SUM2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[15]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(15));

-- Location: IOOBUF_X89_Y9_N56
\SUM2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[16]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(16));

-- Location: IOOBUF_X89_Y36_N5
\SUM2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[17]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(17));

-- Location: IOOBUF_X89_Y8_N5
\SUM2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[18]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(18));

-- Location: IOOBUF_X62_Y0_N19
\SUM2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[19]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(19));

-- Location: IOOBUF_X36_Y81_N2
\A[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_A(0));

-- Location: IOOBUF_X8_Y0_N53
\A[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_A(1));

-- Location: IOOBUF_X66_Y81_N59
\A[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_A(2));

-- Location: IOOBUF_X40_Y0_N53
\A[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_A(3));

-- Location: IOOBUF_X60_Y0_N36
\A[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_A(4));

-- Location: IOOBUF_X54_Y81_N36
\A[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_A(5));

-- Location: IOOBUF_X52_Y0_N19
\A[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_A(6));

-- Location: IOOBUF_X60_Y81_N53
\B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_B(0));

-- Location: IOOBUF_X38_Y0_N19
\B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_B(1));

-- Location: IOOBUF_X30_Y0_N53
\B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_B(2));

-- Location: IOOBUF_X34_Y0_N76
\B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_B(3));

-- Location: IOOBUF_X32_Y0_N36
\B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_B(4));

-- Location: IOOBUF_X58_Y0_N42
\B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_B(5));

-- Location: IOOBUF_X6_Y0_N19
\B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_B(6));

-- Location: IOIBUF_X89_Y35_N61
\CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G10
\CLK~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~input_o\,
	outclk => \CLK~inputCLKENA0_outclk\);

-- Location: IOIBUF_X89_Y35_N78
\SEL1[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SEL1(2),
	o => \SEL1[2]~input_o\);

-- Location: IOIBUF_X89_Y35_N95
\SEL1[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SEL1(1),
	o => \SEL1[1]~input_o\);

-- Location: IOIBUF_X89_Y38_N38
\SEL1[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SEL1(0),
	o => \SEL1[0]~input_o\);

-- Location: LABCELL_X81_Y34_N0
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Add1~2\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Add1~3\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\,
	shareout => \Add1~3\);

-- Location: LABCELL_X81_Y34_N24
\TEMPSUB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPSUB[0]~0_combout\ = ( \SEL1[1]~input_o\ & ( !\Add1~1_sumout\ ) ) # ( !\SEL1[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add1~1_sumout\,
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \TEMPSUB[0]~0_combout\);

-- Location: IOIBUF_X89_Y35_N44
\MODE~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MODE,
	o => \MODE~input_o\);

-- Location: LABCELL_X81_Y34_N27
\TEMPSUB[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPSUB[0]~1_combout\ = ( !\SEL1[2]~input_o\ & ( (!\MODE~input_o\ & !\SEL1[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \TEMPSUB[0]~1_combout\);

-- Location: FF_X81_Y34_N25
\TEMPSUB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPSUB[0]~0_combout\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(0));

-- Location: DSP_X86_Y35_N0
\Mult4~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 7,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m9x9",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult4~8_AX_bus\,
	ay => \Mult4~8_AY_bus\,
	resulta => \Mult4~8_RESULTA_bus\);

-- Location: LABCELL_X81_Y34_N54
\TEMPMUL[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[0]~0_combout\ = (!\SEL1[0]~input_o\) # (!\Mult4~8_resulta\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => \ALT_INV_Mult4~8_resulta\,
	combout => \TEMPMUL[0]~0_combout\);

-- Location: MLABCELL_X84_Y33_N57
\TEMPMUL[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[0]~1_combout\ = ( \SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & (!\MODE~input_o\ & !\SEL1[2]~input_o\)) ) ) # ( !\SEL1[0]~input_o\ & ( (!\SEL1[1]~input_o\ & (!\MODE~input_o\ & !\SEL1[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datad => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_SEL1[0]~input_o\,
	combout => \TEMPMUL[0]~1_combout\);

-- Location: FF_X81_Y34_N56
\TEMPMUL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[0]~0_combout\,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(0));

-- Location: MLABCELL_X82_Y34_N45
\TEMPADD[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPADD[0]~0_combout\ = ( TEMPADD(0) & ( \SEL1[1]~input_o\ ) ) # ( TEMPADD(0) & ( !\SEL1[1]~input_o\ ) ) # ( !TEMPADD(0) & ( !\SEL1[1]~input_o\ & ( (!\MODE~input_o\ & !\SEL1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datae => ALT_INV_TEMPADD(0),
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \TEMPADD[0]~0_combout\);

-- Location: FF_X82_Y34_N47
\TEMPADD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPADD[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPADD(0));

-- Location: LABCELL_X81_Y34_N57
\SUM[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[0]~4_combout\ = ( TEMPADD(0) & ( (\SEL1[1]~input_o\ & ((!\SEL1[0]~input_o\ & (!TEMPSUB(0))) # (\SEL1[0]~input_o\ & ((!TEMPMUL(0)))))) ) ) # ( !TEMPADD(0) & ( (!\SEL1[1]~input_o\ & (\SEL1[0]~input_o\)) # (\SEL1[1]~input_o\ & ((!\SEL1[0]~input_o\ & 
-- (!TEMPSUB(0))) # (\SEL1[0]~input_o\ & ((!TEMPMUL(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101100010011100110110001001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPSUB(0),
	datad => ALT_INV_TEMPMUL(0),
	dataf => ALT_INV_TEMPADD(0),
	combout => \SUM[0]~4_combout\);

-- Location: IOIBUF_X80_Y81_N1
\SEL2[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SEL2(3),
	o => \SEL2[3]~input_o\);

-- Location: IOIBUF_X89_Y36_N21
\SEL2[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SEL2(2),
	o => \SEL2[2]~input_o\);

-- Location: IOIBUF_X89_Y38_N4
\SEL2[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SEL2(1),
	o => \SEL2[1]~input_o\);

-- Location: LABCELL_X80_Y35_N51
\SUM[1]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~77_combout\ = ( !\SEL2[1]~input_o\ & ( !\SEL2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_SEL2[2]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[1]~77_combout\);

-- Location: IOIBUF_X89_Y37_N21
\SEL2[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SEL2(0),
	o => \SEL2[0]~input_o\);

-- Location: LABCELL_X80_Y34_N24
\Mux495~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux495~1_combout\ = ( \SEL2[0]~input_o\ & ( (\SEL2[3]~input_o\) # (VOLT(0)) ) ) # ( !\SEL2[0]~input_o\ & ( (!\SEL2[3]~input_o\ & (((\SUM[1]~77_combout\)) # (VOLT(0)))) # (\SEL2[3]~input_o\ & (((!\Mult4~8_resulta\) # (!\SUM[1]~77_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111100011101111111110001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_VOLT(0),
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_Mult4~8_resulta\,
	datad => \ALT_INV_SUM[1]~77_combout\,
	dataf => \ALT_INV_SEL2[0]~input_o\,
	combout => \Mux495~1_combout\);

-- Location: FF_X80_Y34_N26
\VOLT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux495~1_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(0));

-- Location: LABCELL_X74_Y33_N0
\Div2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_3~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X74_Y33_N3
\Div2|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( GND ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~10\ ))
-- \Div2|auto_generated|divider|divider|op_3~14\ = CARRY(( GND ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_3~10\,
	sumout => \Div2|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X74_Y33_N6
\Div2|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~14\ ))
-- \Div2|auto_generated|divider|divider|op_3~6\ = CARRY(( GND ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_3~14\,
	sumout => \Div2|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X74_Y33_N9
\Div2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_3~6\,
	sumout => \Div2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X75_Y33_N24
\Div2|auto_generated|divider|divider|StageOut[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[9]~9_combout\ = ( !\Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[9]~9_combout\);

-- Location: LABCELL_X75_Y33_N0
\Div2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X75_Y33_N3
\Div2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_3~9_sumout\ & !\Div2|auto_generated|divider|divider|op_3~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~10\ ))
-- \Div2|auto_generated|divider|divider|op_4~14\ = CARRY(( (\Div2|auto_generated|divider|divider|op_3~9_sumout\ & !\Div2|auto_generated|divider|divider|op_3~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_4~10\,
	sumout => \Div2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X75_Y33_N6
\Div2|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout\ & \Div2|auto_generated|divider|divider|op_3~13_sumout\) ) + ( \Div2|auto_generated|divider|divider|op_4~14\ ))
-- \Div2|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout\ & \Div2|auto_generated|divider|divider|op_3~13_sumout\) ) + ( \Div2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_4~14\,
	sumout => \Div2|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X75_Y33_N21
\Div2|auto_generated|divider|divider|StageOut[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[10]~10_combout\ = ( !\Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[10]~10_combout\);

-- Location: LABCELL_X75_Y33_N9
\Div2|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[10]~10_combout\ ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[10]~10_combout\,
	cin => \Div2|auto_generated|divider|divider|op_4~18\,
	cout => \Div2|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X75_Y33_N12
\Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X75_Y33_N51
\Div2|auto_generated|divider|divider|StageOut[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~8_combout\ = ( !\Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & \Div2|auto_generated|divider|divider|op_3~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~8_combout\);

-- Location: LABCELL_X75_Y33_N48
\Div2|auto_generated|divider|divider|StageOut[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~7_combout\ = (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & \Div2|auto_generated|divider|divider|op_4~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~7_combout\);

-- Location: LABCELL_X75_Y33_N27
\Div2|auto_generated|divider|divider|StageOut[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[13]~7_combout\ ) # ( !\Div2|auto_generated|divider|divider|StageOut[13]~7_combout\ & ( 
-- \Div2|auto_generated|divider|divider|StageOut[13]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\);

-- Location: LABCELL_X75_Y33_N30
\Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X75_Y33_N33
\Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_4~9_sumout\ & !\Div2|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~10\ ))
-- \Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( (\Div2|auto_generated|divider|divider|op_4~9_sumout\ & !\Div2|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_5~10\,
	sumout => \Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X75_Y33_N36
\Div2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14\ ))
-- \Div2|auto_generated|divider|divider|op_5~18\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\,
	cin => \Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \Div2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X75_Y33_N39
\Div2|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div2|auto_generated|divider|divider|op_4~17_sumout\))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div2|auto_generated|divider|divider|StageOut[9]~9_combout\)) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[9]~9_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_5~18\,
	cout => \Div2|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X75_Y33_N42
\Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X75_Y35_N54
\Div2|auto_generated|divider|divider|StageOut[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~5_combout\ = ( !\Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LABCELL_X75_Y33_N18
\Div2|auto_generated|divider|divider|StageOut[17]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~6_combout\ = ( \Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & \Div2|auto_generated|divider|divider|op_4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~6_combout\);

-- Location: LABCELL_X75_Y35_N57
\Div2|auto_generated|divider|divider|StageOut[17]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~13_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[17]~6_combout\ ) # ( !\Div2|auto_generated|divider|divider|StageOut[17]~6_combout\ & ( 
-- \Div2|auto_generated|divider|divider|StageOut[17]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~13_combout\);

-- Location: LABCELL_X75_Y35_N30
\Div2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X75_Y35_N33
\Div2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & \Div2|auto_generated|divider|divider|op_5~9_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~10\ ))
-- \Div2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & \Div2|auto_generated|divider|divider|op_5~9_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_6~10\,
	sumout => \Div2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X75_Y35_N36
\Div2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[17]~13_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~14\ ))
-- \Div2|auto_generated|divider|divider|op_6~18\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[17]~13_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~13_combout\,
	cin => \Div2|auto_generated|divider|divider|op_6~14\,
	sumout => \Div2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X75_Y35_N39
\Div2|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\Div2|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[13]~8_combout\) # (\Div2|auto_generated|divider|divider|StageOut[13]~7_combout\)))) ) + ( \Div2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\,
	cin => \Div2|auto_generated|divider|divider|op_6~18\,
	cout => \Div2|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X75_Y35_N42
\Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X75_Y35_N51
\Div2|auto_generated|divider|divider|StageOut[20]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~1_combout\ = (!\Div2|auto_generated|divider|divider|op_6~1_sumout\ & \Div2|auto_generated|divider|divider|op_6~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~1_combout\);

-- Location: LABCELL_X75_Y35_N24
\Div2|auto_generated|divider|divider|StageOut[21]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~4_combout\ = (\Div2|auto_generated|divider|divider|op_6~1_sumout\ & (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & \Div2|auto_generated|divider|divider|op_5~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~4_combout\);

-- Location: LABCELL_X75_Y35_N48
\Div2|auto_generated|divider|divider|StageOut[21]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~3_combout\ = (!\Div2|auto_generated|divider|divider|op_6~1_sumout\ & \Div2|auto_generated|divider|divider|op_6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~3_combout\);

-- Location: LABCELL_X75_Y35_N27
\Div2|auto_generated|divider|divider|StageOut[21]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~12_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[21]~3_combout\ ) # ( !\Div2|auto_generated|divider|divider|StageOut[21]~3_combout\ & ( 
-- \Div2|auto_generated|divider|divider|StageOut[21]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~12_combout\);

-- Location: LABCELL_X75_Y35_N0
\Div2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_7~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X75_Y35_N3
\Div2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_6~9_sumout\ & !\Div2|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~18\ ))
-- \Div2|auto_generated|divider|divider|op_7~10\ = CARRY(( (\Div2|auto_generated|divider|divider|op_6~9_sumout\ & !\Div2|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_7~18\,
	sumout => \Div2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X75_Y35_N6
\Div2|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[21]~12_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~10\ ))
-- \Div2|auto_generated|divider|divider|op_7~14\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[21]~12_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~12_combout\,
	cin => \Div2|auto_generated|divider|divider|op_7~10\,
	sumout => \Div2|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X75_Y35_N9
\Div2|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[17]~6_combout\)) # (\Div2|auto_generated|divider|divider|StageOut[17]~5_combout\))) ) + ( \Div2|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\,
	cin => \Div2|auto_generated|divider|divider|op_7~14\,
	cout => \Div2|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X75_Y35_N12
\Div2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X77_Y33_N24
\Div2|auto_generated|divider|divider|StageOut[24]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[24]~11_combout\ = ( \Div2|auto_generated|divider|divider|op_7~17_sumout\ & ( !\Div2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[24]~11_combout\);

-- Location: LABCELL_X77_Y33_N30
\Div2|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[24]~11_combout\ ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_8~14\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[24]~11_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X77_Y33_N33
\Div2|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div2|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div2|auto_generated|divider|divider|StageOut[20]~1_combout\)) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14\ ))
-- \Div2|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div2|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div2|auto_generated|divider|divider|StageOut[20]~1_combout\)) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_8~14\,
	sumout => \Div2|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X77_Y33_N36
\Div2|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\Div2|auto_generated|divider|divider|op_7~13_sumout\)) # (\Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[21]~4_combout\) # (\Div2|auto_generated|divider|divider|StageOut[21]~3_combout\)))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\,
	cin => \Div2|auto_generated|divider|divider|op_8~10\,
	cout => \Div2|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X77_Y33_N39
\Div2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X77_Y33_N27
\Div2|auto_generated|divider|divider|StageOut[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~0_combout\ = (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & \Div2|auto_generated|divider|divider|op_7~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~0_combout\);

-- Location: LABCELL_X77_Y33_N18
\Div2|auto_generated|divider|divider|StageOut[25]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~2_combout\ = ( \Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div2|auto_generated|divider|divider|StageOut[20]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~2_combout\);

-- Location: LABCELL_X77_Y33_N0
\Div2|auto_generated|divider|divider|op_9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~10_cout\ = CARRY(( !\Div2|auto_generated|divider|divider|op_8~1_sumout\ ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div2|auto_generated|divider|divider|op_8~13_sumout\))) # 
-- (\Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\Div2|auto_generated|divider|divider|StageOut[24]~11_combout\)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => GND,
	cout => \Div2|auto_generated|divider|divider|op_9~10_cout\);

-- Location: LABCELL_X77_Y33_N3
\Div2|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\Div2|auto_generated|divider|divider|op_8~9_sumout\)) # (\Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[25]~2_combout\) # (\Div2|auto_generated|divider|divider|StageOut[25]~0_combout\)))) ) + ( \Div2|auto_generated|divider|divider|op_9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~0_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~2_combout\,
	cin => \Div2|auto_generated|divider|divider|op_9~10_cout\,
	cout => \Div2|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X77_Y33_N6
\Div2|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X78_Y33_N42
\Mux395~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux395~0_combout\ = ( C_TO_R(0) & ( \SEL2[1]~input_o\ & ( (((!\SEL2[0]~input_o\) # (\Div2|auto_generated|divider|divider|op_9~1_sumout\)) # (\SEL2[3]~input_o\)) # (\SEL2[2]~input_o\) ) ) ) # ( !C_TO_R(0) & ( \SEL2[1]~input_o\ & ( ((!\SEL2[2]~input_o\ & 
-- (\Div2|auto_generated|divider|divider|op_9~1_sumout\ & \SEL2[0]~input_o\))) # (\SEL2[3]~input_o\) ) ) ) # ( C_TO_R(0) & ( !\SEL2[1]~input_o\ ) ) # ( !C_TO_R(0) & ( !\SEL2[1]~input_o\ & ( !\SEL2[3]~input_o\ $ (((\SEL2[0]~input_o\) # (\SEL2[2]~input_o\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100110011111111111111111100110011001110111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_C_TO_R(0),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \Mux395~0_combout\);

-- Location: FF_X78_Y33_N44
\C_TO_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux395~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_R(0));

-- Location: LABCELL_X79_Y34_N30
\Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X79_Y34_N33
\Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( GND ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10\ ))
-- \Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( GND ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_5~10\,
	sumout => \Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X79_Y34_N36
\Div1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))
-- \Div1|auto_generated|divider|divider|op_5~6\ = CARRY(( GND ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \Div1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X79_Y34_N39
\Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_5~6\,
	sumout => \Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X79_Y34_N0
\Div1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X79_Y34_N3
\Div1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (\Div1|auto_generated|divider|divider|op_5~9_sumout\ & !\Div1|auto_generated|divider|divider|op_5~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10\ ))
-- \Div1|auto_generated|divider|divider|op_6~14\ = CARRY(( (\Div1|auto_generated|divider|divider|op_5~9_sumout\ & !\Div1|auto_generated|divider|divider|op_5~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~10\,
	sumout => \Div1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X79_Y34_N45
\Div1|auto_generated|divider|divider|StageOut[10]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[10]~16_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[10]~16_combout\);

-- Location: LABCELL_X79_Y34_N6
\Div1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~13_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14\ ))
-- \Div1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~13_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~14\,
	sumout => \Div1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X79_Y34_N9
\Div1|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[10]~16_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~16_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~18\,
	cout => \Div1|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X79_Y34_N12
\Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X79_Y34_N57
\Div1|auto_generated|divider|divider|StageOut[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[13]~13_combout\ = ( \Div1|auto_generated|divider|divider|op_6~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[13]~13_combout\);

-- Location: LABCELL_X79_Y34_N27
\Div1|auto_generated|divider|divider|StageOut[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[13]~14_combout\ = ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[13]~14_combout\);

-- Location: MLABCELL_X78_Y34_N24
\Div1|auto_generated|divider|divider|StageOut[13]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ = (\Div1|auto_generated|divider|divider|StageOut[13]~14_combout\) # (\Div1|auto_generated|divider|divider|StageOut[13]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\);

-- Location: MLABCELL_X78_Y34_N0
\Div1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X78_Y34_N3
\Div1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (\Div1|auto_generated|divider|divider|op_6~9_sumout\ & !\Div1|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10\ ))
-- \Div1|auto_generated|divider|divider|op_7~14\ = CARRY(( (\Div1|auto_generated|divider|divider|op_6~9_sumout\ & !\Div1|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~10\,
	sumout => \Div1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X78_Y34_N6
\Div1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14\ ))
-- \Div1|auto_generated|divider|divider|op_7~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[13]~22_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~22_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~14\,
	sumout => \Div1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X79_Y34_N42
\Div1|auto_generated|divider|divider|StageOut[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[9]~15_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[9]~15_combout\);

-- Location: MLABCELL_X78_Y34_N9
\Div1|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Div1|auto_generated|divider|divider|op_6~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[9]~15_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~18\,
	cout => \Div1|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X78_Y34_N12
\Div1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X78_Y34_N18
\Div1|auto_generated|divider|divider|StageOut[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~12_combout\ = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_6~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~12_combout\);

-- Location: MLABCELL_X78_Y34_N27
\Div1|auto_generated|divider|divider|StageOut[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~11_combout\ = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~11_combout\);

-- Location: MLABCELL_X78_Y34_N51
\Div1|auto_generated|divider|divider|StageOut[17]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~21_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[17]~11_combout\ ) # ( !\Div1|auto_generated|divider|divider|StageOut[17]~11_combout\ & ( 
-- \Div1|auto_generated|divider|divider|StageOut[17]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~21_combout\);

-- Location: MLABCELL_X78_Y34_N30
\Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X78_Y34_N33
\Div1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (\Div1|auto_generated|divider|divider|op_7~9_sumout\ & !\Div1|auto_generated|divider|divider|op_7~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~10\ ))
-- \Div1|auto_generated|divider|divider|op_8~14\ = CARRY(( (\Div1|auto_generated|divider|divider|op_7~9_sumout\ & !\Div1|auto_generated|divider|divider|op_7~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_8~10\,
	sumout => \Div1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X78_Y34_N36
\Div1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[17]~21_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14\ ))
-- \Div1|auto_generated|divider|divider|op_8~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[17]~21_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~21_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~14\,
	sumout => \Div1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X78_Y34_N39
\Div1|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|op_7~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[13]~14_combout\) # (\Div1|auto_generated|divider|divider|StageOut[13]~13_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~18\,
	cout => \Div1|auto_generated|divider|divider|op_8~6_cout\);

-- Location: MLABCELL_X78_Y34_N42
\Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X79_Y35_N0
\Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X79_Y35_N3
\Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & \Div1|auto_generated|divider|divider|op_8~9_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~10\ ))
-- \Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & \Div1|auto_generated|divider|divider|op_8~9_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_9~10\,
	sumout => \Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X79_Y35_N57
\Div1|auto_generated|divider|divider|StageOut[21]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~9_combout\ = ( \Div1|auto_generated|divider|divider|op_8~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~9_combout\);

-- Location: MLABCELL_X78_Y34_N21
\Div1|auto_generated|divider|divider|StageOut[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~10_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~10_combout\);

-- Location: LABCELL_X79_Y35_N27
\Div1|auto_generated|divider|divider|StageOut[21]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~20_combout\ = (\Div1|auto_generated|divider|divider|StageOut[21]~10_combout\) # (\Div1|auto_generated|divider|divider|StageOut[21]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LABCELL_X79_Y35_N6
\Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[21]~20_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~14\ ))
-- \Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[21]~20_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~20_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X79_Y35_N9
\Div1|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Div1|auto_generated|divider|divider|op_8~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[17]~12_combout\) # (\Div1|auto_generated|divider|divider|StageOut[17]~11_combout\)))) ) + ( \Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~18\,
	cout => \Div1|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X79_Y35_N12
\Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X79_Y35_N51
\Div1|auto_generated|divider|divider|StageOut[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~7_combout\ = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_9~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~7_combout\);

-- Location: LABCELL_X79_Y35_N18
\Div1|auto_generated|divider|divider|StageOut[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~8_combout\ = ( \Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( (\Div1|auto_generated|divider|divider|op_8~9_sumout\ & !\Div1|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~8_combout\);

-- Location: LABCELL_X79_Y35_N21
\Div1|auto_generated|divider|divider|StageOut[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~19_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[25]~7_combout\ ) # ( !\Div1|auto_generated|divider|divider|StageOut[25]~7_combout\ & ( 
-- \Div1|auto_generated|divider|divider|StageOut[25]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~19_combout\);

-- Location: LABCELL_X79_Y35_N30
\Div1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_10~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X79_Y35_N33
\Div1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (\Div1|auto_generated|divider|divider|op_9~9_sumout\ & !\Div1|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~10\ ))
-- \Div1|auto_generated|divider|divider|op_10~14\ = CARRY(( (\Div1|auto_generated|divider|divider|op_9~9_sumout\ & !\Div1|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_10~10\,
	sumout => \Div1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X79_Y35_N36
\Div1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[25]~19_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~14\ ))
-- \Div1|auto_generated|divider|divider|op_10~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[25]~19_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~14\,
	sumout => \Div1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X79_Y35_N39
\Div1|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|op_9~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[21]~10_combout\) # (\Div1|auto_generated|divider|divider|StageOut[21]~9_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~18\,
	cout => \Div1|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X79_Y35_N42
\Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X79_Y35_N48
\Div1|auto_generated|divider|divider|StageOut[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[29]~5_combout\ = ( !\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_10~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[29]~5_combout\);

-- Location: LABCELL_X79_Y35_N24
\Div1|auto_generated|divider|divider|StageOut[29]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[29]~6_combout\ = ( \Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[29]~6_combout\);

-- Location: LABCELL_X81_Y35_N51
\Div1|auto_generated|divider|divider|StageOut[29]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[29]~18_combout\ = (\Div1|auto_generated|divider|divider|StageOut[29]~6_combout\) # (\Div1|auto_generated|divider|divider|StageOut[29]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[29]~18_combout\);

-- Location: LABCELL_X80_Y35_N0
\Div1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_11~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X80_Y35_N3
\Div1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (\Div1|auto_generated|divider|divider|op_10~9_sumout\ & !\Div1|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~10\ ))
-- \Div1|auto_generated|divider|divider|op_11~14\ = CARRY(( (\Div1|auto_generated|divider|divider|op_10~9_sumout\ & !\Div1|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_11~10\,
	sumout => \Div1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X80_Y35_N6
\Div1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[29]~18_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~14\ ))
-- \Div1|auto_generated|divider|divider|op_11~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[29]~18_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~18_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~14\,
	sumout => \Div1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X80_Y35_N9
\Div1|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[25]~8_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[25]~7_combout\))) ) + ( \Div1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~18\,
	cout => \Div1|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X80_Y35_N12
\Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X81_Y35_N57
\Div1|auto_generated|divider|divider|StageOut[33]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~2_combout\ = ( \Div1|auto_generated|divider|divider|op_11~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: LABCELL_X80_Y35_N57
\Div1|auto_generated|divider|divider|StageOut[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~3_combout\ = ( \Div1|auto_generated|divider|divider|op_10~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~3_combout\);

-- Location: LABCELL_X81_Y35_N30
\Div1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_12~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X81_Y35_N33
\Div1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~9_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~18\ ))
-- \Div1|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~9_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_12~18\,
	sumout => \Div1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X81_Y35_N36
\Div1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( ((\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[28]~3_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[33]~2_combout\) ) + ( 
-- GND ) + ( \Div1|auto_generated|divider|divider|op_12~10\ ))
-- \Div1|auto_generated|divider|divider|op_12~14\ = CARRY(( ((\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[28]~3_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[33]~2_combout\) ) + ( GND ) + 
-- ( \Div1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~10\,
	sumout => \Div1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X81_Y35_N39
\Div1|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[29]~6_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[29]~5_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~14\,
	cout => \Div1|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X81_Y35_N42
\Div1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X81_Y35_N27
\Div1|auto_generated|divider|divider|StageOut[37]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~0_combout\ = ( \Div1|auto_generated|divider|divider|op_12~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- \Div1|auto_generated|divider|divider|op_11~9_sumout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|op_11~9_sumout\ & 
-- \Div1|auto_generated|divider|divider|op_12~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011110010111100101111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~0_combout\);

-- Location: LABCELL_X81_Y35_N0
\Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X81_Y35_N3
\Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (\Div1|auto_generated|divider|divider|op_12~17_sumout\ & !\Div1|auto_generated|divider|divider|op_12~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~18\ ))
-- \Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( (\Div1|auto_generated|divider|divider|op_12~17_sumout\ & !\Div1|auto_generated|divider|divider|op_12~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X81_Y35_N6
\Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[37]~0_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~14\ ))
-- \Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[37]~0_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~14\,
	sumout => \Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X81_Y35_N24
\Div1|auto_generated|divider|divider|StageOut[33]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[28]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: LABCELL_X81_Y35_N9
\Div1|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|op_12~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[33]~4_combout\) # (\Div1|auto_generated|divider|divider|StageOut[33]~2_combout\)))) ) + ( \Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~4_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~10\,
	cout => \Div1|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X81_Y35_N12
\Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X81_Y35_N48
\Div1|auto_generated|divider|divider|StageOut[42]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~1_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[37]~0_combout\ ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~1_combout\);

-- Location: LABCELL_X81_Y35_N54
\Div1|auto_generated|divider|divider|StageOut[36]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~17_combout\ = ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~17_combout\);

-- Location: LABCELL_X80_Y35_N30
\Div1|auto_generated|divider|divider|op_4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~10_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|op_3~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[36]~17_combout\))) ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & \Div1|auto_generated|divider|divider|op_3~17_sumout\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~17_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_4~10_cout\);

-- Location: LABCELL_X80_Y35_N33
\Div1|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[42]~1_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~1_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~10_cout\,
	cout => \Div1|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X80_Y35_N36
\Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X80_Y35_N48
\Mux355~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux355~0_combout\ = ( \SEL2[3]~input_o\ & ( (!\SUM[1]~77_combout\) # ((MS_TO_KMH(0)) # (\SEL2[0]~input_o\)) ) ) # ( !\SEL2[3]~input_o\ & ( (!\SUM[1]~77_combout\ & (((MS_TO_KMH(0))))) # (\SUM[1]~77_combout\ & ((!\SEL2[0]~input_o\) # 
-- ((\Div1|auto_generated|divider|divider|op_4~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010111101111010001011110111110111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[1]~77_combout\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => ALT_INV_MS_TO_KMH(0),
	dataf => \ALT_INV_SEL2[3]~input_o\,
	combout => \Mux355~0_combout\);

-- Location: FF_X80_Y35_N49
\MS_TO_KMH[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux355~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(0));

-- Location: MLABCELL_X78_Y33_N0
\Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~1_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Add7~2\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Add7~1_sumout\,
	cout => \Add7~2\);

-- Location: MLABCELL_X78_Y33_N24
\Mux375~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux375~0_combout\ = ( C_TO_K(0) & ( \SEL2[1]~input_o\ & ( (((!\Add7~1_sumout\) # (\SEL2[0]~input_o\)) # (\SEL2[3]~input_o\)) # (\SEL2[2]~input_o\) ) ) ) # ( !C_TO_K(0) & ( \SEL2[1]~input_o\ & ( ((!\SEL2[2]~input_o\ & (!\Add7~1_sumout\ & 
-- !\SEL2[0]~input_o\))) # (\SEL2[3]~input_o\) ) ) ) # ( C_TO_K(0) & ( !\SEL2[1]~input_o\ ) ) # ( !C_TO_K(0) & ( !\SEL2[1]~input_o\ & ( !\SEL2[3]~input_o\ $ (((\SEL2[0]~input_o\) # (\SEL2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100110011111111111111111110110011001100111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_Add7~1_sumout\,
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_C_TO_K(0),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \Mux375~0_combout\);

-- Location: FF_X78_Y33_N26
\C_TO_K[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux375~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(0));

-- Location: MLABCELL_X78_Y33_N48
\SUM[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[0]~1_combout\ = ( MS_TO_KMH(0) & ( C_TO_K(0) & ( (\SEL2[0]~input_o\ & (!C_TO_R(0) & (!\SEL2[2]~input_o\ & \SEL2[1]~input_o\))) ) ) ) # ( !MS_TO_KMH(0) & ( C_TO_K(0) & ( (\SEL2[0]~input_o\ & (!\SEL2[2]~input_o\ & ((!C_TO_R(0)) # 
-- (!\SEL2[1]~input_o\)))) ) ) ) # ( MS_TO_KMH(0) & ( !C_TO_K(0) & ( (!\SEL2[2]~input_o\ & (\SEL2[1]~input_o\ & ((!\SEL2[0]~input_o\) # (!C_TO_R(0))))) ) ) ) # ( !MS_TO_KMH(0) & ( !C_TO_K(0) & ( (!\SEL2[2]~input_o\ & ((!\SEL2[0]~input_o\ & 
-- ((\SEL2[1]~input_o\))) # (\SEL2[0]~input_o\ & ((!C_TO_R(0)) # (!\SEL2[1]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011100000000000001110000001010000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => ALT_INV_C_TO_R(0),
	datac => \ALT_INV_SEL2[2]~input_o\,
	datad => \ALT_INV_SEL2[1]~input_o\,
	datae => ALT_INV_MS_TO_KMH(0),
	dataf => ALT_INV_C_TO_K(0),
	combout => \SUM[0]~1_combout\);

-- Location: DSP_X86_Y33_N0
\Mult3~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 12,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult3~8_AX_bus\,
	ay => \Mult3~8_AY_bus\,
	resulta => \Mult3~8_RESULTA_bus\);

-- Location: MLABCELL_X82_Y33_N21
\Mux435~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux435~0_combout\ = ( H_TO_S(0) & ( \SEL2[1]~input_o\ ) ) # ( !H_TO_S(0) & ( \SEL2[1]~input_o\ & ( \SEL2[3]~input_o\ ) ) ) # ( H_TO_S(0) & ( !\SEL2[1]~input_o\ & ( (!\SEL2[2]~input_o\) # ((!\SEL2[0]~input_o\) # ((!\Mult3~8_resulta\) # 
-- (\SEL2[3]~input_o\))) ) ) ) # ( !H_TO_S(0) & ( !\SEL2[1]~input_o\ & ( (!\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ $ ((\SEL2[3]~input_o\)))) # (\SEL2[2]~input_o\ & (((\SEL2[0]~input_o\ & !\Mult3~8_resulta\)) # (\SEL2[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011110000111111111111110111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	datad => \ALT_INV_Mult3~8_resulta\,
	datae => ALT_INV_H_TO_S(0),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \Mux435~0_combout\);

-- Location: FF_X82_Y33_N23
\H_TO_S[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux435~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(0));

-- Location: LABCELL_X80_Y35_N42
\Mux455~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux455~0_combout\ = ( DISTANCE(0) & ( \SEL2[1]~input_o\ & ( (!\SEL2[2]~input_o\) # (((!\Mult4~8_resulta\) # (\SEL2[3]~input_o\)) # (\SEL2[0]~input_o\)) ) ) ) # ( !DISTANCE(0) & ( \SEL2[1]~input_o\ & ( ((\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ & 
-- !\Mult4~8_resulta\))) # (\SEL2[3]~input_o\) ) ) ) # ( DISTANCE(0) & ( !\SEL2[1]~input_o\ ) ) # ( !DISTANCE(0) & ( !\SEL2[1]~input_o\ & ( !\SEL2[3]~input_o\ $ (((\SEL2[0]~input_o\) # (\SEL2[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001110111111111111111111101000000111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => \ALT_INV_Mult4~8_resulta\,
	datad => \ALT_INV_SEL2[3]~input_o\,
	datae => ALT_INV_DISTANCE(0),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \Mux455~0_combout\);

-- Location: FF_X80_Y35_N43
\DISTANCE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux455~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(0));

-- Location: LABCELL_X79_Y33_N0
\Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	shareout => \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~7\);

-- Location: LABCELL_X79_Y33_N3
\Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ = SUM(( VCC ) + ( \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ ) + ( \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	sharein => \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~7\,
	sumout => \Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\);

-- Location: LABCELL_X88_Y29_N0
\Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	shareout => \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~11\);

-- Location: LABCELL_X88_Y29_N3
\Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\) # (\Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\) ) + ( 
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\) # (\Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\) ) + ( 
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ = SHARE((!\Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001111001111110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\,
	cin => \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	sharein => \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~11\,
	sumout => \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	shareout => \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~7\);

-- Location: LABCELL_X88_Y29_N6
\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ = SUM(( VCC ) + ( \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ ) + ( \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	sharein => \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~7\,
	sumout => \Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\);

-- Location: LABCELL_X88_Y29_N51
\Div4|auto_generated|divider|divider|StageOut[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[0]~2_combout\ = ( \Div4|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ & ( !\Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[0]~2_combout\);

-- Location: LABCELL_X88_Y29_N30
\Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	shareout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~15\);

-- Location: LABCELL_X88_Y29_N33
\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\) # (\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) ) + ( 
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\) # (\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) ) + ( 
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ = SHARE((\Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ & !\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010111110101111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	cin => \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	sharein => \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~15\,
	sumout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	shareout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~11\);

-- Location: LABCELL_X88_Y29_N36
\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\)) # 
-- (\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div4|auto_generated|divider|divider|StageOut[0]~2_combout\))) ) + ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\)) # 
-- (\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div4|auto_generated|divider|divider|StageOut[0]~2_combout\))) ) + ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ = SHARE((!\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (\Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\)) # 
-- (\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((\Div4|auto_generated|divider|divider|StageOut[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001110100011100000000000000001011100010111000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\,
	cin => \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	sharein => \Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~11\,
	sumout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	shareout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~7\);

-- Location: LABCELL_X88_Y29_N39
\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ = SUM(( VCC ) + ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ ) + ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	sharein => \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~7\,
	sumout => \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\);

-- Location: LABCELL_X88_Y29_N21
\Div4|auto_generated|divider|divider|StageOut[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[8]~1_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & \Div4|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[8]~1_combout\);

-- Location: LABCELL_X88_Y29_N48
\Div4|auto_generated|divider|divider|StageOut[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[8]~3_combout\ = ( \Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \Div4|auto_generated|divider|divider|StageOut[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[8]~3_combout\);

-- Location: LABCELL_X88_Y29_N18
\Div4|auto_generated|divider|divider|StageOut[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[7]~7_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & \Div4|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[7]~7_combout\);

-- Location: LABCELL_X88_Y33_N30
\Div4|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div4|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X88_Y33_N33
\Div4|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~22_cout\ ))
-- \Div4|auto_generated|divider|divider|op_4~18\ = CARRY(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X88_Y33_N36
\Div4|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\) ) + ( VCC ) + ( 
-- \Div4|auto_generated|divider|divider|op_4~18\ ))
-- \Div4|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\) ) + ( VCC ) + ( 
-- \Div4|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_4~18\,
	sumout => \Div4|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X88_Y33_N39
\Div4|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div4|auto_generated|divider|divider|StageOut[7]~7_combout\))) ) + ( \Div4|auto_generated|divider|divider|op_4~14\ ))
-- \Div4|auto_generated|divider|divider|op_4~10\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div4|auto_generated|divider|divider|StageOut[7]~7_combout\))) ) + ( \Div4|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\,
	cin => \Div4|auto_generated|divider|divider|op_4~14\,
	sumout => \Div4|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X88_Y33_N42
\Div4|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)) # 
-- (\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div4|auto_generated|divider|divider|StageOut[8]~3_combout\) # (\Div4|auto_generated|divider|divider|StageOut[8]~1_combout\)))) ) + ( 
-- \Div4|auto_generated|divider|divider|op_4~10\ ))
-- \Div4|auto_generated|divider|divider|op_4~6\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)) # 
-- (\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div4|auto_generated|divider|divider|StageOut[8]~3_combout\) # (\Div4|auto_generated|divider|divider|StageOut[8]~1_combout\)))) ) + ( 
-- \Div4|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\,
	cin => \Div4|auto_generated|divider|divider|op_4~10\,
	sumout => \Div4|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X88_Y33_N45
\Div4|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_4~6\,
	sumout => \Div4|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X88_Y29_N45
\Div4|auto_generated|divider|divider|StageOut[16]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~4_combout\ = ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( (\Div4|auto_generated|divider|divider|StageOut[8]~1_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[8]~3_combout\) ) ) # ( !\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: LABCELL_X88_Y33_N24
\Div4|auto_generated|divider|divider|StageOut[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[15]~8_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[7]~7_combout\ & ( (\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) # 
-- (\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\) ) ) # ( !\Div4|auto_generated|divider|divider|StageOut[7]~7_combout\ & ( (\Div4|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[15]~8_combout\);

-- Location: LABCELL_X88_Y33_N57
\Div4|auto_generated|divider|divider|StageOut[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[14]~11_combout\ = ( \Div4|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ & ( !\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[14]~11_combout\);

-- Location: LABCELL_X88_Y33_N0
\Div4|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div4|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X88_Y33_N3
\Div4|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~26_cout\ ))
-- \Div4|auto_generated|divider|divider|op_5~22\ = CARRY(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X88_Y33_N6
\Div4|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & \Div4|auto_generated|divider|divider|op_4~17_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~22\ ))
-- \Div4|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & \Div4|auto_generated|divider|divider|op_4~17_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_5~22\,
	sumout => \Div4|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X88_Y33_N9
\Div4|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & (\Div4|auto_generated|divider|divider|op_4~13_sumout\)) # (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[14]~11_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~18\ ))
-- \Div4|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & (\Div4|auto_generated|divider|divider|op_4~13_sumout\)) # (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[14]~11_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\,
	cin => \Div4|auto_generated|divider|divider|op_5~18\,
	sumout => \Div4|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X88_Y33_N12
\Div4|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_4~9_sumout\))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[15]~8_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_5~14\ ))
-- \Div4|auto_generated|divider|divider|op_5~10\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_4~9_sumout\))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[15]~8_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_5~14\,
	sumout => \Div4|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X88_Y33_N15
\Div4|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[16]~4_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_5~10\ ))
-- \Div4|auto_generated|divider|divider|op_5~6\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[16]~4_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_5~10\,
	sumout => \Div4|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X88_Y33_N18
\Div4|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_5~6\,
	sumout => \Div4|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X88_Y33_N27
\Div4|auto_generated|divider|divider|StageOut[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[24]~0_combout\ = ( \Div4|auto_generated|divider|divider|op_4~5_sumout\ & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[24]~0_combout\);

-- Location: LABCELL_X88_Y29_N42
\Div4|auto_generated|divider|divider|StageOut[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[24]~5_combout\ = (\Div4|auto_generated|divider|divider|StageOut[16]~4_combout\ & \Div4|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[24]~5_combout\);

-- Location: LABCELL_X88_Y33_N48
\Div4|auto_generated|divider|divider|StageOut[23]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[23]~9_combout\ = ( \Div4|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\) # (\Div4|auto_generated|divider|divider|StageOut[15]~8_combout\) ) ) # ( 
-- !\Div4|auto_generated|divider|divider|op_4~9_sumout\ & ( (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & \Div4|auto_generated|divider|divider|StageOut[15]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[23]~9_combout\);

-- Location: LABCELL_X88_Y33_N51
\Div4|auto_generated|divider|divider|StageOut[22]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~12_combout\ = (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_4~13_sumout\))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[14]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~12_combout\);

-- Location: LABCELL_X88_Y33_N54
\Div4|auto_generated|divider|divider|StageOut[21]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~14_combout\ = ( \Div4|auto_generated|divider|divider|op_4~17_sumout\ & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~14_combout\);

-- Location: MLABCELL_X87_Y33_N30
\Div4|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div4|auto_generated|divider|divider|op_6~30_cout\);

-- Location: MLABCELL_X87_Y33_N33
\Div4|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~30_cout\ ))
-- \Div4|auto_generated|divider|divider|op_6~26\ = CARRY(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~26\);

-- Location: MLABCELL_X87_Y33_N36
\Div4|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & \Div4|auto_generated|divider|divider|op_5~21_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~26\ ))
-- \Div4|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & \Div4|auto_generated|divider|divider|op_5~21_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_6~26\,
	sumout => \Div4|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~22\);

-- Location: MLABCELL_X87_Y33_N39
\Div4|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & (\Div4|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[21]~14_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~22\ ))
-- \Div4|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & (\Div4|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[21]~14_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\,
	cin => \Div4|auto_generated|divider|divider|op_6~22\,
	sumout => \Div4|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X87_Y33_N42
\Div4|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~12_combout\)) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~18\ ))
-- \Div4|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~12_combout\)) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_6~18\,
	sumout => \Div4|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X87_Y33_N45
\Div4|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[23]~9_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_6~14\ ))
-- \Div4|auto_generated|divider|divider|op_6~10\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[23]~9_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_6~14\,
	sumout => \Div4|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X87_Y33_N48
\Div4|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & (\Div4|auto_generated|divider|divider|op_5~5_sumout\)) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[24]~5_combout\) # (\Div4|auto_generated|divider|divider|StageOut[24]~0_combout\)))) ) + ( \Div4|auto_generated|divider|divider|op_6~10\ ))
-- \Div4|auto_generated|divider|divider|op_6~6\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & (\Div4|auto_generated|divider|divider|op_5~5_sumout\)) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[24]~5_combout\) # (\Div4|auto_generated|divider|divider|StageOut[24]~0_combout\)))) ) + ( \Div4|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\,
	cin => \Div4|auto_generated|divider|divider|op_6~10\,
	sumout => \Div4|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~6\);

-- Location: MLABCELL_X87_Y33_N51
\Div4|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_6~6\,
	sumout => \Div4|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X87_Y33_N54
\Div4|auto_generated|divider|divider|StageOut[32]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[32]~6_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[24]~5_combout\ & ( (\Div4|auto_generated|divider|divider|op_5~5_sumout\) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( 
-- !\Div4|auto_generated|divider|divider|StageOut[24]~5_combout\ & ( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_5~5_sumout\))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[24]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[32]~6_combout\);

-- Location: LABCELL_X85_Y33_N42
\Div4|auto_generated|divider|divider|StageOut[31]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[31]~10_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[23]~9_combout\ & ( \Div4|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( \Div4|auto_generated|divider|divider|StageOut[23]~9_combout\ & ( 
-- !\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div4|auto_generated|divider|divider|op_5~9_sumout\ ) ) ) # ( !\Div4|auto_generated|divider|divider|StageOut[23]~9_combout\ & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \Div4|auto_generated|divider|divider|op_5~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datae => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[31]~10_combout\);

-- Location: LABCELL_X85_Y33_N9
\Div4|auto_generated|divider|divider|StageOut[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[30]~13_combout\ = ( \Div4|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div4|auto_generated|divider|divider|StageOut[22]~12_combout\ ) ) # ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \Div4|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[30]~13_combout\);

-- Location: MLABCELL_X87_Y33_N57
\Div4|auto_generated|divider|divider|StageOut[29]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[29]~15_combout\ = (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[21]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[29]~15_combout\);

-- Location: MLABCELL_X87_Y34_N6
\Div4|auto_generated|divider|divider|StageOut[28]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~16_combout\ = ( \Div4|auto_generated|divider|divider|op_5~21_sumout\ & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~16_combout\);

-- Location: MLABCELL_X87_Y33_N0
\Div4|auto_generated|divider|divider|op_7~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div4|auto_generated|divider|divider|op_7~34_cout\);

-- Location: MLABCELL_X87_Y33_N3
\Div4|auto_generated|divider|divider|op_7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~30_cout\ = CARRY(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_7~34_cout\,
	cout => \Div4|auto_generated|divider|divider|op_7~30_cout\);

-- Location: MLABCELL_X87_Y33_N6
\Div4|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout\ & \Div4|auto_generated|divider|divider|op_6~25_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_7~30_cout\,
	cout => \Div4|auto_generated|divider|divider|op_7~26_cout\);

-- Location: MLABCELL_X87_Y33_N9
\Div4|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout\ & (\Div4|auto_generated|divider|divider|op_6~21_sumout\)) # (\Div4|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[28]~16_combout\))) ) + ( \Div4|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[28]~16_combout\,
	cin => \Div4|auto_generated|divider|divider|op_7~26_cout\,
	cout => \Div4|auto_generated|divider|divider|op_7~22_cout\);

-- Location: MLABCELL_X87_Y33_N12
\Div4|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[29]~15_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~15_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_7~22_cout\,
	cout => \Div4|auto_generated|divider|divider|op_7~18_cout\);

-- Location: MLABCELL_X87_Y33_N15
\Div4|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_6~13_sumout\))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_7~18_cout\,
	cout => \Div4|auto_generated|divider|divider|op_7~14_cout\);

-- Location: MLABCELL_X87_Y33_N18
\Div4|auto_generated|divider|divider|op_7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~10_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[31]~10_combout\)) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[31]~10_combout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_7~14_cout\,
	cout => \Div4|auto_generated|divider|divider|op_7~10_cout\);

-- Location: MLABCELL_X87_Y33_N21
\Div4|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_6~5_sumout\))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div4|auto_generated|divider|divider|StageOut[32]~6_combout\)) ) + ( \Div4|auto_generated|divider|divider|op_7~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[32]~6_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_7~10_cout\,
	cout => \Div4|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X87_Y33_N24
\Div4|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X82_Y33_N36
\Mux475~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux475~0_combout\ = ( DEBIT(0) & ( \SEL2[1]~input_o\ & ( (!\SEL2[2]~input_o\) # (((!\SEL2[0]~input_o\) # (\Div4|auto_generated|divider|divider|op_7~1_sumout\)) # (\SEL2[3]~input_o\)) ) ) ) # ( !DEBIT(0) & ( \SEL2[1]~input_o\ & ( ((\SEL2[2]~input_o\ & 
-- (\Div4|auto_generated|divider|divider|op_7~1_sumout\ & \SEL2[0]~input_o\))) # (\SEL2[3]~input_o\) ) ) ) # ( DEBIT(0) & ( !\SEL2[1]~input_o\ ) ) # ( !DEBIT(0) & ( !\SEL2[1]~input_o\ & ( !\SEL2[3]~input_o\ $ (((\SEL2[0]~input_o\) # (\SEL2[2]~input_o\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100110011111111111111111100110011001101111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_DEBIT(0),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \Mux475~0_combout\);

-- Location: FF_X82_Y33_N38
\DEBIT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux475~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DEBIT(0));

-- Location: LABCELL_X83_Y35_N30
\Div3|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X83_Y35_N33
\Div3|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( GND ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~10\ ))
-- \Div3|auto_generated|divider|divider|op_4~14\ = CARRY(( GND ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_4~10\,
	sumout => \Div3|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X83_Y35_N36
\Div3|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14\ ))
-- \Div3|auto_generated|divider|divider|op_4~6\ = CARRY(( GND ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_4~14\,
	sumout => \Div3|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X83_Y35_N39
\Div3|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_4~6\,
	sumout => \Div3|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X83_Y35_N0
\Div3|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X83_Y35_N3
\Div3|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_4~9_sumout\ & !\Div3|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~10\ ))
-- \Div3|auto_generated|divider|divider|op_5~14\ = CARRY(( (\Div3|auto_generated|divider|divider|op_4~9_sumout\ & !\Div3|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~10\,
	sumout => \Div3|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X83_Y35_N24
\Div3|auto_generated|divider|divider|StageOut[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[10]~14_combout\ = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[10]~14_combout\);

-- Location: LABCELL_X83_Y35_N6
\Div3|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & \Div3|auto_generated|divider|divider|op_4~13_sumout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14\ ))
-- \Div3|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & \Div3|auto_generated|divider|divider|op_4~13_sumout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~14\,
	sumout => \Div3|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X83_Y35_N9
\Div3|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[10]~14_combout\ ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[10]~14_combout\,
	cin => \Div3|auto_generated|divider|divider|op_5~18\,
	cout => \Div3|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X83_Y35_N12
\Div3|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X83_Y35_N27
\Div3|auto_generated|divider|divider|StageOut[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~11_combout\ = ( !\Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~11_combout\);

-- Location: LABCELL_X83_Y35_N45
\Div3|auto_generated|divider|divider|StageOut[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~12_combout\ = ( \Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & \Div3|auto_generated|divider|divider|op_4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~12_combout\);

-- Location: MLABCELL_X84_Y35_N54
\Div3|auto_generated|divider|divider|StageOut[13]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~20_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[13]~12_combout\ ) # ( !\Div3|auto_generated|divider|divider|StageOut[13]~12_combout\ & ( 
-- \Div3|auto_generated|divider|divider|StageOut[13]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~20_combout\);

-- Location: MLABCELL_X84_Y35_N0
\Div3|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X84_Y35_N3
\Div3|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & \Div3|auto_generated|divider|divider|op_5~9_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~10\ ))
-- \Div3|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & \Div3|auto_generated|divider|divider|op_5~9_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_6~10\,
	sumout => \Div3|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X84_Y35_N6
\Div3|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[13]~20_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~14\ ))
-- \Div3|auto_generated|divider|divider|op_6~18\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[13]~20_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~20_combout\,
	cin => \Div3|auto_generated|divider|divider|op_6~14\,
	sumout => \Div3|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X83_Y35_N42
\Div3|auto_generated|divider|divider|StageOut[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[9]~13_combout\ = ( \Div3|auto_generated|divider|divider|op_4~13_sumout\ & ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[9]~13_combout\);

-- Location: MLABCELL_X84_Y35_N9
\Div3|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\Div3|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[9]~13_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[9]~13_combout\,
	cin => \Div3|auto_generated|divider|divider|op_6~18\,
	cout => \Div3|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X84_Y35_N12
\Div3|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X84_Y35_N57
\Div3|auto_generated|divider|divider|StageOut[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~10_combout\ = ( \Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & \Div3|auto_generated|divider|divider|op_5~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~10_combout\);

-- Location: MLABCELL_X84_Y35_N18
\Div3|auto_generated|divider|divider|StageOut[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\ = (!\Div3|auto_generated|divider|divider|op_6~1_sumout\ & \Div3|auto_generated|divider|divider|op_6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\);

-- Location: MLABCELL_X84_Y35_N27
\Div3|auto_generated|divider|divider|StageOut[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~19_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\ ) # ( !\Div3|auto_generated|divider|divider|StageOut[17]~9_combout\ & ( 
-- \Div3|auto_generated|divider|divider|StageOut[17]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: MLABCELL_X84_Y35_N30
\Div3|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X84_Y35_N33
\Div3|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_6~9_sumout\ & !\Div3|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~10\ ))
-- \Div3|auto_generated|divider|divider|op_7~14\ = CARRY(( (\Div3|auto_generated|divider|divider|op_6~9_sumout\ & !\Div3|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_7~10\,
	sumout => \Div3|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X84_Y35_N36
\Div3|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[17]~19_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~14\ ))
-- \Div3|auto_generated|divider|divider|op_7~18\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[17]~19_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\,
	cin => \Div3|auto_generated|divider|divider|op_7~14\,
	sumout => \Div3|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X84_Y35_N39
\Div3|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[13]~12_combout\)) # (\Div3|auto_generated|divider|divider|StageOut[13]~11_combout\))) ) + ( \Div3|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\,
	cin => \Div3|auto_generated|divider|divider|op_7~18\,
	cout => \Div3|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X84_Y35_N42
\Div3|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X84_Y35_N24
\Div3|auto_generated|divider|divider|StageOut[21]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~8_combout\ = ( !\Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div3|auto_generated|divider|divider|op_7~1_sumout\ & \Div3|auto_generated|divider|divider|op_6~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LABCELL_X85_Y34_N51
\Div3|auto_generated|divider|divider|StageOut[21]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~7_combout\ = ( !\Div3|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~7_combout\);

-- Location: LABCELL_X85_Y34_N54
\Div3|auto_generated|divider|divider|StageOut[21]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[21]~7_combout\ ) # ( !\Div3|auto_generated|divider|divider|StageOut[21]~7_combout\ & ( 
-- \Div3|auto_generated|divider|divider|StageOut[21]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\);

-- Location: LABCELL_X85_Y34_N30
\Div3|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_8~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X85_Y34_N33
\Div3|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & \Div3|auto_generated|divider|divider|op_7~9_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~10\ ))
-- \Div3|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & \Div3|auto_generated|divider|divider|op_7~9_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_8~10\,
	sumout => \Div3|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X85_Y34_N36
\Div3|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~14\ ))
-- \Div3|auto_generated|divider|divider|op_8~18\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\,
	cin => \Div3|auto_generated|divider|divider|op_8~14\,
	sumout => \Div3|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X85_Y34_N39
\Div3|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\Div3|auto_generated|divider|divider|op_7~17_sumout\)) # (\Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[17]~10_combout\) # (\Div3|auto_generated|divider|divider|StageOut[17]~9_combout\)))) ) + ( \Div3|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\,
	cin => \Div3|auto_generated|divider|divider|op_8~18\,
	cout => \Div3|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X85_Y34_N42
\Div3|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X85_Y34_N57
\Div3|auto_generated|divider|divider|StageOut[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~6_combout\ = ( \Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & \Div3|auto_generated|divider|divider|op_7~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~6_combout\);

-- Location: LABCELL_X85_Y34_N48
\Div3|auto_generated|divider|divider|StageOut[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~5_combout\ = ( !\Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~5_combout\);

-- Location: LABCELL_X85_Y34_N24
\Div3|auto_generated|divider|divider|StageOut[25]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~17_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[25]~5_combout\ ) # ( !\Div3|auto_generated|divider|divider|StageOut[25]~5_combout\ & ( 
-- \Div3|auto_generated|divider|divider|StageOut[25]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~17_combout\);

-- Location: LABCELL_X85_Y34_N0
\Div3|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_9~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X85_Y34_N3
\Div3|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_8~9_sumout\ & !\Div3|auto_generated|divider|divider|op_8~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~10\ ))
-- \Div3|auto_generated|divider|divider|op_9~14\ = CARRY(( (\Div3|auto_generated|divider|divider|op_8~9_sumout\ & !\Div3|auto_generated|divider|divider|op_8~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_9~10\,
	sumout => \Div3|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X85_Y34_N6
\Div3|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[25]~17_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~14\ ))
-- \Div3|auto_generated|divider|divider|op_9~18\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[25]~17_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~17_combout\,
	cin => \Div3|auto_generated|divider|divider|op_9~14\,
	sumout => \Div3|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X85_Y34_N9
\Div3|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_8~17_sumout\)))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[21]~8_combout\)) # (\Div3|auto_generated|divider|divider|StageOut[21]~7_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\,
	cin => \Div3|auto_generated|divider|divider|op_9~18\,
	cout => \Div3|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X85_Y34_N12
\Div3|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X85_Y34_N27
\Div3|auto_generated|divider|divider|StageOut[29]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[29]~4_combout\ = ( \Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( (\Div3|auto_generated|divider|divider|op_8~9_sumout\ & !\Div3|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[29]~4_combout\);

-- Location: LABCELL_X85_Y34_N21
\Div3|auto_generated|divider|divider|StageOut[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[29]~3_combout\ = ( \Div3|auto_generated|divider|divider|op_9~13_sumout\ & ( !\Div3|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[29]~3_combout\);

-- Location: MLABCELL_X84_Y34_N54
\Div3|auto_generated|divider|divider|StageOut[29]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[29]~16_combout\ = (\Div3|auto_generated|divider|divider|StageOut[29]~3_combout\) # (\Div3|auto_generated|divider|divider|StageOut[29]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[29]~16_combout\);

-- Location: MLABCELL_X84_Y34_N0
\Div3|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_10~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_10~18\);

-- Location: MLABCELL_X84_Y34_N3
\Div3|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_9~9_sumout\ & !\Div3|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~18\ ))
-- \Div3|auto_generated|divider|divider|op_10~10\ = CARRY(( (\Div3|auto_generated|divider|divider|op_9~9_sumout\ & !\Div3|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_10~18\,
	sumout => \Div3|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X84_Y34_N6
\Div3|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[29]~16_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~10\ ))
-- \Div3|auto_generated|divider|divider|op_10~14\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[29]~16_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~16_combout\,
	cin => \Div3|auto_generated|divider|divider|op_10~10\,
	sumout => \Div3|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X84_Y34_N9
\Div3|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\Div3|auto_generated|divider|divider|op_9~17_sumout\)) # (\Div3|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[25]~6_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~5_combout\)))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\,
	cin => \Div3|auto_generated|divider|divider|op_10~14\,
	cout => \Div3|auto_generated|divider|divider|op_10~6_cout\);

-- Location: MLABCELL_X84_Y34_N12
\Div3|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X84_Y34_N24
\Div3|auto_generated|divider|divider|StageOut[33]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~0_combout\ = ( !\Div3|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~0_combout\);

-- Location: MLABCELL_X84_Y34_N57
\Div3|auto_generated|divider|divider|StageOut[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~1_combout\ = ( !\Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~1_combout\);

-- Location: MLABCELL_X84_Y34_N30
\Div3|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_11~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_11~18\);

-- Location: MLABCELL_X84_Y34_N33
\Div3|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_10~17_sumout\ & !\Div3|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~18\ ))
-- \Div3|auto_generated|divider|divider|op_11~14\ = CARRY(( (\Div3|auto_generated|divider|divider|op_10~17_sumout\ & !\Div3|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_11~18\,
	sumout => \Div3|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_11~14\);

-- Location: MLABCELL_X84_Y34_N36
\Div3|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( ((\Div3|auto_generated|divider|divider|op_10~1_sumout\ & \Div3|auto_generated|divider|divider|StageOut[28]~1_combout\)) # (\Div3|auto_generated|divider|divider|StageOut[33]~0_combout\) ) + ( GND 
-- ) + ( \Div3|auto_generated|divider|divider|op_11~14\ ))
-- \Div3|auto_generated|divider|divider|op_11~10\ = CARRY(( ((\Div3|auto_generated|divider|divider|op_10~1_sumout\ & \Div3|auto_generated|divider|divider|StageOut[28]~1_combout\)) # (\Div3|auto_generated|divider|divider|StageOut[33]~0_combout\) ) + ( GND ) + 
-- ( \Div3|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\,
	cin => \Div3|auto_generated|divider|divider|op_11~14\,
	sumout => \Div3|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_11~10\);

-- Location: MLABCELL_X84_Y34_N39
\Div3|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[29]~4_combout\)) # (\Div3|auto_generated|divider|divider|StageOut[29]~3_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\,
	cin => \Div3|auto_generated|divider|divider|op_11~10\,
	cout => \Div3|auto_generated|divider|divider|op_11~6_cout\);

-- Location: MLABCELL_X84_Y34_N42
\Div3|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X83_Y34_N57
\Div3|auto_generated|divider|divider|StageOut[33]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~2_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[28]~1_combout\ & ( \Div3|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: MLABCELL_X84_Y34_N51
\Div3|auto_generated|divider|divider|StageOut[37]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[37]~15_combout\ = ( \Div3|auto_generated|divider|divider|op_10~17_sumout\ & ( (!\Div3|auto_generated|divider|divider|op_11~1_sumout\ & (\Div3|auto_generated|divider|divider|op_11~13_sumout\)) # 
-- (\Div3|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div3|auto_generated|divider|divider|op_10~1_sumout\))) ) ) # ( !\Div3|auto_generated|divider|divider|op_10~17_sumout\ & ( (\Div3|auto_generated|divider|divider|op_11~13_sumout\ & 
-- !\Div3|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101000111010001000100010001000111010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[37]~15_combout\);

-- Location: LABCELL_X83_Y34_N30
\Div3|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout\ & \Div3|auto_generated|divider|divider|op_11~17_sumout\) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => GND,
	cout => \Div3|auto_generated|divider|divider|op_3~14_cout\);

-- Location: LABCELL_X83_Y34_N33
\Div3|auto_generated|divider|divider|op_3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~10_cout\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[37]~15_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~15_combout\,
	cin => \Div3|auto_generated|divider|divider|op_3~14_cout\,
	cout => \Div3|auto_generated|divider|divider|op_3~10_cout\);

-- Location: LABCELL_X83_Y34_N36
\Div3|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout\ & (\Div3|auto_generated|divider|divider|op_11~9_sumout\)) # (\Div3|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[33]~2_combout\) # (\Div3|auto_generated|divider|divider|StageOut[33]~0_combout\)))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\,
	cin => \Div3|auto_generated|divider|divider|op_3~10_cout\,
	cout => \Div3|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X83_Y34_N39
\Div3|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X83_Y35_N54
\Mux415~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux415~0_combout\ = ( C_TO_F(0) & ( \Div3|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( !C_TO_F(0) & ( \Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\SEL2[1]~input_o\ & ((!\SEL2[0]~input_o\ & ((!\SEL2[3]~input_o\) # 
-- (\SEL2[2]~input_o\))) # (\SEL2[0]~input_o\ & ((\SEL2[3]~input_o\))))) # (\SEL2[1]~input_o\ & (((\SEL2[3]~input_o\)))) ) ) ) # ( C_TO_F(0) & ( !\Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( ((!\SEL2[2]~input_o\) # ((\SEL2[3]~input_o\) # 
-- (\SEL2[0]~input_o\))) # (\SEL2[1]~input_o\) ) ) ) # ( !C_TO_F(0) & ( !\Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( !\SEL2[3]~input_o\ $ ((((\SEL2[0]~input_o\) # (\SEL2[2]~input_o\)) # (\SEL2[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001111111110111111111111110100000011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[1]~input_o\,
	datab => \ALT_INV_SEL2[2]~input_o\,
	datac => \ALT_INV_SEL2[0]~input_o\,
	datad => \ALT_INV_SEL2[3]~input_o\,
	datae => ALT_INV_C_TO_F(0),
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Mux415~0_combout\);

-- Location: FF_X83_Y35_N55
\C_TO_F[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux415~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(0));

-- Location: MLABCELL_X82_Y33_N42
\SUM[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[0]~0_combout\ = ( DEBIT(0) & ( C_TO_F(0) & ( (!\SEL2[1]~input_o\ & (!H_TO_S(0) & ((\SEL2[0]~input_o\)))) # (\SEL2[1]~input_o\ & (((!DISTANCE(0) & !\SEL2[0]~input_o\)))) ) ) ) # ( !DEBIT(0) & ( C_TO_F(0) & ( (!\SEL2[1]~input_o\ & (!H_TO_S(0) & 
-- ((\SEL2[0]~input_o\)))) # (\SEL2[1]~input_o\ & (((!DISTANCE(0)) # (\SEL2[0]~input_o\)))) ) ) ) # ( DEBIT(0) & ( !C_TO_F(0) & ( (!\SEL2[1]~input_o\ & ((!H_TO_S(0)) # ((!\SEL2[0]~input_o\)))) # (\SEL2[1]~input_o\ & (((!DISTANCE(0) & !\SEL2[0]~input_o\)))) ) 
-- ) ) # ( !DEBIT(0) & ( !C_TO_F(0) & ( (!\SEL2[1]~input_o\ & ((!H_TO_S(0)) # ((!\SEL2[0]~input_o\)))) # (\SEL2[1]~input_o\ & (((!DISTANCE(0)) # (\SEL2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010111011111111001000100000110000101110110011000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_H_TO_S(0),
	datab => \ALT_INV_SEL2[1]~input_o\,
	datac => ALT_INV_DISTANCE(0),
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_DEBIT(0),
	dataf => ALT_INV_C_TO_F(0),
	combout => \SUM[0]~0_combout\);

-- Location: LABCELL_X80_Y34_N27
\SUM[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[0]~2_combout\ = ( \SEL2[2]~input_o\ & ( (!\SEL2[3]~input_o\ & (((!\SUM[0]~1_combout\ & !\SUM[0]~0_combout\)))) # (\SEL2[3]~input_o\ & (VOLT(0))) ) ) # ( !\SEL2[2]~input_o\ & ( (!\SEL2[3]~input_o\ & ((!\SUM[0]~1_combout\))) # (\SEL2[3]~input_o\ & 
-- (VOLT(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001110100011101000111010001000100011101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_VOLT(0),
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_SUM[0]~1_combout\,
	datad => \ALT_INV_SUM[0]~0_combout\,
	dataf => \ALT_INV_SEL2[2]~input_o\,
	combout => \SUM[0]~2_combout\);

-- Location: LABCELL_X88_Y30_N0
\TEMPDIV[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPDIV[0]~0_combout\ = ( !\MODE~input_o\ & ( !\SEL1[0]~input_o\ & ( !\SEL1[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[1]~input_o\,
	datae => \ALT_INV_MODE~input_o\,
	dataf => \ALT_INV_SEL1[0]~input_o\,
	combout => \TEMPDIV[0]~0_combout\);

-- Location: LABCELL_X88_Y30_N48
\TEMPDIV[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPDIV[0]~1_combout\ = ( TEMPDIV(0) & ( ((!\SEL1[2]~input_o\) # (!\TEMPDIV[0]~0_combout\)) # (\Div4|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !TEMPDIV(0) & ( (\TEMPDIV[0]~0_combout\ & ((!\SEL1[2]~input_o\) # 
-- (\Div4|auto_generated|divider|divider|op_7~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101111111011111110100001101000011011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ALT_INV_SEL1[2]~input_o\,
	datac => \ALT_INV_TEMPDIV[0]~0_combout\,
	datae => ALT_INV_TEMPDIV(0),
	combout => \TEMPDIV[0]~1_combout\);

-- Location: FF_X88_Y30_N49
\TEMPDIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPDIV[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(0));

-- Location: MLABCELL_X87_Y30_N15
\PECAHAN_BULAT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PECAHAN_BULAT[0]~0_combout\ = ( \Div4|auto_generated|divider|divider|op_7~1_sumout\ ) # ( !\Div4|auto_generated|divider|divider|op_7~1_sumout\ & ( !\SEL1[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[0]~input_o\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \PECAHAN_BULAT[0]~0_combout\);

-- Location: MLABCELL_X82_Y34_N48
\PECAHAN_KOMA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PECAHAN_KOMA[0]~0_combout\ = ( \SEL1[0]~input_o\ & ( !\SEL1[1]~input_o\ & ( (\SEL1[2]~input_o\ & !\MODE~input_o\) ) ) ) # ( !\SEL1[0]~input_o\ & ( !\SEL1[1]~input_o\ & ( (!\SEL1[2]~input_o\ & !\MODE~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL1[2]~input_o\,
	datac => \ALT_INV_MODE~input_o\,
	datae => \ALT_INV_SEL1[0]~input_o\,
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \PECAHAN_KOMA[0]~0_combout\);

-- Location: FF_X87_Y30_N17
\PECAHAN_BULAT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \PECAHAN_BULAT[0]~0_combout\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(0));

-- Location: MLABCELL_X87_Y29_N0
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_sumout\ = SUM(( !TEMPROOT2(0) ) + ( VCC ) + ( !VCC ))
-- \Add4~2\ = CARRY(( !TEMPROOT2(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(0),
	cin => GND,
	sumout => \Add4~1_sumout\,
	cout => \Add4~2\);

-- Location: MLABCELL_X87_Y32_N57
\Mux301~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux301~0_combout\ = ( \SEL1[2]~input_o\ & ( !\Add4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add4~1_sumout\,
	combout => \Mux301~0_combout\);

-- Location: LABCELL_X53_Y30_N27
\SQRTROOT[18]~_Duplicate_2feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[18]~_Duplicate_2feeder_combout\ = ( \SQRTROOT[18]~SCLR_LUT_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SQRTROOT[18]~SCLR_LUT_combout\,
	combout => \SQRTROOT[18]~_Duplicate_2feeder_combout\);

-- Location: FF_X53_Y30_N28
\SQRTROOT[18]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SQRTROOT[18]~_Duplicate_2feeder_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[18]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y31_N0
\Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~1_sumout\ = SUM(( SQRTROOT(0) ) + ( VCC ) + ( !VCC ))
-- \Add5~2\ = CARRY(( SQRTROOT(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(0),
	cin => GND,
	sumout => \Add5~1_sumout\,
	cout => \Add5~2\);

-- Location: FF_X55_Y31_N2
\SQRTROOT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~1_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(0));

-- Location: LABCELL_X55_Y31_N3
\Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~5_sumout\ = SUM(( !SQRTROOT(1) ) + ( VCC ) + ( \Add5~2\ ))
-- \Add5~6\ = CARRY(( !SQRTROOT(1) ) + ( VCC ) + ( \Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(1),
	cin => \Add5~2\,
	sumout => \Add5~5_sumout\,
	cout => \Add5~6\);

-- Location: LABCELL_X53_Y30_N48
\Mux268~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux268~0_combout\ = ( !\Add5~5_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~5_sumout\,
	combout => \Mux268~0_combout\);

-- Location: FF_X53_Y30_N50
\SQRTROOT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux268~0_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(1));

-- Location: LABCELL_X55_Y31_N6
\Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~9_sumout\ = SUM(( SQRTROOT(2) ) + ( VCC ) + ( \Add5~6\ ))
-- \Add5~10\ = CARRY(( SQRTROOT(2) ) + ( VCC ) + ( \Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SQRTROOT(2),
	cin => \Add5~6\,
	sumout => \Add5~9_sumout\,
	cout => \Add5~10\);

-- Location: FF_X55_Y31_N8
\SQRTROOT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~9_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(2));

-- Location: LABCELL_X55_Y31_N9
\Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~13_sumout\ = SUM(( !SQRTROOT(3) ) + ( VCC ) + ( \Add5~10\ ))
-- \Add5~14\ = CARRY(( !SQRTROOT(3) ) + ( VCC ) + ( \Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(3),
	cin => \Add5~10\,
	sumout => \Add5~13_sumout\,
	cout => \Add5~14\);

-- Location: LABCELL_X53_Y30_N33
\Mux266~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux266~0_combout\ = ( !\Add5~13_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~13_sumout\,
	combout => \Mux266~0_combout\);

-- Location: FF_X53_Y30_N35
\SQRTROOT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux266~0_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(3));

-- Location: LABCELL_X55_Y31_N12
\Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~17_sumout\ = SUM(( SQRTROOT(4) ) + ( VCC ) + ( \Add5~14\ ))
-- \Add5~18\ = CARRY(( SQRTROOT(4) ) + ( VCC ) + ( \Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SQRTROOT(4),
	cin => \Add5~14\,
	sumout => \Add5~17_sumout\,
	cout => \Add5~18\);

-- Location: FF_X55_Y31_N14
\SQRTROOT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~17_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(4));

-- Location: LABCELL_X55_Y31_N15
\Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~21_sumout\ = SUM(( SQRTROOT(5) ) + ( VCC ) + ( \Add5~18\ ))
-- \Add5~22\ = CARRY(( SQRTROOT(5) ) + ( VCC ) + ( \Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(5),
	cin => \Add5~18\,
	sumout => \Add5~21_sumout\,
	cout => \Add5~22\);

-- Location: FF_X55_Y31_N17
\SQRTROOT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~21_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(5));

-- Location: LABCELL_X55_Y31_N18
\Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~25_sumout\ = SUM(( SQRTROOT(6) ) + ( VCC ) + ( \Add5~22\ ))
-- \Add5~26\ = CARRY(( SQRTROOT(6) ) + ( VCC ) + ( \Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(6),
	cin => \Add5~22\,
	sumout => \Add5~25_sumout\,
	cout => \Add5~26\);

-- Location: FF_X55_Y31_N20
\SQRTROOT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~25_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(6));

-- Location: LABCELL_X55_Y31_N21
\Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~29_sumout\ = SUM(( SQRTROOT(7) ) + ( VCC ) + ( \Add5~26\ ))
-- \Add5~30\ = CARRY(( SQRTROOT(7) ) + ( VCC ) + ( \Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SQRTROOT(7),
	cin => \Add5~26\,
	sumout => \Add5~29_sumout\,
	cout => \Add5~30\);

-- Location: FF_X55_Y31_N23
\SQRTROOT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~29_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(7));

-- Location: LABCELL_X55_Y31_N24
\Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~33_sumout\ = SUM(( SQRTROOT(8) ) + ( VCC ) + ( \Add5~30\ ))
-- \Add5~34\ = CARRY(( SQRTROOT(8) ) + ( VCC ) + ( \Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(8),
	cin => \Add5~30\,
	sumout => \Add5~33_sumout\,
	cout => \Add5~34\);

-- Location: FF_X55_Y31_N26
\SQRTROOT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~33_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(8));

-- Location: LABCELL_X55_Y31_N27
\Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~37_sumout\ = SUM(( SQRTROOT(9) ) + ( VCC ) + ( \Add5~34\ ))
-- \Add5~38\ = CARRY(( SQRTROOT(9) ) + ( VCC ) + ( \Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SQRTROOT(9),
	cin => \Add5~34\,
	sumout => \Add5~37_sumout\,
	cout => \Add5~38\);

-- Location: FF_X55_Y31_N29
\SQRTROOT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~37_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(9));

-- Location: LABCELL_X55_Y31_N30
\Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~41_sumout\ = SUM(( SQRTROOT(10) ) + ( VCC ) + ( \Add5~38\ ))
-- \Add5~42\ = CARRY(( SQRTROOT(10) ) + ( VCC ) + ( \Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SQRTROOT(10),
	cin => \Add5~38\,
	sumout => \Add5~41_sumout\,
	cout => \Add5~42\);

-- Location: FF_X55_Y31_N32
\SQRTROOT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~41_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(10));

-- Location: LABCELL_X55_Y31_N33
\Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~45_sumout\ = SUM(( SQRTROOT(11) ) + ( VCC ) + ( \Add5~42\ ))
-- \Add5~46\ = CARRY(( SQRTROOT(11) ) + ( VCC ) + ( \Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SQRTROOT(11),
	cin => \Add5~42\,
	sumout => \Add5~45_sumout\,
	cout => \Add5~46\);

-- Location: FF_X55_Y31_N35
\SQRTROOT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~45_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(11));

-- Location: LABCELL_X55_Y31_N36
\Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~49_sumout\ = SUM(( SQRTROOT(12) ) + ( VCC ) + ( \Add5~46\ ))
-- \Add5~50\ = CARRY(( SQRTROOT(12) ) + ( VCC ) + ( \Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(12),
	cin => \Add5~46\,
	sumout => \Add5~49_sumout\,
	cout => \Add5~50\);

-- Location: FF_X55_Y31_N38
\SQRTROOT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~49_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(12));

-- Location: LABCELL_X55_Y31_N39
\Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~53_sumout\ = SUM(( SQRTROOT(13) ) + ( VCC ) + ( \Add5~50\ ))
-- \Add5~54\ = CARRY(( SQRTROOT(13) ) + ( VCC ) + ( \Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(13),
	cin => \Add5~50\,
	sumout => \Add5~53_sumout\,
	cout => \Add5~54\);

-- Location: FF_X55_Y31_N41
\SQRTROOT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~53_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(13));

-- Location: LABCELL_X55_Y31_N42
\Add5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~57_sumout\ = SUM(( SQRTROOT(14) ) + ( VCC ) + ( \Add5~54\ ))
-- \Add5~58\ = CARRY(( SQRTROOT(14) ) + ( VCC ) + ( \Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SQRTROOT(14),
	cin => \Add5~54\,
	sumout => \Add5~57_sumout\,
	cout => \Add5~58\);

-- Location: FF_X55_Y31_N44
\SQRTROOT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~57_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(14));

-- Location: LABCELL_X55_Y31_N45
\Add5~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~61_sumout\ = SUM(( SQRTROOT(15) ) + ( VCC ) + ( \Add5~58\ ))
-- \Add5~62\ = CARRY(( SQRTROOT(15) ) + ( VCC ) + ( \Add5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(15),
	cin => \Add5~58\,
	sumout => \Add5~61_sumout\,
	cout => \Add5~62\);

-- Location: FF_X55_Y31_N47
\SQRTROOT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~61_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(15));

-- Location: LABCELL_X55_Y31_N48
\Add5~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~65_sumout\ = SUM(( SQRTROOT(16) ) + ( VCC ) + ( \Add5~62\ ))
-- \Add5~66\ = CARRY(( SQRTROOT(16) ) + ( VCC ) + ( \Add5~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SQRTROOT(16),
	cin => \Add5~62\,
	sumout => \Add5~65_sumout\,
	cout => \Add5~66\);

-- Location: FF_X55_Y31_N50
\SQRTROOT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~65_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(16));

-- Location: LABCELL_X55_Y31_N51
\Add5~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~69_sumout\ = SUM(( SQRTROOT(17) ) + ( VCC ) + ( \Add5~66\ ))
-- \Add5~70\ = CARRY(( SQRTROOT(17) ) + ( VCC ) + ( \Add5~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SQRTROOT(17),
	cin => \Add5~66\,
	sumout => \Add5~69_sumout\,
	cout => \Add5~70\);

-- Location: FF_X55_Y31_N53
\SQRTROOT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~69_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SQRTROOT(17));

-- Location: LABCELL_X55_Y31_N54
\Add5~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~73_sumout\ = SUM(( \SQRTROOT[18]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~70\ ))
-- \Add5~74\ = CARRY(( \SQRTROOT[18]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SQRTROOT[18]~_Duplicate_2_q\,
	cin => \Add5~70\,
	sumout => \Add5~73_sumout\,
	cout => \Add5~74\);

-- Location: LABCELL_X53_Y30_N12
\SQRTROOT[18]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[18]~SCLR_LUT_combout\ = ( \Add5~73_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~73_sumout\,
	combout => \SQRTROOT[18]~SCLR_LUT_combout\);

-- Location: LABCELL_X53_Y30_N6
\SQRTROOT[19]~_Duplicate_2feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[19]~_Duplicate_2feeder_combout\ = ( \SQRTROOT[19]~SCLR_LUT_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SQRTROOT[19]~SCLR_LUT_combout\,
	combout => \SQRTROOT[19]~_Duplicate_2feeder_combout\);

-- Location: FF_X53_Y30_N7
\SQRTROOT[19]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SQRTROOT[19]~_Duplicate_2feeder_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[19]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y31_N57
\Add5~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~77_sumout\ = SUM(( \SQRTROOT[19]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~74\ ))
-- \Add5~78\ = CARRY(( \SQRTROOT[19]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SQRTROOT[19]~_Duplicate_2_q\,
	cin => \Add5~74\,
	sumout => \Add5~77_sumout\,
	cout => \Add5~78\);

-- Location: LABCELL_X53_Y30_N42
\SQRTROOT[19]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[19]~SCLR_LUT_combout\ = ( \Add5~77_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~77_sumout\,
	combout => \SQRTROOT[19]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N41
\SQRTROOT[20]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[20]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[20]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N0
\Add5~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~81_sumout\ = SUM(( \SQRTROOT[20]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~78\ ))
-- \Add5~82\ = CARRY(( \SQRTROOT[20]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SQRTROOT[20]~_Duplicate_2_q\,
	cin => \Add5~78\,
	sumout => \Add5~81_sumout\,
	cout => \Add5~82\);

-- Location: LABCELL_X53_Y30_N36
\SQRTROOT[20]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[20]~SCLR_LUT_combout\ = ( \Add5~81_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~81_sumout\,
	combout => \SQRTROOT[20]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N55
\SQRTROOT[21]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[21]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[21]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N3
\Add5~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~85_sumout\ = SUM(( \SQRTROOT[21]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~82\ ))
-- \Add5~86\ = CARRY(( \SQRTROOT[21]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SQRTROOT[21]~_Duplicate_2_q\,
	cin => \Add5~82\,
	sumout => \Add5~85_sumout\,
	cout => \Add5~86\);

-- Location: LABCELL_X53_Y30_N54
\SQRTROOT[21]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[21]~SCLR_LUT_combout\ = ( \Add5~85_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~85_sumout\,
	combout => \SQRTROOT[21]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N50
\SQRTROOT[22]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SQRTROOT[22]~SCLR_LUT_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[22]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N6
\Add5~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~89_sumout\ = SUM(( \SQRTROOT[22]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~86\ ))
-- \Add5~90\ = CARRY(( \SQRTROOT[22]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SQRTROOT[22]~_Duplicate_2_q\,
	cin => \Add5~86\,
	sumout => \Add5~89_sumout\,
	cout => \Add5~90\);

-- Location: LABCELL_X55_Y30_N48
\SQRTROOT[22]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[22]~SCLR_LUT_combout\ = ( \Add5~89_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~89_sumout\,
	combout => \SQRTROOT[22]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N58
\SQRTROOT[23]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[23]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[23]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N9
\Add5~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~93_sumout\ = SUM(( \SQRTROOT[23]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~90\ ))
-- \Add5~94\ = CARRY(( \SQRTROOT[23]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SQRTROOT[23]~_Duplicate_2_q\,
	cin => \Add5~90\,
	sumout => \Add5~93_sumout\,
	cout => \Add5~94\);

-- Location: LABCELL_X53_Y30_N3
\SQRTROOT[23]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[23]~SCLR_LUT_combout\ = ( \Add5~93_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~93_sumout\,
	combout => \SQRTROOT[23]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N46
\SQRTROOT[24]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[24]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[24]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N12
\Add5~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~97_sumout\ = SUM(( \SQRTROOT[24]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~94\ ))
-- \Add5~98\ = CARRY(( \SQRTROOT[24]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SQRTROOT[24]~_Duplicate_2_q\,
	cin => \Add5~94\,
	sumout => \Add5~97_sumout\,
	cout => \Add5~98\);

-- Location: LABCELL_X55_Y30_N51
\SQRTROOT[24]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[24]~SCLR_LUT_combout\ = ( \Add5~97_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~97_sumout\,
	combout => \SQRTROOT[24]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N43
\SQRTROOT[25]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[25]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[25]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N15
\Add5~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~101_sumout\ = SUM(( \SQRTROOT[25]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~98\ ))
-- \Add5~102\ = CARRY(( \SQRTROOT[25]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SQRTROOT[25]~_Duplicate_2_q\,
	cin => \Add5~98\,
	sumout => \Add5~101_sumout\,
	cout => \Add5~102\);

-- Location: LABCELL_X55_Y30_N45
\SQRTROOT[25]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[25]~SCLR_LUT_combout\ = ( \Add5~101_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~101_sumout\,
	combout => \SQRTROOT[25]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N52
\SQRTROOT[26]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[26]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[26]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N18
\Add5~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~105_sumout\ = SUM(( \SQRTROOT[26]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~102\ ))
-- \Add5~106\ = CARRY(( \SQRTROOT[26]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SQRTROOT[26]~_Duplicate_2_q\,
	cin => \Add5~102\,
	sumout => \Add5~105_sumout\,
	cout => \Add5~106\);

-- Location: LABCELL_X55_Y30_N39
\SQRTROOT[26]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[26]~SCLR_LUT_combout\ = ( \Add5~105_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~105_sumout\,
	combout => \SQRTROOT[26]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N38
\SQRTROOT[27]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[27]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[27]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N21
\Add5~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~109_sumout\ = SUM(( \SQRTROOT[27]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~106\ ))
-- \Add5~110\ = CARRY(( \SQRTROOT[27]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SQRTROOT[27]~_Duplicate_2_q\,
	cin => \Add5~106\,
	sumout => \Add5~109_sumout\,
	cout => \Add5~110\);

-- Location: LABCELL_X53_Y30_N21
\SQRTROOT[27]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[27]~SCLR_LUT_combout\ = ( \Add5~109_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datae => \ALT_INV_Add5~109_sumout\,
	combout => \SQRTROOT[27]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N7
\SQRTROOT[28]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[28]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[28]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N24
\Add5~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~113_sumout\ = SUM(( \SQRTROOT[28]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~110\ ))
-- \Add5~114\ = CARRY(( \SQRTROOT[28]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SQRTROOT[28]~_Duplicate_2_q\,
	cin => \Add5~110\,
	sumout => \Add5~113_sumout\,
	cout => \Add5~114\);

-- Location: LABCELL_X55_Y30_N36
\SQRTROOT[28]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[28]~SCLR_LUT_combout\ = (\SEL1[2]~input_o\ & \Add5~113_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datac => \ALT_INV_Add5~113_sumout\,
	combout => \SQRTROOT[28]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N16
\SQRTROOT[29]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[29]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[29]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N27
\Add5~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~117_sumout\ = SUM(( \SQRTROOT[29]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~114\ ))
-- \Add5~118\ = CARRY(( \SQRTROOT[29]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SQRTROOT[29]~_Duplicate_2_q\,
	cin => \Add5~114\,
	sumout => \Add5~117_sumout\,
	cout => \Add5~118\);

-- Location: LABCELL_X55_Y30_N57
\SQRTROOT[29]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[29]~SCLR_LUT_combout\ = ( \SEL1[2]~input_o\ & ( \Add5~117_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~117_sumout\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \SQRTROOT[29]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N28
\SQRTROOT[30]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[30]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[30]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N30
\Add5~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~121_sumout\ = SUM(( \SQRTROOT[30]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~118\ ))
-- \Add5~122\ = CARRY(( \SQRTROOT[30]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SQRTROOT[30]~_Duplicate_2_q\,
	cin => \Add5~118\,
	sumout => \Add5~121_sumout\,
	cout => \Add5~122\);

-- Location: LABCELL_X55_Y30_N54
\SQRTROOT[30]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[30]~SCLR_LUT_combout\ = ( \Add5~121_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add5~121_sumout\,
	combout => \SQRTROOT[30]~SCLR_LUT_combout\);

-- Location: FF_X55_Y30_N34
\SQRTROOT[31]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SQRTROOT[31]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SQRTROOT[31]~_Duplicate_2_q\);

-- Location: LABCELL_X55_Y30_N33
\Add5~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~125_sumout\ = SUM(( \SQRTROOT[31]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SQRTROOT[31]~_Duplicate_2_q\,
	cin => \Add5~122\,
	sumout => \Add5~125_sumout\);

-- Location: LABCELL_X55_Y30_N42
\SQRTROOT[31]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SQRTROOT[31]~SCLR_LUT_combout\ = (\SEL1[2]~input_o\ & \Add5~125_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datac => \ALT_INV_Add5~125_sumout\,
	combout => \SQRTROOT[31]~SCLR_LUT_combout\);

-- Location: DSP_X54_Y30_N0
\Mult2~405\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "0",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \Mult2~405_ACLR_bus\,
	clk => \Mult2~405_CLK_bus\,
	ena => \Mult2~405_ENA_bus\,
	ax => \Mult2~405_AX_bus\,
	ay => \Mult2~405_AY_bus\,
	bx => \Mult2~405_BX_bus\,
	by => \Mult2~405_BY_bus\,
	resulta => \Mult2~405_RESULTA_bus\);

-- Location: DSP_X54_Y33_N0
\Mult2~12\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult2~12_AX_bus\,
	ay => \Mult2~12_AY_bus\,
	resulta => \Mult2~12_RESULTA_bus\);

-- Location: LABCELL_X53_Y33_N0
\Mult2~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~370_sumout\ = SUM(( \Mult2~405_resulta\ ) + ( \Mult2~30\ ) + ( !VCC ))
-- \Mult2~371\ = CARRY(( \Mult2~405_resulta\ ) + ( \Mult2~30\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~405_resulta\,
	datac => \ALT_INV_Mult2~30\,
	cin => GND,
	sumout => \Mult2~370_sumout\,
	cout => \Mult2~371\);

-- Location: LABCELL_X53_Y33_N3
\Mult2~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~386_sumout\ = SUM(( \Mult2~406\ ) + ( \Mult2~31\ ) + ( \Mult2~371\ ))
-- \Mult2~387\ = CARRY(( \Mult2~406\ ) + ( \Mult2~31\ ) + ( \Mult2~371\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~31\,
	datac => \ALT_INV_Mult2~406\,
	cin => \Mult2~371\,
	sumout => \Mult2~386_sumout\,
	cout => \Mult2~387\);

-- Location: LABCELL_X53_Y33_N6
\Mult2~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~390_sumout\ = SUM(( \Mult2~407\ ) + ( \Mult2~32\ ) + ( \Mult2~387\ ))
-- \Mult2~391\ = CARRY(( \Mult2~407\ ) + ( \Mult2~32\ ) + ( \Mult2~387\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~32\,
	datad => \ALT_INV_Mult2~407\,
	cin => \Mult2~387\,
	sumout => \Mult2~390_sumout\,
	cout => \Mult2~391\);

-- Location: LABCELL_X53_Y33_N9
\Mult2~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~394_sumout\ = SUM(( \Mult2~33\ ) + ( \Mult2~408\ ) + ( \Mult2~391\ ))
-- \Mult2~395\ = CARRY(( \Mult2~33\ ) + ( \Mult2~408\ ) + ( \Mult2~391\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~33\,
	dataf => \ALT_INV_Mult2~408\,
	cin => \Mult2~391\,
	sumout => \Mult2~394_sumout\,
	cout => \Mult2~395\);

-- Location: LABCELL_X53_Y33_N12
\Mult2~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~382_sumout\ = SUM(( \Mult2~409\ ) + ( \Mult2~34\ ) + ( \Mult2~395\ ))
-- \Mult2~383\ = CARRY(( \Mult2~409\ ) + ( \Mult2~34\ ) + ( \Mult2~395\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~34\,
	datac => \ALT_INV_Mult2~409\,
	cin => \Mult2~395\,
	sumout => \Mult2~382_sumout\,
	cout => \Mult2~383\);

-- Location: LABCELL_X53_Y33_N15
\Mult2~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~378_sumout\ = SUM(( \Mult2~35\ ) + ( \Mult2~410\ ) + ( \Mult2~383\ ))
-- \Mult2~379\ = CARRY(( \Mult2~35\ ) + ( \Mult2~410\ ) + ( \Mult2~383\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~410\,
	datad => \ALT_INV_Mult2~35\,
	cin => \Mult2~383\,
	sumout => \Mult2~378_sumout\,
	cout => \Mult2~379\);

-- Location: LABCELL_X53_Y33_N18
\Mult2~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~374_sumout\ = SUM(( \Mult2~411\ ) + ( \Mult2~36\ ) + ( \Mult2~379\ ))
-- \Mult2~375\ = CARRY(( \Mult2~411\ ) + ( \Mult2~36\ ) + ( \Mult2~379\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~411\,
	datab => \ALT_INV_Mult2~36\,
	cin => \Mult2~379\,
	sumout => \Mult2~374_sumout\,
	cout => \Mult2~375\);

-- Location: LABCELL_X53_Y33_N21
\Mult2~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~346_sumout\ = SUM(( \Mult2~37\ ) + ( \Mult2~412\ ) + ( \Mult2~375\ ))
-- \Mult2~347\ = CARRY(( \Mult2~37\ ) + ( \Mult2~412\ ) + ( \Mult2~375\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult2~37\,
	dataf => \ALT_INV_Mult2~412\,
	cin => \Mult2~375\,
	sumout => \Mult2~346_sumout\,
	cout => \Mult2~347\);

-- Location: LABCELL_X53_Y33_N24
\Mult2~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~362_sumout\ = SUM(( \Mult2~413\ ) + ( \Mult2~38\ ) + ( \Mult2~347\ ))
-- \Mult2~363\ = CARRY(( \Mult2~413\ ) + ( \Mult2~38\ ) + ( \Mult2~347\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~38\,
	datac => \ALT_INV_Mult2~413\,
	cin => \Mult2~347\,
	sumout => \Mult2~362_sumout\,
	cout => \Mult2~363\);

-- Location: LABCELL_X53_Y33_N27
\Mult2~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~358_sumout\ = SUM(( \Mult2~414\ ) + ( \Mult2~39\ ) + ( \Mult2~363\ ))
-- \Mult2~359\ = CARRY(( \Mult2~414\ ) + ( \Mult2~39\ ) + ( \Mult2~363\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~39\,
	datac => \ALT_INV_Mult2~414\,
	cin => \Mult2~363\,
	sumout => \Mult2~358_sumout\,
	cout => \Mult2~359\);

-- Location: LABCELL_X53_Y33_N30
\Mult2~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~354_sumout\ = SUM(( \Mult2~415\ ) + ( \Mult2~40\ ) + ( \Mult2~359\ ))
-- \Mult2~355\ = CARRY(( \Mult2~415\ ) + ( \Mult2~40\ ) + ( \Mult2~359\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~415\,
	datac => \ALT_INV_Mult2~40\,
	cin => \Mult2~359\,
	sumout => \Mult2~354_sumout\,
	cout => \Mult2~355\);

-- Location: LABCELL_X53_Y33_N33
\Mult2~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~350_sumout\ = SUM(( \Mult2~416\ ) + ( \Mult2~41\ ) + ( \Mult2~355\ ))
-- \Mult2~351\ = CARRY(( \Mult2~416\ ) + ( \Mult2~41\ ) + ( \Mult2~355\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~41\,
	datac => \ALT_INV_Mult2~416\,
	cin => \Mult2~355\,
	sumout => \Mult2~350_sumout\,
	cout => \Mult2~351\);

-- Location: LABCELL_X53_Y33_N36
\Mult2~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~366_sumout\ = SUM(( \Mult2~417\ ) + ( \Mult2~42\ ) + ( \Mult2~351\ ))
-- \Mult2~367\ = CARRY(( \Mult2~417\ ) + ( \Mult2~42\ ) + ( \Mult2~351\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~42\,
	datad => \ALT_INV_Mult2~417\,
	cin => \Mult2~351\,
	sumout => \Mult2~366_sumout\,
	cout => \Mult2~367\);

-- Location: LABCELL_X53_Y33_N39
\Mult2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~1_sumout\ = SUM(( \Mult2~418\ ) + ( \Mult2~43\ ) + ( \Mult2~367\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~418\,
	dataf => \ALT_INV_Mult2~43\,
	cin => \Mult2~367\,
	sumout => \Mult2~1_sumout\);

-- Location: LABCELL_X53_Y33_N57
\Mux134~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux134~0_combout\ = ( !\SEL1[2]~input_o\ & ( \Mult2~1_sumout\ ) ) # ( \SEL1[2]~input_o\ & ( !\Mult2~1_sumout\ ) ) # ( !\SEL1[2]~input_o\ & ( !\Mult2~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult2~1_sumout\,
	combout => \Mux134~0_combout\);

-- Location: LABCELL_X88_Y30_N36
\TEMPROOT[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[31]~0_combout\ = ( !\MODE~input_o\ & ( \SEL1[0]~input_o\ & ( (\SEL1[2]~input_o\ & \SEL1[1]~input_o\) ) ) ) # ( !\MODE~input_o\ & ( !\SEL1[0]~input_o\ & ( (!\SEL1[2]~input_o\ & !\SEL1[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL1[2]~input_o\,
	datac => \ALT_INV_SEL1[1]~input_o\,
	datae => \ALT_INV_MODE~input_o\,
	dataf => \ALT_INV_SEL1[0]~input_o\,
	combout => \TEMPROOT[31]~0_combout\);

-- Location: FF_X53_Y33_N59
\TEMPROOT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux134~0_combout\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(31));

-- Location: LABCELL_X55_Y33_N36
\Mux165~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux165~0_combout\ = ( \Mult2~12_resulta\ & ( !\SEL1[2]~input_o\ ) ) # ( !\Mult2~12_resulta\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult2~12_resulta\,
	combout => \Mux165~0_combout\);

-- Location: FF_X55_Y33_N38
\TEMPROOT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux165~0_combout\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(0));

-- Location: FF_X55_Y33_N32
\TEMPROOT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~25\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(13));

-- Location: LABCELL_X55_Y33_N12
\TEMPROOT[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[14]~feeder_combout\ = ( \Mult2~26\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~26\,
	combout => \TEMPROOT[14]~feeder_combout\);

-- Location: FF_X55_Y33_N14
\TEMPROOT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[14]~feeder_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(14));

-- Location: FF_X55_Y33_N5
\TEMPROOT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~23\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(11));

-- Location: FF_X55_Y33_N35
\TEMPROOT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~27\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(15));

-- Location: FF_X55_Y33_N20
\TEMPROOT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~24\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(12));

-- Location: LABCELL_X55_Y33_N33
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( !TEMPROOT(15) & ( !TEMPROOT(12) & ( (TEMPROOT(0) & (!TEMPROOT(13) & (!TEMPROOT(14) & !TEMPROOT(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(0),
	datab => ALT_INV_TEMPROOT(13),
	datac => ALT_INV_TEMPROOT(14),
	datad => ALT_INV_TEMPROOT(11),
	datae => ALT_INV_TEMPROOT(15),
	dataf => ALT_INV_TEMPROOT(12),
	combout => \Equal0~3_combout\);

-- Location: FF_X55_Y33_N56
\TEMPROOT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~28\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(16));

-- Location: FF_X53_Y33_N4
\TEMPROOT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~386_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(19));

-- Location: LABCELL_X55_Y33_N42
\TEMPROOT[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[17]~feeder_combout\ = ( \Mult2~29\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~29\,
	combout => \TEMPROOT[17]~feeder_combout\);

-- Location: FF_X55_Y33_N44
\TEMPROOT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[17]~feeder_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(17));

-- Location: FF_X53_Y33_N8
\TEMPROOT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~390_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(20));

-- Location: FF_X55_Y33_N59
\TEMPROOT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~16\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(4));

-- Location: FF_X53_Y33_N10
\TEMPROOT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~394_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(21));

-- Location: LABCELL_X55_Y33_N57
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( !TEMPROOT(4) & ( !TEMPROOT(21) & ( (!TEMPROOT(16) & (!TEMPROOT(19) & (!TEMPROOT(17) & !TEMPROOT(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(16),
	datab => ALT_INV_TEMPROOT(19),
	datac => ALT_INV_TEMPROOT(17),
	datad => ALT_INV_TEMPROOT(20),
	datae => ALT_INV_TEMPROOT(4),
	dataf => ALT_INV_TEMPROOT(21),
	combout => \Equal0~4_combout\);

-- Location: FF_X53_Y33_N29
\TEMPROOT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~358_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(27));

-- Location: FF_X53_Y33_N32
\TEMPROOT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~354_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(28));

-- Location: FF_X53_Y33_N26
\TEMPROOT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~362_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(26));

-- Location: FF_X53_Y33_N47
\TEMPROOT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~19\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(7));

-- Location: FF_X53_Y33_N50
\TEMPROOT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~22\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(10));

-- Location: FF_X53_Y33_N35
\TEMPROOT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~350_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(29));

-- Location: LABCELL_X53_Y33_N48
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !TEMPROOT(10) & ( !TEMPROOT(29) & ( (!TEMPROOT(27) & (!TEMPROOT(28) & (!TEMPROOT(26) & !TEMPROOT(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(27),
	datab => ALT_INV_TEMPROOT(28),
	datac => ALT_INV_TEMPROOT(26),
	datad => ALT_INV_TEMPROOT(7),
	datae => ALT_INV_TEMPROOT(10),
	dataf => ALT_INV_TEMPROOT(29),
	combout => \Equal0~1_combout\);

-- Location: FF_X53_Y33_N2
\TEMPROOT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~370_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(18));

-- Location: FF_X53_Y33_N14
\TEMPROOT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~382_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(22));

-- Location: FF_X53_Y33_N38
\TEMPROOT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~366_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(30));

-- Location: FF_X53_Y33_N17
\TEMPROOT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~378_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(23));

-- Location: FF_X53_Y33_N44
\TEMPROOT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~18\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(6));

-- Location: FF_X53_Y33_N20
\TEMPROOT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~374_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(24));

-- Location: LABCELL_X53_Y33_N42
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !TEMPROOT(6) & ( !TEMPROOT(24) & ( (!TEMPROOT(18) & (!TEMPROOT(22) & (!TEMPROOT(30) & !TEMPROOT(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(18),
	datab => ALT_INV_TEMPROOT(22),
	datac => ALT_INV_TEMPROOT(30),
	datad => ALT_INV_TEMPROOT(23),
	datae => ALT_INV_TEMPROOT(6),
	dataf => ALT_INV_TEMPROOT(24),
	combout => \Equal0~2_combout\);

-- Location: FF_X55_Y33_N2
\TEMPROOT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~17\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(5));

-- Location: LABCELL_X55_Y33_N21
\TEMPROOT[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[1]~feeder_combout\ = ( \Mult2~13\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~13\,
	combout => \TEMPROOT[1]~feeder_combout\);

-- Location: FF_X55_Y33_N23
\TEMPROOT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[1]~feeder_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(1));

-- Location: FF_X55_Y33_N47
\TEMPROOT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~21\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(9));

-- Location: FF_X55_Y33_N28
\TEMPROOT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~14\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(2));

-- Location: FF_X53_Y33_N22
\TEMPROOT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~346_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(25));

-- Location: FF_X55_Y33_N53
\TEMPROOT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~15\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(3));

-- Location: FF_X55_Y33_N50
\TEMPROOT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~20\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(8));

-- Location: LABCELL_X55_Y33_N51
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !TEMPROOT(3) & ( !TEMPROOT(8) & ( (!TEMPROOT(1) & (!TEMPROOT(9) & (!TEMPROOT(2) & !TEMPROOT(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(1),
	datab => ALT_INV_TEMPROOT(9),
	datac => ALT_INV_TEMPROOT(2),
	datad => ALT_INV_TEMPROOT(25),
	datae => ALT_INV_TEMPROOT(3),
	dataf => ALT_INV_TEMPROOT(8),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X55_Y33_N0
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( !TEMPROOT(5) & ( \Equal0~0_combout\ & ( (\Equal0~3_combout\ & (\Equal0~4_combout\ & (\Equal0~1_combout\ & \Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~3_combout\,
	datab => \ALT_INV_Equal0~4_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Equal0~2_combout\,
	datae => ALT_INV_TEMPROOT(5),
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \Equal0~5_combout\);

-- Location: MLABCELL_X84_Y30_N6
\TEMPROOT2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT2[0]~0_combout\ = ( !\MODE~input_o\ & ( \SEL1[0]~input_o\ & ( (TEMPROOT(31) & (\SEL1[1]~input_o\ & (\SEL1[2]~input_o\ & !\Equal0~5_combout\))) ) ) ) # ( !\MODE~input_o\ & ( !\SEL1[0]~input_o\ & ( (!\SEL1[1]~input_o\ & !\SEL1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(31),
	datab => \ALT_INV_SEL1[1]~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datad => \ALT_INV_Equal0~5_combout\,
	datae => \ALT_INV_MODE~input_o\,
	dataf => \ALT_INV_SEL1[0]~input_o\,
	combout => \TEMPROOT2[0]~0_combout\);

-- Location: FF_X87_Y32_N59
\TEMPROOT2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux301~0_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(0));

-- Location: DSP_X86_Y26_N0
\Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 7,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m9x9",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult1~8_AX_bus\,
	ay => \Mult1~8_AY_bus\,
	resulta => \Mult1~8_RESULTA_bus\);

-- Location: MLABCELL_X87_Y30_N3
\TEMPPOW[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPPOW[0]~0_combout\ = ( \Mult1~8_resulta\ & ( !\SEL1[1]~input_o\ ) ) # ( !\Mult1~8_resulta\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[1]~input_o\,
	dataf => \ALT_INV_Mult1~8_resulta\,
	combout => \TEMPPOW[0]~0_combout\);

-- Location: LABCELL_X88_Y30_N57
\TEMPPOW[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPPOW[0]~1_combout\ = ( !\MODE~input_o\ & ( !\SEL1[0]~input_o\ & ( !\SEL1[1]~input_o\ $ (\SEL1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datae => \ALT_INV_MODE~input_o\,
	dataf => \ALT_INV_SEL1[0]~input_o\,
	combout => \TEMPPOW[0]~1_combout\);

-- Location: FF_X87_Y30_N5
\TEMPPOW[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPPOW[0]~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(0));

-- Location: MLABCELL_X87_Y30_N39
\SUM[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[0]~3_combout\ = ( TEMPPOW(0) & ( \SEL1[1]~input_o\ & ( (\SEL1[0]~input_o\ & !TEMPROOT2(0)) ) ) ) # ( !TEMPPOW(0) & ( \SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\) # (!TEMPROOT2(0)) ) ) ) # ( TEMPPOW(0) & ( !\SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & 
-- (!TEMPDIV(0))) # (\SEL1[0]~input_o\ & ((!PECAHAN_BULAT(0)))) ) ) ) # ( !TEMPPOW(0) & ( !\SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & (!TEMPDIV(0))) # (\SEL1[0]~input_o\ & ((!PECAHAN_BULAT(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000110110001101100011111111101010100101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[0]~input_o\,
	datab => ALT_INV_TEMPDIV(0),
	datac => ALT_INV_PECAHAN_BULAT(0),
	datad => ALT_INV_TEMPROOT2(0),
	datae => ALT_INV_TEMPPOW(0),
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \SUM[0]~3_combout\);

-- Location: LABCELL_X80_Y34_N15
\SUM[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[0]~5_combout\ = ( \SUM[0]~2_combout\ & ( \SUM[0]~3_combout\ & ( (!\MODE~input_o\ & ((\SUM[0]~4_combout\) # (\SEL1[2]~input_o\))) ) ) ) # ( !\SUM[0]~2_combout\ & ( \SUM[0]~3_combout\ & ( ((\MODE~input_o\) # (\SUM[0]~4_combout\)) # (\SEL1[2]~input_o\) 
-- ) ) ) # ( \SUM[0]~2_combout\ & ( !\SUM[0]~3_combout\ & ( (!\SEL1[2]~input_o\ & (\SUM[0]~4_combout\ & !\MODE~input_o\)) ) ) ) # ( !\SUM[0]~2_combout\ & ( !\SUM[0]~3_combout\ & ( ((!\SEL1[2]~input_o\ & \SUM[0]~4_combout\)) # (\MODE~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001000000010000001111111011111110111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_SUM[0]~4_combout\,
	datac => \ALT_INV_MODE~input_o\,
	datae => \ALT_INV_SUM[0]~2_combout\,
	dataf => \ALT_INV_SUM[0]~3_combout\,
	combout => \SUM[0]~5_combout\);

-- Location: MLABCELL_X84_Y33_N9
\SUM[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~6_combout\ = ( \SEL1[1]~input_o\ & ( \SEL1[0]~input_o\ & ( (!\SEL1[2]~input_o\) # (((!TEMPROOT(31)) # (\Equal0~5_combout\)) # (\MODE~input_o\)) ) ) ) # ( !\SEL1[1]~input_o\ & ( \SEL1[0]~input_o\ ) ) # ( \SEL1[1]~input_o\ & ( !\SEL1[0]~input_o\ ) ) 
-- # ( !\SEL1[1]~input_o\ & ( !\SEL1[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_Equal0~5_combout\,
	datad => ALT_INV_TEMPROOT(31),
	datae => \ALT_INV_SEL1[1]~input_o\,
	dataf => \ALT_INV_SEL1[0]~input_o\,
	combout => \SUM[1]~6_combout\);

-- Location: FF_X80_Y34_N17
\SUM[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[0]~5_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[0]~reg0_q\);

-- Location: MLABCELL_X87_Y29_N3
\Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~5_sumout\ = SUM(( !TEMPROOT2(1) ) + ( VCC ) + ( \Add4~2\ ))
-- \Add4~6\ = CARRY(( !TEMPROOT2(1) ) + ( VCC ) + ( \Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(1),
	cin => \Add4~2\,
	sumout => \Add4~5_sumout\,
	cout => \Add4~6\);

-- Location: MLABCELL_X87_Y32_N51
\Mux300~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux300~0_combout\ = ( \SEL1[2]~input_o\ & ( !\Add4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add4~5_sumout\,
	combout => \Mux300~0_combout\);

-- Location: FF_X87_Y32_N53
\TEMPROOT2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux300~0_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(1));

-- Location: LABCELL_X88_Y30_N21
\Mux184~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux184~0_combout\ = ( \Mult1~9\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	datae => \ALT_INV_Mult1~9\,
	combout => \Mux184~0_combout\);

-- Location: FF_X88_Y30_N22
\TEMPPOW[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux184~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(1));

-- Location: MLABCELL_X87_Y30_N0
\Mux132~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux132~0_combout\ = ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Mux132~0_combout\);

-- Location: FF_X85_Y30_N56
\PECAHAN_BULAT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux132~0_combout\,
	sload => VCC,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(1));

-- Location: FF_X87_Y30_N26
\TEMPDIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux132~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(1));

-- Location: MLABCELL_X87_Y30_N24
\SUM[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~7_combout\ = ( TEMPDIV(1) & ( \SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & ((TEMPPOW(1)))) # (\SEL1[0]~input_o\ & (!TEMPROOT2(1))) ) ) ) # ( !TEMPDIV(1) & ( \SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & ((TEMPPOW(1)))) # (\SEL1[0]~input_o\ & 
-- (!TEMPROOT2(1))) ) ) ) # ( TEMPDIV(1) & ( !\SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\) # (PECAHAN_BULAT(1)) ) ) ) # ( !TEMPDIV(1) & ( !\SEL1[1]~input_o\ & ( (\SEL1[0]~input_o\ & PECAHAN_BULAT(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111101001110010011100100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[0]~input_o\,
	datab => ALT_INV_TEMPROOT2(1),
	datac => ALT_INV_TEMPPOW(1),
	datad => ALT_INV_PECAHAN_BULAT(1),
	datae => ALT_INV_TEMPDIV(1),
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \SUM[1]~7_combout\);

-- Location: MLABCELL_X78_Y33_N3
\Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Add7~2\ ))
-- \Add7~6\ = CARRY(( GND ) + ( GND ) + ( \Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~2\,
	sumout => \Add7~5_sumout\,
	cout => \Add7~6\);

-- Location: MLABCELL_X78_Y33_N54
\C_TO_K[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \C_TO_K[1]~0_combout\ = ( !\SEL2[3]~input_o\ & ( !\SEL2[0]~input_o\ & ( (!\SEL2[2]~input_o\ & \MODE~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datac => \ALT_INV_MODE~input_o\,
	datae => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_SEL2[0]~input_o\,
	combout => \C_TO_K[1]~0_combout\);

-- Location: FF_X78_Y33_N4
\C_TO_K[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add7~5_sumout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_K[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(1));

-- Location: LABCELL_X77_Y33_N48
\Div2|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_8~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: LABCELL_X80_Y35_N54
\C_TO_R[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \C_TO_R[1]~1_combout\ = ( \SEL2[1]~input_o\ & ( (!\SEL2[2]~input_o\ & (\MODE~input_o\ & (!\SEL2[3]~input_o\ & \SEL2[0]~input_o\))) ) ) # ( !\SEL2[1]~input_o\ & ( (!\SEL2[2]~input_o\ & (\MODE~input_o\ & (!\SEL2[3]~input_o\ & !\SEL2[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	datad => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \C_TO_R[1]~1_combout\);

-- Location: FF_X77_Y33_N49
\C_TO_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_R(1));

-- Location: LABCELL_X80_Y35_N18
\Div1|auto_generated|divider|divider|op_3~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~1_wirecell_combout\ = ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_3~1_wirecell_combout\);

-- Location: LABCELL_X80_Y35_N21
\MS_TO_KMH[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MS_TO_KMH[1]~1_combout\ = ( !\SEL2[1]~input_o\ & ( (!\SEL2[3]~input_o\ & (\MODE~input_o\ & !\SEL2[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_MODE~input_o\,
	datad => \ALT_INV_SEL2[2]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \MS_TO_KMH[1]~1_combout\);

-- Location: FF_X80_Y35_N19
\MS_TO_KMH[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_3~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(1));

-- Location: LABCELL_X77_Y33_N51
\SUM[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~10_combout\ = ( \SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\ & (C_TO_K(1))) # (\SEL2[0]~input_o\ & ((C_TO_R(1)))) ) ) # ( !\SEL2[1]~input_o\ & ( (\SEL2[0]~input_o\ & MS_TO_KMH(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => ALT_INV_C_TO_K(1),
	datac => ALT_INV_C_TO_R(1),
	datad => ALT_INV_MS_TO_KMH(1),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[1]~10_combout\);

-- Location: LABCELL_X81_Y33_N3
\VOLT[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VOLT[9]~0_combout\ = ( \SEL2[0]~input_o\ & ( (\MODE~input_o\ & \SEL2[3]~input_o\) ) ) # ( !\SEL2[0]~input_o\ & ( (\MODE~input_o\ & (((!\SEL2[2]~input_o\ & !\SEL2[1]~input_o\)) # (\SEL2[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100010001010100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE~input_o\,
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_SEL2[2]~input_o\,
	datad => \ALT_INV_SEL2[1]~input_o\,
	dataf => \ALT_INV_SEL2[0]~input_o\,
	combout => \VOLT[9]~0_combout\);

-- Location: FF_X80_Y34_N5
\VOLT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~9\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(1));

-- Location: LABCELL_X83_Y34_N12
\Div3|auto_generated|divider|divider|op_11~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~1_wirecell_combout\ = !\Div3|auto_generated|divider|divider|op_11~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_11~1_wirecell_combout\);

-- Location: LABCELL_X83_Y34_N15
\C_TO_F[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \C_TO_F[1]~0_combout\ = ( !\SEL2[1]~input_o\ & ( (\MODE~input_o\ & (!\SEL2[0]~input_o\ & !\SEL2[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[0]~input_o\,
	datad => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \C_TO_F[1]~0_combout\);

-- Location: FF_X83_Y34_N13
\C_TO_F[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_11~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(1));

-- Location: LABCELL_X83_Y35_N48
\Mux474~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux474~0_combout\ = ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( \SEL2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[2]~input_o\,
	datae => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Mux474~0_combout\);

-- Location: LABCELL_X83_Y35_N21
\DEBIT[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEBIT[1]~0_combout\ = ( \SEL2[1]~input_o\ & ( (\MODE~input_o\ & (\SEL2[2]~input_o\ & (!\SEL2[3]~input_o\ & \SEL2[0]~input_o\))) ) ) # ( !\SEL2[1]~input_o\ & ( (\MODE~input_o\ & (!\SEL2[2]~input_o\ & (!\SEL2[3]~input_o\ & !\SEL2[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE~input_o\,
	datab => \ALT_INV_SEL2[2]~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	datad => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \DEBIT[1]~0_combout\);

-- Location: FF_X83_Y35_N49
\DEBIT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux474~0_combout\,
	ena => \DEBIT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DEBIT(1));

-- Location: LABCELL_X81_Y33_N33
\DISTANCE[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISTANCE[1]~0_combout\ = ( !\SEL2[3]~input_o\ & ( \SEL2[1]~input_o\ & ( (\MODE~input_o\ & (\SEL2[2]~input_o\ & !\SEL2[0]~input_o\)) ) ) ) # ( !\SEL2[3]~input_o\ & ( !\SEL2[1]~input_o\ & ( (\MODE~input_o\ & (!\SEL2[2]~input_o\ & !\SEL2[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000000000000000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[2]~input_o\,
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \DISTANCE[1]~0_combout\);

-- Location: FF_X82_Y34_N2
\DISTANCE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~9\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(1));

-- Location: LABCELL_X85_Y33_N0
\H_TO_S[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \H_TO_S[1]~feeder_combout\ = ( \Mult3~9\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~9\,
	combout => \H_TO_S[1]~feeder_combout\);

-- Location: MLABCELL_X82_Y33_N12
\H_TO_S[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \H_TO_S[1]~0_combout\ = ( \MODE~input_o\ & ( (!\SEL2[3]~input_o\ & (!\SEL2[1]~input_o\ & (!\SEL2[2]~input_o\ $ (\SEL2[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000010001000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[3]~input_o\,
	datab => \ALT_INV_SEL2[1]~input_o\,
	datac => \ALT_INV_SEL2[2]~input_o\,
	datad => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_MODE~input_o\,
	combout => \H_TO_S[1]~0_combout\);

-- Location: FF_X85_Y33_N1
\H_TO_S[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \H_TO_S[1]~feeder_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(1));

-- Location: MLABCELL_X82_Y34_N0
\SUM[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~9_combout\ = ( DISTANCE(1) & ( H_TO_S(1) & ( (!\SEL2[0]~input_o\ & (((\SEL2[1]~input_o\)) # (C_TO_F(1)))) # (\SEL2[0]~input_o\ & (((!\SEL2[1]~input_o\) # (DEBIT(1))))) ) ) ) # ( !DISTANCE(1) & ( H_TO_S(1) & ( (!\SEL2[0]~input_o\ & (C_TO_F(1) & 
-- (!\SEL2[1]~input_o\))) # (\SEL2[0]~input_o\ & (((!\SEL2[1]~input_o\) # (DEBIT(1))))) ) ) ) # ( DISTANCE(1) & ( !H_TO_S(1) & ( (!\SEL2[0]~input_o\ & (((\SEL2[1]~input_o\)) # (C_TO_F(1)))) # (\SEL2[0]~input_o\ & (((\SEL2[1]~input_o\ & DEBIT(1))))) ) ) ) # ( 
-- !DISTANCE(1) & ( !H_TO_S(1) & ( (!\SEL2[0]~input_o\ & (C_TO_F(1) & (!\SEL2[1]~input_o\))) # (\SEL2[0]~input_o\ & (((\SEL2[1]~input_o\ & DEBIT(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_C_TO_F(1),
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => \ALT_INV_SEL2[1]~input_o\,
	datad => ALT_INV_DEBIT(1),
	datae => ALT_INV_DISTANCE(1),
	dataf => ALT_INV_H_TO_S(1),
	combout => \SUM[1]~9_combout\);

-- Location: LABCELL_X80_Y34_N3
\SUM[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~11_combout\ = ( VOLT(1) & ( \SUM[1]~9_combout\ & ( ((\SEL2[2]~input_o\) # (\SEL2[3]~input_o\)) # (\SUM[1]~10_combout\) ) ) ) # ( !VOLT(1) & ( \SUM[1]~9_combout\ & ( (!\SEL2[3]~input_o\ & ((\SEL2[2]~input_o\) # (\SUM[1]~10_combout\))) ) ) ) # ( 
-- VOLT(1) & ( !\SUM[1]~9_combout\ & ( ((\SUM[1]~10_combout\ & !\SEL2[2]~input_o\)) # (\SEL2[3]~input_o\) ) ) ) # ( !VOLT(1) & ( !\SUM[1]~9_combout\ & ( (\SUM[1]~10_combout\ & (!\SEL2[3]~input_o\ & !\SEL2[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010111110000111101010000111100000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[1]~10_combout\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	datad => \ALT_INV_SEL2[2]~input_o\,
	datae => ALT_INV_VOLT(1),
	dataf => \ALT_INV_SUM[1]~9_combout\,
	combout => \SUM[1]~11_combout\);

-- Location: LABCELL_X81_Y34_N3
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( VCC ) + ( \Add1~3\ ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( VCC ) + ( \Add1~3\ ) + ( \Add1~2\ ))
-- \Add1~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~2\,
	sharein => \Add1~3\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\,
	shareout => \Add1~7\);

-- Location: FF_X81_Y34_N4
\TEMPSUB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~5_sumout\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(1));

-- Location: FF_X81_Y34_N41
\TEMPMUL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~9\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(1));

-- Location: LABCELL_X81_Y34_N39
\SUM[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~8_combout\ = ( !\SEL1[2]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[0]~input_o\ & (TEMPSUB(1))) # (\SEL1[0]~input_o\ & ((TEMPMUL(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPSUB(1),
	datad => ALT_INV_TEMPMUL(1),
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \SUM[1]~8_combout\);

-- Location: LABCELL_X81_Y34_N42
\SUM[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~12_combout\ = ( \SUM[1]~8_combout\ & ( (!\MODE~input_o\) # (\SUM[1]~11_combout\) ) ) # ( !\SUM[1]~8_combout\ & ( (!\MODE~input_o\ & (\SUM[1]~7_combout\ & (\SEL1[2]~input_o\))) # (\MODE~input_o\ & (((\SUM[1]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[1]~7_combout\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datad => \ALT_INV_SUM[1]~11_combout\,
	dataf => \ALT_INV_SUM[1]~8_combout\,
	combout => \SUM[1]~12_combout\);

-- Location: FF_X81_Y34_N43
\SUM[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[1]~12_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[1]~reg0_q\);

-- Location: MLABCELL_X82_Y30_N33
\Mux183~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux183~0_combout\ = ( \Mult1~10\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	datae => \ALT_INV_Mult1~10\,
	combout => \Mux183~0_combout\);

-- Location: FF_X82_Y30_N35
\TEMPPOW[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux183~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(2));

-- Location: MLABCELL_X84_Y30_N12
\Mux131~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux131~0_combout\ = ( \SEL1[2]~input_o\ & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \Mux131~0_combout\);

-- Location: FF_X85_Y30_N47
\PECAHAN_BULAT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux131~0_combout\,
	sload => VCC,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(2));

-- Location: FF_X82_Y30_N14
\TEMPDIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux131~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(2));

-- Location: MLABCELL_X87_Y29_N6
\Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~9_sumout\ = SUM(( TEMPROOT2(2) ) + ( VCC ) + ( \Add4~6\ ))
-- \Add4~10\ = CARRY(( TEMPROOT2(2) ) + ( VCC ) + ( \Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(2),
	cin => \Add4~6\,
	sumout => \Add4~9_sumout\,
	cout => \Add4~10\);

-- Location: FF_X87_Y29_N8
\TEMPROOT2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~9_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(2));

-- Location: MLABCELL_X82_Y30_N12
\SUM[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[2]~13_combout\ = ( TEMPDIV(2) & ( TEMPROOT2(2) & ( (!\SEL1[1]~input_o\ & (((!\SEL1[0]~input_o\) # (PECAHAN_BULAT(2))))) # (\SEL1[1]~input_o\ & (((\SEL1[0]~input_o\)) # (TEMPPOW(2)))) ) ) ) # ( !TEMPDIV(2) & ( TEMPROOT2(2) & ( (!\SEL1[1]~input_o\ & 
-- (((PECAHAN_BULAT(2) & \SEL1[0]~input_o\)))) # (\SEL1[1]~input_o\ & (((\SEL1[0]~input_o\)) # (TEMPPOW(2)))) ) ) ) # ( TEMPDIV(2) & ( !TEMPROOT2(2) & ( (!\SEL1[1]~input_o\ & (((!\SEL1[0]~input_o\) # (PECAHAN_BULAT(2))))) # (\SEL1[1]~input_o\ & (TEMPPOW(2) & 
-- ((!\SEL1[0]~input_o\)))) ) ) ) # ( !TEMPDIV(2) & ( !TEMPROOT2(2) & ( (!\SEL1[1]~input_o\ & (((PECAHAN_BULAT(2) & \SEL1[0]~input_o\)))) # (\SEL1[1]~input_o\ & (TEMPPOW(2) & ((!\SEL1[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPPOW(2),
	datab => ALT_INV_PECAHAN_BULAT(2),
	datac => \ALT_INV_SEL1[1]~input_o\,
	datad => \ALT_INV_SEL1[0]~input_o\,
	datae => ALT_INV_TEMPDIV(2),
	dataf => ALT_INV_TEMPROOT2(2),
	combout => \SUM[2]~13_combout\);

-- Location: FF_X85_Y33_N19
\H_TO_S[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~10\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(2));

-- Location: LABCELL_X83_Y34_N54
\Div3|auto_generated|divider|divider|op_10~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\ = !\Div3|auto_generated|divider|divider|op_10~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\);

-- Location: FF_X83_Y34_N55
\C_TO_F[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(2));

-- Location: LABCELL_X83_Y34_N27
\Mux473~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux473~0_combout\ = ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ( \SEL2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Mux473~0_combout\);

-- Location: FF_X83_Y34_N29
\DEBIT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux473~0_combout\,
	ena => \DEBIT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DEBIT(2));

-- Location: FF_X83_Y34_N2
\DISTANCE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~10\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(2));

-- Location: LABCELL_X83_Y34_N0
\SUM[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[2]~15_combout\ = ( DISTANCE(2) & ( \SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\) # (DEBIT(2)) ) ) ) # ( !DISTANCE(2) & ( \SEL2[1]~input_o\ & ( (DEBIT(2) & \SEL2[0]~input_o\) ) ) ) # ( DISTANCE(2) & ( !\SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\ & 
-- ((C_TO_F(2)))) # (\SEL2[0]~input_o\ & (H_TO_S(2))) ) ) ) # ( !DISTANCE(2) & ( !\SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\ & ((C_TO_F(2)))) # (\SEL2[0]~input_o\ & (H_TO_S(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_H_TO_S(2),
	datab => ALT_INV_C_TO_F(2),
	datac => ALT_INV_DEBIT(2),
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_DISTANCE(2),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[2]~15_combout\);

-- Location: LABCELL_X81_Y35_N18
\Div1|auto_generated|divider|divider|op_12~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~1_wirecell_combout\ = ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_12~1_wirecell_combout\);

-- Location: FF_X81_Y35_N19
\MS_TO_KMH[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_12~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(2));

-- Location: LABCELL_X77_Y33_N57
\Div2|auto_generated|divider|divider|op_7~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_7~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\);

-- Location: FF_X77_Y33_N59
\C_TO_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_R(2));

-- Location: MLABCELL_X78_Y33_N6
\Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~9_sumout\ = SUM(( GND ) + ( GND ) + ( \Add7~6\ ))
-- \Add7~10\ = CARRY(( GND ) + ( GND ) + ( \Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~6\,
	sumout => \Add7~9_sumout\,
	cout => \Add7~10\);

-- Location: FF_X78_Y33_N7
\C_TO_K[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add7~9_sumout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_K[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(2));

-- Location: LABCELL_X77_Y33_N54
\SUM[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[2]~16_combout\ = ( C_TO_K(2) & ( (!\SEL2[1]~input_o\ & (MS_TO_KMH(2) & (\SEL2[0]~input_o\))) # (\SEL2[1]~input_o\ & (((!\SEL2[0]~input_o\) # (C_TO_R(2))))) ) ) # ( !C_TO_K(2) & ( (\SEL2[0]~input_o\ & ((!\SEL2[1]~input_o\ & (MS_TO_KMH(2))) # 
-- (\SEL2[1]~input_o\ & ((C_TO_R(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011101010010010101110101001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[1]~input_o\,
	datab => ALT_INV_MS_TO_KMH(2),
	datac => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_C_TO_R(2),
	dataf => ALT_INV_C_TO_K(2),
	combout => \SUM[2]~16_combout\);

-- Location: FF_X80_Y34_N8
\VOLT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~10\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(2));

-- Location: LABCELL_X80_Y34_N6
\SUM[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[2]~17_combout\ = ( VOLT(2) & ( ((!\SEL2[2]~input_o\ & ((\SUM[2]~16_combout\))) # (\SEL2[2]~input_o\ & (\SUM[2]~15_combout\))) # (\SEL2[3]~input_o\) ) ) # ( !VOLT(2) & ( (!\SEL2[3]~input_o\ & ((!\SEL2[2]~input_o\ & ((\SUM[2]~16_combout\))) # 
-- (\SEL2[2]~input_o\ & (\SUM[2]~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001101111011111100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_SUM[2]~15_combout\,
	datad => \ALT_INV_SUM[2]~16_combout\,
	datae => ALT_INV_VOLT(2),
	combout => \SUM[2]~17_combout\);

-- Location: FF_X81_Y34_N32
\TEMPMUL[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~10\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(2));

-- Location: LABCELL_X81_Y34_N6
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( VCC ) + ( \Add1~7\ ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( VCC ) + ( \Add1~7\ ) + ( \Add1~6\ ))
-- \Add1~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~6\,
	sharein => \Add1~7\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\,
	shareout => \Add1~11\);

-- Location: FF_X81_Y34_N8
\TEMPSUB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~9_sumout\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(2));

-- Location: LABCELL_X81_Y34_N30
\SUM[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[2]~14_combout\ = ( TEMPSUB(2) & ( (\SEL1[1]~input_o\ & (!\SEL1[2]~input_o\ & ((!\SEL1[0]~input_o\) # (TEMPMUL(2))))) ) ) # ( !TEMPSUB(2) & ( (\SEL1[1]~input_o\ & (\SEL1[0]~input_o\ & (!\SEL1[2]~input_o\ & TEMPMUL(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000001000000010100000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datad => ALT_INV_TEMPMUL(2),
	dataf => ALT_INV_TEMPSUB(2),
	combout => \SUM[2]~14_combout\);

-- Location: LABCELL_X80_Y34_N42
\SUM[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[2]~18_combout\ = ( \MODE~input_o\ & ( \SUM[2]~14_combout\ & ( \SUM[2]~17_combout\ ) ) ) # ( !\MODE~input_o\ & ( \SUM[2]~14_combout\ ) ) # ( \MODE~input_o\ & ( !\SUM[2]~14_combout\ & ( \SUM[2]~17_combout\ ) ) ) # ( !\MODE~input_o\ & ( 
-- !\SUM[2]~14_combout\ & ( (\SUM[2]~13_combout\ & \SEL1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[2]~13_combout\,
	datab => \ALT_INV_SUM[2]~17_combout\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datae => \ALT_INV_MODE~input_o\,
	dataf => \ALT_INV_SUM[2]~14_combout\,
	combout => \SUM[2]~18_combout\);

-- Location: FF_X80_Y34_N43
\SUM[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[2]~18_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[2]~reg0_q\);

-- Location: LABCELL_X75_Y35_N21
\Div2|auto_generated|divider|divider|op_6~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\ = !\Div2|auto_generated|divider|divider|op_6~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\);

-- Location: FF_X75_Y35_N22
\C_TO_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_R(3));

-- Location: MLABCELL_X78_Y33_N9
\Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~13_sumout\ = SUM(( GND ) + ( GND ) + ( \Add7~10\ ))
-- \Add7~14\ = CARRY(( GND ) + ( GND ) + ( \Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~10\,
	sumout => \Add7~13_sumout\,
	cout => \Add7~14\);

-- Location: FF_X78_Y33_N10
\C_TO_K[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add7~13_sumout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_K[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(3));

-- Location: LABCELL_X81_Y35_N21
\Div1|auto_generated|divider|divider|op_11~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~1_wirecell_combout\ = !\Div1|auto_generated|divider|divider|op_11~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_11~1_wirecell_combout\);

-- Location: FF_X81_Y35_N22
\MS_TO_KMH[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_11~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(3));

-- Location: MLABCELL_X78_Y33_N30
\SUM[3]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[3]~22_combout\ = ( MS_TO_KMH(3) & ( (!\SEL2[0]~input_o\ & (\SEL2[1]~input_o\ & ((C_TO_K(3))))) # (\SEL2[0]~input_o\ & ((!\SEL2[1]~input_o\) # ((C_TO_R(3))))) ) ) # ( !MS_TO_KMH(3) & ( (\SEL2[1]~input_o\ & ((!\SEL2[0]~input_o\ & ((C_TO_K(3)))) # 
-- (\SEL2[0]~input_o\ & (C_TO_R(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => \ALT_INV_SEL2[1]~input_o\,
	datac => ALT_INV_C_TO_R(3),
	datad => ALT_INV_C_TO_K(3),
	dataf => ALT_INV_MS_TO_KMH(3),
	combout => \SUM[3]~22_combout\);

-- Location: LABCELL_X83_Y34_N18
\Mux472~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux472~0_combout\ = ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ( \SEL2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ALT_INV_SEL2[2]~input_o\,
	combout => \Mux472~0_combout\);

-- Location: FF_X83_Y34_N20
\DEBIT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux472~0_combout\,
	ena => \DEBIT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DEBIT(3));

-- Location: LABCELL_X85_Y33_N51
\H_TO_S[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \H_TO_S[3]~feeder_combout\ = ( \Mult3~11\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~11\,
	combout => \H_TO_S[3]~feeder_combout\);

-- Location: FF_X85_Y33_N52
\H_TO_S[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \H_TO_S[3]~feeder_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(3));

-- Location: MLABCELL_X84_Y34_N21
\Div3|auto_generated|divider|divider|op_9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~1_wirecell_combout\ = ( !\Div3|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_9~1_wirecell_combout\);

-- Location: FF_X84_Y34_N23
\C_TO_F[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_9~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(3));

-- Location: FF_X83_Y34_N8
\DISTANCE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~11\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(3));

-- Location: LABCELL_X83_Y34_N6
\SUM[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[3]~21_combout\ = ( DISTANCE(3) & ( \SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\) # (DEBIT(3)) ) ) ) # ( !DISTANCE(3) & ( \SEL2[1]~input_o\ & ( (DEBIT(3) & \SEL2[0]~input_o\) ) ) ) # ( DISTANCE(3) & ( !\SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\ & 
-- ((C_TO_F(3)))) # (\SEL2[0]~input_o\ & (H_TO_S(3))) ) ) ) # ( !DISTANCE(3) & ( !\SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\ & ((C_TO_F(3)))) # (\SEL2[0]~input_o\ & (H_TO_S(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DEBIT(3),
	datab => ALT_INV_H_TO_S(3),
	datac => ALT_INV_C_TO_F(3),
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_DISTANCE(3),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[3]~21_combout\);

-- Location: FF_X81_Y33_N50
\VOLT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~11\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(3));

-- Location: LABCELL_X81_Y33_N48
\SUM[3]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[3]~23_combout\ = ( VOLT(3) & ( \SEL2[2]~input_o\ & ( (\SUM[3]~21_combout\) # (\SEL2[3]~input_o\) ) ) ) # ( !VOLT(3) & ( \SEL2[2]~input_o\ & ( (!\SEL2[3]~input_o\ & \SUM[3]~21_combout\) ) ) ) # ( VOLT(3) & ( !\SEL2[2]~input_o\ & ( (\SEL2[3]~input_o\) 
-- # (\SUM[3]~22_combout\) ) ) ) # ( !VOLT(3) & ( !\SEL2[2]~input_o\ & ( (\SUM[3]~22_combout\ & !\SEL2[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[3]~22_combout\,
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_SUM[3]~21_combout\,
	datae => ALT_INV_VOLT(3),
	dataf => \ALT_INV_SEL2[2]~input_o\,
	combout => \SUM[3]~23_combout\);

-- Location: LABCELL_X81_Y34_N9
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( VCC ) + ( \Add1~11\ ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( VCC ) + ( \Add1~11\ ) + ( \Add1~10\ ))
-- \Add1~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~10\,
	sharein => \Add1~11\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\,
	shareout => \Add1~15\);

-- Location: FF_X81_Y34_N11
\TEMPSUB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~13_sumout\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(3));

-- Location: FF_X81_Y34_N35
\TEMPMUL[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~11\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(3));

-- Location: LABCELL_X81_Y34_N33
\SUM[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[3]~20_combout\ = ( !\SEL1[2]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[0]~input_o\ & (TEMPSUB(3))) # (\SEL1[0]~input_o\ & ((TEMPMUL(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPSUB(3),
	datad => ALT_INV_TEMPMUL(3),
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \SUM[3]~20_combout\);

-- Location: MLABCELL_X87_Y30_N48
\Mux130~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux130~0_combout\ = ( \SEL1[2]~input_o\ & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \Mux130~0_combout\);

-- Location: FF_X85_Y30_N8
\PECAHAN_BULAT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux130~0_combout\,
	sload => VCC,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(3));

-- Location: MLABCELL_X87_Y29_N9
\Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~13_sumout\ = SUM(( !TEMPROOT2(3) ) + ( VCC ) + ( \Add4~10\ ))
-- \Add4~14\ = CARRY(( !TEMPROOT2(3) ) + ( VCC ) + ( \Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(3),
	cin => \Add4~10\,
	sumout => \Add4~13_sumout\,
	cout => \Add4~14\);

-- Location: LABCELL_X88_Y29_N15
\Mux298~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux298~0_combout\ = ( \SEL1[2]~input_o\ & ( !\Add4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Add4~13_sumout\,
	combout => \Mux298~0_combout\);

-- Location: FF_X88_Y29_N17
\TEMPROOT2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux298~0_combout\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(3));

-- Location: MLABCELL_X87_Y30_N6
\Mux182~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux182~0_combout\ = ( \Mult1~11\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL1[2]~input_o\,
	datae => \ALT_INV_Mult1~11\,
	combout => \Mux182~0_combout\);

-- Location: FF_X87_Y30_N8
\TEMPPOW[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux182~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(3));

-- Location: FF_X87_Y30_N32
\TEMPDIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux130~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(3));

-- Location: MLABCELL_X87_Y30_N30
\SUM[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[3]~19_combout\ = ( TEMPDIV(3) & ( \SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & ((TEMPPOW(3)))) # (\SEL1[0]~input_o\ & (!TEMPROOT2(3))) ) ) ) # ( !TEMPDIV(3) & ( \SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & ((TEMPPOW(3)))) # (\SEL1[0]~input_o\ & 
-- (!TEMPROOT2(3))) ) ) ) # ( TEMPDIV(3) & ( !\SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\) # (PECAHAN_BULAT(3)) ) ) ) # ( !TEMPDIV(3) & ( !\SEL1[1]~input_o\ & ( (PECAHAN_BULAT(3) & \SEL1[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_PECAHAN_BULAT(3),
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPROOT2(3),
	datad => ALT_INV_TEMPPOW(3),
	datae => ALT_INV_TEMPDIV(3),
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \SUM[3]~19_combout\);

-- Location: LABCELL_X81_Y33_N6
\SUM[3]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[3]~24_combout\ = ( \SUM[3]~19_combout\ & ( (!\MODE~input_o\ & (((\SUM[3]~20_combout\)) # (\SEL1[2]~input_o\))) # (\MODE~input_o\ & (((\SUM[3]~23_combout\)))) ) ) # ( !\SUM[3]~19_combout\ & ( (!\MODE~input_o\ & ((\SUM[3]~20_combout\))) # 
-- (\MODE~input_o\ & (\SUM[3]~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SUM[3]~23_combout\,
	datad => \ALT_INV_SUM[3]~20_combout\,
	dataf => \ALT_INV_SUM[3]~19_combout\,
	combout => \SUM[3]~24_combout\);

-- Location: FF_X81_Y33_N8
\SUM[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[3]~24_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[3]~reg0_q\);

-- Location: LABCELL_X88_Y30_N45
\Mux181~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux181~0_combout\ = ( \SEL1[2]~input_o\ & ( \Mult1~12\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult1~12\,
	datae => \ALT_INV_SEL1[2]~input_o\,
	combout => \Mux181~0_combout\);

-- Location: FF_X88_Y30_N46
\TEMPPOW[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux181~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(4));

-- Location: MLABCELL_X87_Y29_N12
\Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~17_sumout\ = SUM(( TEMPROOT2(4) ) + ( VCC ) + ( \Add4~14\ ))
-- \Add4~18\ = CARRY(( TEMPROOT2(4) ) + ( VCC ) + ( \Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(4),
	cin => \Add4~14\,
	sumout => \Add4~17_sumout\,
	cout => \Add4~18\);

-- Location: FF_X87_Y29_N14
\TEMPROOT2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~17_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(4));

-- Location: MLABCELL_X87_Y30_N54
\Mux129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~0_combout\ = ( \SEL1[2]~input_o\ & ( !\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \Mux129~0_combout\);

-- Location: FF_X88_Y30_N17
\TEMPDIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux129~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(4));

-- Location: FF_X85_Y30_N32
\PECAHAN_BULAT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux129~0_combout\,
	sload => VCC,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(4));

-- Location: LABCELL_X88_Y30_N15
\SUM[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[4]~25_combout\ = ( TEMPDIV(4) & ( PECAHAN_BULAT(4) & ( (!\SEL1[1]~input_o\) # ((!\SEL1[0]~input_o\ & (TEMPPOW(4))) # (\SEL1[0]~input_o\ & ((TEMPROOT2(4))))) ) ) ) # ( !TEMPDIV(4) & ( PECAHAN_BULAT(4) & ( (!\SEL1[0]~input_o\ & (TEMPPOW(4) & 
-- ((\SEL1[1]~input_o\)))) # (\SEL1[0]~input_o\ & (((!\SEL1[1]~input_o\) # (TEMPROOT2(4))))) ) ) ) # ( TEMPDIV(4) & ( !PECAHAN_BULAT(4) & ( (!\SEL1[0]~input_o\ & (((!\SEL1[1]~input_o\)) # (TEMPPOW(4)))) # (\SEL1[0]~input_o\ & (((TEMPROOT2(4) & 
-- \SEL1[1]~input_o\)))) ) ) ) # ( !TEMPDIV(4) & ( !PECAHAN_BULAT(4) & ( (\SEL1[1]~input_o\ & ((!\SEL1[0]~input_o\ & (TEMPPOW(4))) # (\SEL1[0]~input_o\ & ((TEMPROOT2(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[0]~input_o\,
	datab => ALT_INV_TEMPPOW(4),
	datac => ALT_INV_TEMPROOT2(4),
	datad => \ALT_INV_SEL1[1]~input_o\,
	datae => ALT_INV_TEMPDIV(4),
	dataf => ALT_INV_PECAHAN_BULAT(4),
	combout => \SUM[4]~25_combout\);

-- Location: LABCELL_X85_Y33_N33
\H_TO_S[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \H_TO_S[4]~feeder_combout\ = ( \Mult3~12\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~12\,
	combout => \H_TO_S[4]~feeder_combout\);

-- Location: FF_X85_Y33_N34
\H_TO_S[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \H_TO_S[4]~feeder_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(4));

-- Location: MLABCELL_X84_Y34_N27
\Div3|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\ = !\Div3|auto_generated|divider|divider|op_8~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: FF_X84_Y34_N28
\C_TO_F[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(4));

-- Location: FF_X87_Y34_N14
\DISTANCE[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~12\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(4));

-- Location: MLABCELL_X87_Y34_N33
\Mux471~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux471~0_combout\ = ( !\Div4|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \SEL2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Mux471~0_combout\);

-- Location: FF_X87_Y34_N35
\DEBIT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux471~0_combout\,
	ena => \DEBIT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DEBIT(4));

-- Location: MLABCELL_X87_Y34_N12
\SUM[4]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[4]~27_combout\ = ( DISTANCE(4) & ( DEBIT(4) & ( ((!\SEL2[0]~input_o\ & ((C_TO_F(4)))) # (\SEL2[0]~input_o\ & (H_TO_S(4)))) # (\SEL2[1]~input_o\) ) ) ) # ( !DISTANCE(4) & ( DEBIT(4) & ( (!\SEL2[0]~input_o\ & (((C_TO_F(4) & !\SEL2[1]~input_o\)))) # 
-- (\SEL2[0]~input_o\ & (((\SEL2[1]~input_o\)) # (H_TO_S(4)))) ) ) ) # ( DISTANCE(4) & ( !DEBIT(4) & ( (!\SEL2[0]~input_o\ & (((\SEL2[1]~input_o\) # (C_TO_F(4))))) # (\SEL2[0]~input_o\ & (H_TO_S(4) & ((!\SEL2[1]~input_o\)))) ) ) ) # ( !DISTANCE(4) & ( 
-- !DEBIT(4) & ( (!\SEL2[1]~input_o\ & ((!\SEL2[0]~input_o\ & ((C_TO_F(4)))) # (\SEL2[0]~input_o\ & (H_TO_S(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_H_TO_S(4),
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => ALT_INV_C_TO_F(4),
	datad => \ALT_INV_SEL2[1]~input_o\,
	datae => ALT_INV_DISTANCE(4),
	dataf => ALT_INV_DEBIT(4),
	combout => \SUM[4]~27_combout\);

-- Location: LABCELL_X80_Y35_N24
\Div1|auto_generated|divider|divider|op_10~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\ = !\Div1|auto_generated|divider|divider|op_10~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\);

-- Location: FF_X80_Y35_N25
\MS_TO_KMH[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(4));

-- Location: MLABCELL_X78_Y33_N12
\Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~17_sumout\ = SUM(( GND ) + ( VCC ) + ( \Add7~14\ ))
-- \Add7~18\ = CARRY(( GND ) + ( VCC ) + ( \Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~14\,
	sumout => \Add7~17_sumout\,
	cout => \Add7~18\);

-- Location: FF_X78_Y33_N13
\C_TO_K[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add7~17_sumout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_K[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(4));

-- Location: LABCELL_X75_Y35_N18
\Div2|auto_generated|divider|divider|op_5~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_5~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\);

-- Location: FF_X75_Y35_N19
\C_TO_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_R(4));

-- Location: LABCELL_X80_Y35_N27
\SUM[4]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[4]~28_combout\ = ( C_TO_R(4) & ( (!\SEL2[1]~input_o\ & (MS_TO_KMH(4) & ((\SEL2[0]~input_o\)))) # (\SEL2[1]~input_o\ & (((\SEL2[0]~input_o\) # (C_TO_K(4))))) ) ) # ( !C_TO_R(4) & ( (!\SEL2[1]~input_o\ & (MS_TO_KMH(4) & ((\SEL2[0]~input_o\)))) # 
-- (\SEL2[1]~input_o\ & (((C_TO_K(4) & !\SEL2[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010010001000000101011101110000010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[1]~input_o\,
	datab => ALT_INV_MS_TO_KMH(4),
	datac => ALT_INV_C_TO_K(4),
	datad => \ALT_INV_SEL2[0]~input_o\,
	dataf => ALT_INV_C_TO_R(4),
	combout => \SUM[4]~28_combout\);

-- Location: FF_X80_Y34_N53
\VOLT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~12\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(4));

-- Location: LABCELL_X80_Y34_N51
\SUM[4]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[4]~29_combout\ = ( VOLT(4) & ( \SEL2[2]~input_o\ & ( (\SEL2[3]~input_o\) # (\SUM[4]~27_combout\) ) ) ) # ( !VOLT(4) & ( \SEL2[2]~input_o\ & ( (\SUM[4]~27_combout\ & !\SEL2[3]~input_o\) ) ) ) # ( VOLT(4) & ( !\SEL2[2]~input_o\ & ( 
-- (\SUM[4]~28_combout\) # (\SEL2[3]~input_o\) ) ) ) # ( !VOLT(4) & ( !\SEL2[2]~input_o\ & ( (!\SEL2[3]~input_o\ & \SUM[4]~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[4]~27_combout\,
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_SUM[4]~28_combout\,
	datae => ALT_INV_VOLT(4),
	dataf => \ALT_INV_SEL2[2]~input_o\,
	combout => \SUM[4]~29_combout\);

-- Location: FF_X81_Y34_N50
\TEMPMUL[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~12\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(4));

-- Location: LABCELL_X81_Y34_N12
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( VCC ) + ( \Add1~15\ ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( VCC ) + ( \Add1~15\ ) + ( \Add1~14\ ))
-- \Add1~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~14\,
	sharein => \Add1~15\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\,
	shareout => \Add1~19\);

-- Location: FF_X81_Y34_N14
\TEMPSUB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~17_sumout\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(4));

-- Location: LABCELL_X81_Y34_N48
\SUM[4]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[4]~26_combout\ = ( TEMPSUB(4) & ( (\SEL1[1]~input_o\ & (!\SEL1[2]~input_o\ & ((!\SEL1[0]~input_o\) # (TEMPMUL(4))))) ) ) # ( !TEMPSUB(4) & ( (\SEL1[1]~input_o\ & (\SEL1[0]~input_o\ & (!\SEL1[2]~input_o\ & TEMPMUL(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000001000000010100000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datad => ALT_INV_TEMPMUL(4),
	dataf => ALT_INV_TEMPSUB(4),
	combout => \SUM[4]~26_combout\);

-- Location: LABCELL_X80_Y34_N39
\SUM[4]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[4]~30_combout\ = ( \SUM[4]~26_combout\ & ( (!\MODE~input_o\) # (\SUM[4]~29_combout\) ) ) # ( !\SUM[4]~26_combout\ & ( (!\MODE~input_o\ & (\SEL1[2]~input_o\ & (\SUM[4]~25_combout\))) # (\MODE~input_o\ & (((\SUM[4]~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111111100001111111100010000000111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_SUM[4]~25_combout\,
	datac => \ALT_INV_MODE~input_o\,
	datad => \ALT_INV_SUM[4]~29_combout\,
	datae => \ALT_INV_SUM[4]~26_combout\,
	combout => \SUM[4]~30_combout\);

-- Location: FF_X80_Y34_N40
\SUM[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[4]~30_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[4]~reg0_q\);

-- Location: LABCELL_X79_Y35_N54
\Div1|auto_generated|divider|divider|op_9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~1_wirecell_combout\ = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_9~1_wirecell_combout\);

-- Location: FF_X79_Y35_N55
\MS_TO_KMH[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_9~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(5));

-- Location: LABCELL_X75_Y33_N57
\Div2|auto_generated|divider|divider|op_4~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_4~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_4~1_wirecell_combout\);

-- Location: FF_X77_Y33_N13
\C_TO_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Div2|auto_generated|divider|divider|op_4~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	sload => VCC,
	ena => \C_TO_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_R(5));

-- Location: MLABCELL_X78_Y33_N15
\Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~21_sumout\ = SUM(( GND ) + ( GND ) + ( \Add7~18\ ))
-- \Add7~22\ = CARRY(( GND ) + ( GND ) + ( \Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~18\,
	sumout => \Add7~21_sumout\,
	cout => \Add7~22\);

-- Location: FF_X78_Y33_N17
\C_TO_K[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add7~21_sumout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_K[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(5));

-- Location: MLABCELL_X78_Y33_N33
\SUM[5]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[5]~34_combout\ = ( C_TO_K(5) & ( (!\SEL2[0]~input_o\ & (\SEL2[1]~input_o\)) # (\SEL2[0]~input_o\ & ((!\SEL2[1]~input_o\ & (MS_TO_KMH(5))) # (\SEL2[1]~input_o\ & ((C_TO_R(5)))))) ) ) # ( !C_TO_K(5) & ( (\SEL2[0]~input_o\ & ((!\SEL2[1]~input_o\ & 
-- (MS_TO_KMH(5))) # (\SEL2[1]~input_o\ & ((C_TO_R(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100100110001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => \ALT_INV_SEL2[1]~input_o\,
	datac => ALT_INV_MS_TO_KMH(5),
	datad => ALT_INV_C_TO_R(5),
	dataf => ALT_INV_C_TO_K(5),
	combout => \SUM[5]~34_combout\);

-- Location: FF_X81_Y33_N59
\VOLT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~13\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(5));

-- Location: FF_X84_Y34_N49
\C_TO_F[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Div3|auto_generated|divider|divider|op_7~1_sumout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(5));

-- Location: MLABCELL_X87_Y32_N0
\Mux470~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux470~0_combout\ = ( !\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \SEL2[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL2[2]~input_o\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Mux470~0_combout\);

-- Location: MLABCELL_X87_Y34_N36
\DEBIT[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \DEBIT[5]~feeder_combout\ = ( \Mux470~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mux470~0_combout\,
	combout => \DEBIT[5]~feeder_combout\);

-- Location: FF_X87_Y34_N37
\DEBIT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \DEBIT[5]~feeder_combout\,
	ena => \DEBIT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DEBIT(5));

-- Location: FF_X83_Y34_N50
\DISTANCE[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~13\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(5));

-- Location: LABCELL_X85_Y33_N30
\H_TO_S[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \H_TO_S[5]~feeder_combout\ = ( \Mult3~13\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~13\,
	combout => \H_TO_S[5]~feeder_combout\);

-- Location: FF_X85_Y33_N31
\H_TO_S[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \H_TO_S[5]~feeder_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(5));

-- Location: LABCELL_X83_Y34_N48
\SUM[5]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[5]~33_combout\ = ( DISTANCE(5) & ( H_TO_S(5) & ( (!\SEL2[1]~input_o\ & (((\SEL2[0]~input_o\)) # (C_TO_F(5)))) # (\SEL2[1]~input_o\ & (((!\SEL2[0]~input_o\) # (DEBIT(5))))) ) ) ) # ( !DISTANCE(5) & ( H_TO_S(5) & ( (!\SEL2[1]~input_o\ & 
-- (((\SEL2[0]~input_o\)) # (C_TO_F(5)))) # (\SEL2[1]~input_o\ & (((DEBIT(5) & \SEL2[0]~input_o\)))) ) ) ) # ( DISTANCE(5) & ( !H_TO_S(5) & ( (!\SEL2[1]~input_o\ & (C_TO_F(5) & ((!\SEL2[0]~input_o\)))) # (\SEL2[1]~input_o\ & (((!\SEL2[0]~input_o\) # 
-- (DEBIT(5))))) ) ) ) # ( !DISTANCE(5) & ( !H_TO_S(5) & ( (!\SEL2[1]~input_o\ & (C_TO_F(5) & ((!\SEL2[0]~input_o\)))) # (\SEL2[1]~input_o\ & (((DEBIT(5) & \SEL2[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[1]~input_o\,
	datab => ALT_INV_C_TO_F(5),
	datac => ALT_INV_DEBIT(5),
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_DISTANCE(5),
	dataf => ALT_INV_H_TO_S(5),
	combout => \SUM[5]~33_combout\);

-- Location: LABCELL_X81_Y33_N57
\SUM[5]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[5]~35_combout\ = ( VOLT(5) & ( \SUM[5]~33_combout\ & ( ((\SEL2[3]~input_o\) # (\SEL2[2]~input_o\)) # (\SUM[5]~34_combout\) ) ) ) # ( !VOLT(5) & ( \SUM[5]~33_combout\ & ( (!\SEL2[3]~input_o\ & ((\SEL2[2]~input_o\) # (\SUM[5]~34_combout\))) ) ) ) # ( 
-- VOLT(5) & ( !\SUM[5]~33_combout\ & ( ((\SUM[5]~34_combout\ & !\SEL2[2]~input_o\)) # (\SEL2[3]~input_o\) ) ) ) # ( !VOLT(5) & ( !\SUM[5]~33_combout\ & ( (\SUM[5]~34_combout\ & (!\SEL2[2]~input_o\ & !\SEL2[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011110100111101110000011100000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[5]~34_combout\,
	datab => \ALT_INV_SEL2[2]~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	datae => ALT_INV_VOLT(5),
	dataf => \ALT_INV_SUM[5]~33_combout\,
	combout => \SUM[5]~35_combout\);

-- Location: MLABCELL_X82_Y30_N42
\Mux180~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux180~0_combout\ = ( \SEL1[2]~input_o\ & ( \Mult1~13\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult1~13\,
	combout => \Mux180~0_combout\);

-- Location: FF_X82_Y30_N44
\TEMPPOW[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux180~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(5));

-- Location: MLABCELL_X87_Y30_N21
\Mux128~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~0_combout\ = ( !\Div4|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Mux128~0_combout\);

-- Location: FF_X87_Y30_N23
\PECAHAN_BULAT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux128~0_combout\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(5));

-- Location: FF_X82_Y30_N41
\TEMPDIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux128~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(5));

-- Location: MLABCELL_X87_Y29_N15
\Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~21_sumout\ = SUM(( TEMPROOT2(5) ) + ( VCC ) + ( \Add4~18\ ))
-- \Add4~22\ = CARRY(( TEMPROOT2(5) ) + ( VCC ) + ( \Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(5),
	cin => \Add4~18\,
	sumout => \Add4~21_sumout\,
	cout => \Add4~22\);

-- Location: FF_X87_Y29_N17
\TEMPROOT2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~21_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(5));

-- Location: MLABCELL_X82_Y30_N39
\SUM[5]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[5]~31_combout\ = ( TEMPDIV(5) & ( TEMPROOT2(5) & ( (!\SEL1[0]~input_o\ & (((!\SEL1[1]~input_o\)) # (TEMPPOW(5)))) # (\SEL1[0]~input_o\ & (((\SEL1[1]~input_o\) # (PECAHAN_BULAT(5))))) ) ) ) # ( !TEMPDIV(5) & ( TEMPROOT2(5) & ( (!\SEL1[0]~input_o\ & 
-- (TEMPPOW(5) & ((\SEL1[1]~input_o\)))) # (\SEL1[0]~input_o\ & (((\SEL1[1]~input_o\) # (PECAHAN_BULAT(5))))) ) ) ) # ( TEMPDIV(5) & ( !TEMPROOT2(5) & ( (!\SEL1[0]~input_o\ & (((!\SEL1[1]~input_o\)) # (TEMPPOW(5)))) # (\SEL1[0]~input_o\ & (((PECAHAN_BULAT(5) 
-- & !\SEL1[1]~input_o\)))) ) ) ) # ( !TEMPDIV(5) & ( !TEMPROOT2(5) & ( (!\SEL1[0]~input_o\ & (TEMPPOW(5) & ((\SEL1[1]~input_o\)))) # (\SEL1[0]~input_o\ & (((PECAHAN_BULAT(5) & !\SEL1[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[0]~input_o\,
	datab => ALT_INV_TEMPPOW(5),
	datac => ALT_INV_PECAHAN_BULAT(5),
	datad => \ALT_INV_SEL1[1]~input_o\,
	datae => ALT_INV_TEMPDIV(5),
	dataf => ALT_INV_TEMPROOT2(5),
	combout => \SUM[5]~31_combout\);

-- Location: FF_X81_Y34_N38
\TEMPMUL[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~13\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(5));

-- Location: LABCELL_X81_Y34_N15
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( VCC ) + ( \Add1~19\ ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( VCC ) + ( \Add1~19\ ) + ( \Add1~18\ ))
-- \Add1~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~18\,
	sharein => \Add1~19\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\,
	shareout => \Add1~23\);

-- Location: FF_X81_Y34_N17
\TEMPSUB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~21_sumout\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(5));

-- Location: LABCELL_X81_Y34_N36
\SUM[5]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[5]~32_combout\ = ( TEMPSUB(5) & ( (\SEL1[1]~input_o\ & (!\SEL1[2]~input_o\ & ((!\SEL1[0]~input_o\) # (TEMPMUL(5))))) ) ) # ( !TEMPSUB(5) & ( (\SEL1[1]~input_o\ & (\SEL1[0]~input_o\ & (!\SEL1[2]~input_o\ & TEMPMUL(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000001000000010100000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datad => ALT_INV_TEMPMUL(5),
	dataf => ALT_INV_TEMPSUB(5),
	combout => \SUM[5]~32_combout\);

-- Location: LABCELL_X81_Y33_N9
\SUM[5]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[5]~36_combout\ = ( \SUM[5]~32_combout\ & ( (!\MODE~input_o\) # (\SUM[5]~35_combout\) ) ) # ( !\SUM[5]~32_combout\ & ( (!\MODE~input_o\ & (\SEL1[2]~input_o\ & ((\SUM[5]~31_combout\)))) # (\MODE~input_o\ & (((\SUM[5]~35_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SUM[5]~35_combout\,
	datad => \ALT_INV_SUM[5]~31_combout\,
	dataf => \ALT_INV_SUM[5]~32_combout\,
	combout => \SUM[5]~36_combout\);

-- Location: FF_X81_Y33_N10
\SUM[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[5]~36_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[5]~reg0_q\);

-- Location: MLABCELL_X78_Y33_N18
\Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~25_sumout\ = SUM(( GND ) + ( GND ) + ( \Add7~22\ ))
-- \Add7~26\ = CARRY(( GND ) + ( GND ) + ( \Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~22\,
	sumout => \Add7~25_sumout\,
	cout => \Add7~26\);

-- Location: FF_X78_Y33_N19
\C_TO_K[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add7~25_sumout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_K[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(6));

-- Location: LABCELL_X79_Y33_N45
\Div1|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\ = ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: FF_X79_Y33_N46
\MS_TO_KMH[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(6));

-- Location: LABCELL_X77_Y33_N45
\Div2|auto_generated|divider|divider|op_3~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_3~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\);

-- Location: FF_X77_Y33_N46
\C_TO_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_R(6));

-- Location: MLABCELL_X78_Y33_N39
\SUM[6]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[6]~40_combout\ = ( MS_TO_KMH(6) & ( C_TO_R(6) & ( ((C_TO_K(6) & \SEL2[1]~input_o\)) # (\SEL2[0]~input_o\) ) ) ) # ( !MS_TO_KMH(6) & ( C_TO_R(6) & ( (\SEL2[1]~input_o\ & ((C_TO_K(6)) # (\SEL2[0]~input_o\))) ) ) ) # ( MS_TO_KMH(6) & ( !C_TO_R(6) & ( 
-- (!\SEL2[0]~input_o\ & (C_TO_K(6) & \SEL2[1]~input_o\)) # (\SEL2[0]~input_o\ & ((!\SEL2[1]~input_o\))) ) ) ) # ( !MS_TO_KMH(6) & ( !C_TO_R(6) & ( (!\SEL2[0]~input_o\ & (C_TO_K(6) & \SEL2[1]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010100100101001000000111000001110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => ALT_INV_C_TO_K(6),
	datac => \ALT_INV_SEL2[1]~input_o\,
	datae => ALT_INV_MS_TO_KMH(6),
	dataf => ALT_INV_C_TO_R(6),
	combout => \SUM[6]~40_combout\);

-- Location: LABCELL_X85_Y33_N39
\H_TO_S[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \H_TO_S[6]~feeder_combout\ = ( \Mult3~14\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~14\,
	combout => \H_TO_S[6]~feeder_combout\);

-- Location: FF_X85_Y33_N40
\H_TO_S[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \H_TO_S[6]~feeder_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(6));

-- Location: MLABCELL_X84_Y34_N18
\Add8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = ( \Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div3|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !\Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Add8~0_combout\);

-- Location: FF_X84_Y34_N19
\C_TO_F[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~0_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(6));

-- Location: FF_X83_Y34_N44
\DISTANCE[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~14\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(6));

-- Location: LABCELL_X83_Y34_N24
\Mux469~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux469~0_combout\ = (\SEL2[2]~input_o\ & !\Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	combout => \Mux469~0_combout\);

-- Location: FF_X83_Y34_N26
\DEBIT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux469~0_combout\,
	ena => \DEBIT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DEBIT(6));

-- Location: LABCELL_X83_Y34_N42
\SUM[6]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[6]~39_combout\ = ( DISTANCE(6) & ( DEBIT(6) & ( ((!\SEL2[0]~input_o\ & ((C_TO_F(6)))) # (\SEL2[0]~input_o\ & (H_TO_S(6)))) # (\SEL2[1]~input_o\) ) ) ) # ( !DISTANCE(6) & ( DEBIT(6) & ( (!\SEL2[1]~input_o\ & ((!\SEL2[0]~input_o\ & ((C_TO_F(6)))) # 
-- (\SEL2[0]~input_o\ & (H_TO_S(6))))) # (\SEL2[1]~input_o\ & (((\SEL2[0]~input_o\)))) ) ) ) # ( DISTANCE(6) & ( !DEBIT(6) & ( (!\SEL2[1]~input_o\ & ((!\SEL2[0]~input_o\ & ((C_TO_F(6)))) # (\SEL2[0]~input_o\ & (H_TO_S(6))))) # (\SEL2[1]~input_o\ & 
-- (((!\SEL2[0]~input_o\)))) ) ) ) # ( !DISTANCE(6) & ( !DEBIT(6) & ( (!\SEL2[1]~input_o\ & ((!\SEL2[0]~input_o\ & ((C_TO_F(6)))) # (\SEL2[0]~input_o\ & (H_TO_S(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[1]~input_o\,
	datab => ALT_INV_H_TO_S(6),
	datac => ALT_INV_C_TO_F(6),
	datad => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_DISTANCE(6),
	dataf => ALT_INV_DEBIT(6),
	combout => \SUM[6]~39_combout\);

-- Location: FF_X80_Y34_N20
\VOLT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~14\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(6));

-- Location: LABCELL_X80_Y34_N18
\SUM[6]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[6]~41_combout\ = ( VOLT(6) & ( \SEL2[3]~input_o\ ) ) # ( VOLT(6) & ( !\SEL2[3]~input_o\ & ( (!\SEL2[2]~input_o\ & (\SUM[6]~40_combout\)) # (\SEL2[2]~input_o\ & ((\SUM[6]~39_combout\))) ) ) ) # ( !VOLT(6) & ( !\SEL2[3]~input_o\ & ( (!\SEL2[2]~input_o\ 
-- & (\SUM[6]~40_combout\)) # (\SEL2[2]~input_o\ & ((\SUM[6]~39_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[6]~40_combout\,
	datab => \ALT_INV_SEL2[2]~input_o\,
	datac => \ALT_INV_SUM[6]~39_combout\,
	datae => ALT_INV_VOLT(6),
	dataf => \ALT_INV_SEL2[3]~input_o\,
	combout => \SUM[6]~41_combout\);

-- Location: LABCELL_X88_Y30_N33
\Mux127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~0_combout\ = (\SEL1[2]~input_o\ & !\Div4|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL1[2]~input_o\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	combout => \Mux127~0_combout\);

-- Location: FF_X85_Y30_N26
\PECAHAN_BULAT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux127~0_combout\,
	sload => VCC,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(6));

-- Location: MLABCELL_X87_Y29_N18
\Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~25_sumout\ = SUM(( TEMPROOT2(6) ) + ( VCC ) + ( \Add4~22\ ))
-- \Add4~26\ = CARRY(( TEMPROOT2(6) ) + ( VCC ) + ( \Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(6),
	cin => \Add4~22\,
	sumout => \Add4~25_sumout\,
	cout => \Add4~26\);

-- Location: FF_X87_Y29_N20
\TEMPROOT2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~25_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(6));

-- Location: LABCELL_X88_Y30_N30
\Mux179~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux179~0_combout\ = ( \Mult1~14\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult1~14\,
	combout => \Mux179~0_combout\);

-- Location: FF_X88_Y30_N32
\TEMPPOW[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux179~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(6));

-- Location: FF_X88_Y30_N26
\TEMPDIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux127~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(6));

-- Location: LABCELL_X88_Y30_N24
\SUM[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[6]~37_combout\ = ( TEMPDIV(6) & ( \SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & ((TEMPPOW(6)))) # (\SEL1[0]~input_o\ & (TEMPROOT2(6))) ) ) ) # ( !TEMPDIV(6) & ( \SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\ & ((TEMPPOW(6)))) # (\SEL1[0]~input_o\ & 
-- (TEMPROOT2(6))) ) ) ) # ( TEMPDIV(6) & ( !\SEL1[1]~input_o\ & ( (!\SEL1[0]~input_o\) # (PECAHAN_BULAT(6)) ) ) ) # ( !TEMPDIV(6) & ( !\SEL1[1]~input_o\ & ( (\SEL1[0]~input_o\ & PECAHAN_BULAT(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[0]~input_o\,
	datab => ALT_INV_PECAHAN_BULAT(6),
	datac => ALT_INV_TEMPROOT2(6),
	datad => ALT_INV_TEMPPOW(6),
	datae => ALT_INV_TEMPDIV(6),
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \SUM[6]~37_combout\);

-- Location: LABCELL_X81_Y34_N18
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( VCC ) + ( \Add1~23\ ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( VCC ) + ( \Add1~23\ ) + ( \Add1~22\ ))
-- \Add1~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~22\,
	sharein => \Add1~23\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\,
	shareout => \Add1~27\);

-- Location: FF_X81_Y34_N19
\TEMPSUB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~25_sumout\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(6));

-- Location: FF_X81_Y34_N53
\TEMPMUL[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~14\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(6));

-- Location: LABCELL_X81_Y34_N51
\SUM[6]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[6]~38_combout\ = ( !\SEL1[2]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[0]~input_o\ & (TEMPSUB(6))) # (\SEL1[0]~input_o\ & ((TEMPMUL(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPSUB(6),
	datad => ALT_INV_TEMPMUL(6),
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \SUM[6]~38_combout\);

-- Location: LABCELL_X80_Y34_N54
\SUM[6]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[6]~42_combout\ = ( \SUM[6]~37_combout\ & ( \SUM[6]~38_combout\ & ( (!\MODE~input_o\) # (\SUM[6]~41_combout\) ) ) ) # ( !\SUM[6]~37_combout\ & ( \SUM[6]~38_combout\ & ( (!\MODE~input_o\) # (\SUM[6]~41_combout\) ) ) ) # ( \SUM[6]~37_combout\ & ( 
-- !\SUM[6]~38_combout\ & ( (!\MODE~input_o\ & ((\SEL1[2]~input_o\))) # (\MODE~input_o\ & (\SUM[6]~41_combout\)) ) ) ) # ( !\SUM[6]~37_combout\ & ( !\SUM[6]~38_combout\ & ( (\SUM[6]~41_combout\ & \MODE~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[6]~41_combout\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datae => \ALT_INV_SUM[6]~37_combout\,
	dataf => \ALT_INV_SUM[6]~38_combout\,
	combout => \SUM[6]~42_combout\);

-- Location: FF_X80_Y34_N55
\SUM[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[6]~42_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[6]~reg0_q\);

-- Location: LABCELL_X81_Y33_N27
\Mux495~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux495~0_combout\ = ( !\SEL2[1]~input_o\ & ( (!\SEL2[0]~input_o\ & (!\SEL2[2]~input_o\ & \SEL2[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => \ALT_INV_SEL2[2]~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \Mux495~0_combout\);

-- Location: FF_X82_Y33_N2
\DISTANCE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~15\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(7));

-- Location: LABCELL_X79_Y33_N36
\Div1|auto_generated|divider|divider|op_7~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~1_wirecell_combout\ = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_7~1_wirecell_combout\);

-- Location: FF_X79_Y33_N37
\MS_TO_KMH[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_7~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(7));

-- Location: MLABCELL_X84_Y35_N21
\Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~1_combout\ = !\Div3|auto_generated|divider|divider|op_5~1_sumout\ $ (((!\Div3|auto_generated|divider|divider|op_6~1_sumout\ & !\Div3|auto_generated|divider|divider|op_7~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111000000001111111100000000111111110000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Add8~1_combout\);

-- Location: FF_X84_Y35_N22
\C_TO_F[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~1_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(7));

-- Location: FF_X85_Y33_N56
\H_TO_S[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~15\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(7));

-- Location: LABCELL_X85_Y33_N54
\Mux328~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux328~0_combout\ = ( H_TO_S(7) & ( (C_TO_F(7)) # (\SEL2[0]~input_o\) ) ) # ( !H_TO_S(7) & ( (!\SEL2[0]~input_o\ & C_TO_F(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => ALT_INV_C_TO_F(7),
	datae => ALT_INV_H_TO_S(7),
	combout => \Mux328~0_combout\);

-- Location: MLABCELL_X78_Y33_N21
\Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~29_sumout\ = SUM(( GND ) + ( GND ) + ( \Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~26\,
	sumout => \Add7~29_sumout\);

-- Location: FF_X78_Y33_N22
\C_TO_K[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add7~29_sumout\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	ena => \C_TO_K[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(7));

-- Location: MLABCELL_X82_Y33_N0
\Mux328~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux328~1_combout\ = ( !\SEL2[0]~input_o\ & ( (!\SEL2[1]~input_o\ & ((((\SEL2[2]~input_o\ & \Mux328~0_combout\))))) # (\SEL2[1]~input_o\ & ((!\SEL2[2]~input_o\ & (((C_TO_K(7))))) # (\SEL2[2]~input_o\ & (DISTANCE(7))))) ) ) # ( \SEL2[0]~input_o\ & ( 
-- ((!\SEL2[1]~input_o\ & ((!\SEL2[2]~input_o\ & (MS_TO_KMH(7))) # (\SEL2[2]~input_o\ & ((\Mux328~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100010001000011000000000000000011110111010000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISTANCE(7),
	datab => \ALT_INV_SEL2[1]~input_o\,
	datac => ALT_INV_MS_TO_KMH(7),
	datad => \ALT_INV_SEL2[2]~input_o\,
	datae => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_Mux328~0_combout\,
	datag => ALT_INV_C_TO_K(7),
	combout => \Mux328~1_combout\);

-- Location: FF_X81_Y33_N17
\VOLT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~15\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(7));

-- Location: LABCELL_X81_Y33_N15
\SUM[7]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[7]~45_combout\ = ( \SEL2[3]~input_o\ & ( (\Mux495~0_combout\ & (\MODE~input_o\ & VOLT(7))) ) ) # ( !\SEL2[3]~input_o\ & ( (\MODE~input_o\ & (((\Mux495~0_combout\ & VOLT(7))) # (\Mux328~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux495~0_combout\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_Mux328~1_combout\,
	datad => ALT_INV_VOLT(7),
	dataf => \ALT_INV_SEL2[3]~input_o\,
	combout => \SUM[7]~45_combout\);

-- Location: LABCELL_X77_Y31_N57
\Mux178~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux178~0_combout\ = ( \Mult1~15\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult1~15\,
	combout => \Mux178~0_combout\);

-- Location: FF_X81_Y30_N34
\TEMPPOW[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux178~0_combout\,
	sload => VCC,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(7));

-- Location: MLABCELL_X84_Y30_N18
\SUM[7]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[7]~43_combout\ = ( !\MODE~input_o\ & ( \SEL1[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_MODE~input_o\,
	dataf => \ALT_INV_SEL1[1]~input_o\,
	combout => \SUM[7]~43_combout\);

-- Location: FF_X84_Y33_N2
\TEMPMUL[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~15\,
	sclr => \ALT_INV_SEL1[0]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(7));

-- Location: MLABCELL_X87_Y29_N21
\Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~29_sumout\ = SUM(( TEMPROOT2(7) ) + ( VCC ) + ( \Add4~26\ ))
-- \Add4~30\ = CARRY(( TEMPROOT2(7) ) + ( VCC ) + ( \Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(7),
	cin => \Add4~26\,
	sumout => \Add4~29_sumout\,
	cout => \Add4~30\);

-- Location: FF_X87_Y29_N23
\TEMPROOT2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~29_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(7));

-- Location: MLABCELL_X84_Y33_N0
\SUM[7]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[7]~44_combout\ = ( TEMPMUL(7) & ( TEMPROOT2(7) & ( (!TEMPROOT(31)) # (((!\SEL1[2]~input_o\) # (\Equal0~5_combout\)) # (\SUM[7]~reg0_q\)) ) ) ) # ( !TEMPMUL(7) & ( TEMPROOT2(7) & ( (\SEL1[2]~input_o\ & ((!TEMPROOT(31)) # ((\Equal0~5_combout\) # 
-- (\SUM[7]~reg0_q\)))) ) ) ) # ( TEMPMUL(7) & ( !TEMPROOT2(7) & ( (!\SEL1[2]~input_o\) # ((TEMPROOT(31) & (\SUM[7]~reg0_q\ & !\Equal0~5_combout\))) ) ) ) # ( !TEMPMUL(7) & ( !TEMPROOT2(7) & ( (TEMPROOT(31) & (\SUM[7]~reg0_q\ & (\SEL1[2]~input_o\ & 
-- !\Equal0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111100011111000000001011000011111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(31),
	datab => \ALT_INV_SUM[7]~reg0_q\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datad => \ALT_INV_Equal0~5_combout\,
	datae => ALT_INV_TEMPMUL(7),
	dataf => ALT_INV_TEMPROOT2(7),
	combout => \SUM[7]~44_combout\);

-- Location: LABCELL_X81_Y34_N21
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( VCC ) + ( \Add1~27\ ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~26\,
	sharein => \Add1~27\,
	sumout => \Add1~29_sumout\);

-- Location: FF_X81_Y34_N23
\TEMPSUB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~29_sumout\,
	sclr => \ALT_INV_SEL1[1]~input_o\,
	ena => \TEMPSUB[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(10));

-- Location: MLABCELL_X84_Y33_N42
\SUM[7]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[7]~102_combout\ = ( !\SEL1[2]~input_o\ & ( ((\SUM[7]~43_combout\ & ((!\SEL1[0]~input_o\ & (TEMPSUB(10))) # (\SEL1[0]~input_o\ & ((\SUM[7]~44_combout\)))))) # (\SUM[7]~45_combout\) ) ) # ( \SEL1[2]~input_o\ & ( ((\SUM[7]~43_combout\ & 
-- ((!\SEL1[0]~input_o\ & (TEMPPOW(7))) # (\SEL1[0]~input_o\ & ((\SUM[7]~44_combout\)))))) # (\SUM[7]~45_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101011101010101010101110101010101011111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[7]~45_combout\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPPOW(7),
	datad => \ALT_INV_SUM[7]~43_combout\,
	datae => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_SUM[7]~44_combout\,
	datag => ALT_INV_TEMPSUB(10),
	combout => \SUM[7]~102_combout\);

-- Location: FF_X84_Y33_N44
\SUM[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[7]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[7]~reg0_q\);

-- Location: FF_X82_Y33_N8
\DISTANCE[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~16\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(8));

-- Location: LABCELL_X79_Y34_N21
\Div1|auto_generated|divider|divider|op_6~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~1_wirecell_combout\ = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_6~1_wirecell_combout\);

-- Location: FF_X79_Y34_N22
\MS_TO_KMH[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_6~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(8));

-- Location: FF_X85_Y33_N29
\H_TO_S[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~16\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(8));

-- Location: MLABCELL_X84_Y35_N48
\Add8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = ( \Div3|auto_generated|divider|divider|op_7~1_sumout\ & ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( !\Div3|auto_generated|divider|divider|op_7~1_sumout\ & ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ $ 
-- (((!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & !\Div3|auto_generated|divider|divider|op_6~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Add8~2_combout\);

-- Location: FF_X84_Y35_N49
\C_TO_F[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~2_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(8));

-- Location: LABCELL_X85_Y33_N27
\Mux327~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux327~0_combout\ = ( H_TO_S(8) & ( C_TO_F(8) ) ) # ( !H_TO_S(8) & ( C_TO_F(8) & ( !\SEL2[0]~input_o\ ) ) ) # ( H_TO_S(8) & ( !C_TO_F(8) & ( \SEL2[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SEL2[0]~input_o\,
	datae => ALT_INV_H_TO_S(8),
	dataf => ALT_INV_C_TO_F(8),
	combout => \Mux327~0_combout\);

-- Location: MLABCELL_X82_Y33_N48
\Mux367~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux367~0_combout\ = ( C_TO_K(8) & ( \SEL2[1]~input_o\ & ( !\SEL2[3]~input_o\ ) ) ) # ( !C_TO_K(8) & ( \SEL2[1]~input_o\ & ( (!\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ & !\SEL2[3]~input_o\)) ) ) ) # ( C_TO_K(8) & ( !\SEL2[1]~input_o\ & ( !\SEL2[3]~input_o\ 
-- $ (((!\SEL2[2]~input_o\ & !\SEL2[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101111000100010001000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datad => \ALT_INV_SEL2[3]~input_o\,
	datae => ALT_INV_C_TO_K(8),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \Mux367~0_combout\);

-- Location: FF_X82_Y33_N49
\C_TO_K[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux367~0_combout\,
	ena => \MODE~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_K(8));

-- Location: MLABCELL_X82_Y33_N6
\Mux327~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux327~1_combout\ = ( !\SEL2[0]~input_o\ & ( (!\SEL2[2]~input_o\ & (((C_TO_K(8) & (\SEL2[1]~input_o\))))) # (\SEL2[2]~input_o\ & (((!\SEL2[1]~input_o\ & ((\Mux327~0_combout\))) # (\SEL2[1]~input_o\ & (DISTANCE(8)))))) ) ) # ( \SEL2[0]~input_o\ & ( 
-- ((!\SEL2[1]~input_o\ & ((!\SEL2[2]~input_o\ & (MS_TO_KMH(8))) # (\SEL2[2]~input_o\ & ((\Mux327~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011011000010100000000001010101000110110101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => ALT_INV_DISTANCE(8),
	datac => ALT_INV_MS_TO_KMH(8),
	datad => \ALT_INV_SEL2[1]~input_o\,
	datae => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_Mux327~0_combout\,
	datag => ALT_INV_C_TO_K(8),
	combout => \Mux327~1_combout\);

-- Location: FF_X81_Y33_N14
\VOLT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~16\,
	sclr => \ALT_INV_SEL2[3]~input_o\,
	sload => VCC,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(8));

-- Location: LABCELL_X81_Y33_N12
\SUM[8]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[8]~47_combout\ = ( \SEL2[3]~input_o\ & ( (\Mux495~0_combout\ & (\MODE~input_o\ & VOLT(8))) ) ) # ( !\SEL2[3]~input_o\ & ( (\MODE~input_o\ & (((\Mux495~0_combout\ & VOLT(8))) # (\Mux327~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux495~0_combout\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_Mux327~1_combout\,
	datad => ALT_INV_VOLT(8),
	dataf => \ALT_INV_SEL2[3]~input_o\,
	combout => \SUM[8]~47_combout\);

-- Location: MLABCELL_X87_Y30_N45
\Mux177~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux177~0_combout\ = ( \Mult1~16\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult1~16\,
	combout => \Mux177~0_combout\);

-- Location: FF_X87_Y30_N46
\TEMPPOW[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux177~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(8));

-- Location: FF_X84_Y33_N32
\TEMPMUL[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~16\,
	sclr => \ALT_INV_SEL1[0]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(8));

-- Location: MLABCELL_X87_Y29_N24
\Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~33_sumout\ = SUM(( TEMPROOT2(8) ) + ( VCC ) + ( \Add4~30\ ))
-- \Add4~34\ = CARRY(( TEMPROOT2(8) ) + ( VCC ) + ( \Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(8),
	cin => \Add4~30\,
	sumout => \Add4~33_sumout\,
	cout => \Add4~34\);

-- Location: FF_X87_Y29_N26
\TEMPROOT2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~33_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(8));

-- Location: MLABCELL_X84_Y33_N30
\SUM[8]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[8]~46_combout\ = ( TEMPMUL(8) & ( TEMPROOT2(8) & ( (!\SEL1[2]~input_o\) # (((!TEMPROOT(31)) # (\Equal0~5_combout\)) # (\SUM[8]~reg0_q\)) ) ) ) # ( !TEMPMUL(8) & ( TEMPROOT2(8) & ( (\SEL1[2]~input_o\ & (((!TEMPROOT(31)) # (\Equal0~5_combout\)) # 
-- (\SUM[8]~reg0_q\))) ) ) ) # ( TEMPMUL(8) & ( !TEMPROOT2(8) & ( (!\SEL1[2]~input_o\) # ((\SUM[8]~reg0_q\ & (TEMPROOT(31) & !\Equal0~5_combout\))) ) ) ) # ( !TEMPMUL(8) & ( !TEMPROOT2(8) & ( (\SEL1[2]~input_o\ & (\SUM[8]~reg0_q\ & (TEMPROOT(31) & 
-- !\Equal0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000101010111010101001010001010101011111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_SUM[8]~reg0_q\,
	datac => ALT_INV_TEMPROOT(31),
	datad => \ALT_INV_Equal0~5_combout\,
	datae => ALT_INV_TEMPMUL(8),
	dataf => ALT_INV_TEMPROOT2(8),
	combout => \SUM[8]~46_combout\);

-- Location: MLABCELL_X84_Y33_N12
\SUM[8]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[8]~98_combout\ = ( !\SEL1[2]~input_o\ & ( ((\SUM[7]~43_combout\ & ((!\SEL1[0]~input_o\ & (TEMPSUB(10))) # (\SEL1[0]~input_o\ & ((\SUM[8]~46_combout\)))))) # (\SUM[8]~47_combout\) ) ) # ( \SEL1[2]~input_o\ & ( ((\SUM[7]~43_combout\ & 
-- ((!\SEL1[0]~input_o\ & (TEMPPOW(8))) # (\SEL1[0]~input_o\ & ((\SUM[8]~46_combout\)))))) # (\SUM[8]~47_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101011101010101010101110101010101011111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[8]~47_combout\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPPOW(8),
	datad => \ALT_INV_SUM[7]~43_combout\,
	datae => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_SUM[8]~46_combout\,
	datag => ALT_INV_TEMPSUB(10),
	combout => \SUM[8]~98_combout\);

-- Location: FF_X84_Y33_N14
\SUM[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[8]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[8]~reg0_q\);

-- Location: FF_X80_Y33_N5
\DISTANCE[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~17\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(9));

-- Location: LABCELL_X80_Y33_N3
\SUM[9]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[9]~49_combout\ = (\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ & DISTANCE(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_DISTANCE(9),
	combout => \SUM[9]~49_combout\);

-- Location: LABCELL_X81_Y33_N18
\Mux426~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux426~0_combout\ = (\SEL2[0]~input_o\ & \Mult3~17\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datac => \ALT_INV_Mult3~17\,
	combout => \Mux426~0_combout\);

-- Location: FF_X81_Y33_N20
\H_TO_S[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux426~0_combout\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(9));

-- Location: LABCELL_X79_Y34_N48
\Div1|auto_generated|divider|divider|op_5~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~1_wirecell_combout\ = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|op_5~1_wirecell_combout\);

-- Location: FF_X79_Y34_N49
\MS_TO_KMH[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|divider|op_5~1_wirecell_combout\,
	sclr => \ALT_INV_SEL2[0]~input_o\,
	ena => \MS_TO_KMH[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_TO_KMH(9));

-- Location: MLABCELL_X84_Y35_N51
\Add8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~3_combout\ = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & (!\Div3|auto_generated|divider|divider|op_6~1_sumout\ & !\Div3|auto_generated|divider|divider|op_7~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Add8~3_combout\);

-- Location: FF_X84_Y35_N52
\C_TO_F[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~3_combout\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	ena => \C_TO_F[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => C_TO_F(9));

-- Location: LABCELL_X81_Y33_N36
\SUM[9]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[9]~48_combout\ = ( C_TO_F(9) & ( \SEL2[0]~input_o\ & ( (!\SEL2[2]~input_o\ & ((MS_TO_KMH(9)))) # (\SEL2[2]~input_o\ & (H_TO_S(9))) ) ) ) # ( !C_TO_F(9) & ( \SEL2[0]~input_o\ & ( (!\SEL2[2]~input_o\ & ((MS_TO_KMH(9)))) # (\SEL2[2]~input_o\ & 
-- (H_TO_S(9))) ) ) ) # ( C_TO_F(9) & ( !\SEL2[0]~input_o\ & ( (\SEL2[2]~input_o\) # (\SEL2[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[1]~input_o\,
	datab => \ALT_INV_SEL2[2]~input_o\,
	datac => ALT_INV_H_TO_S(9),
	datad => ALT_INV_MS_TO_KMH(9),
	datae => ALT_INV_C_TO_F(9),
	dataf => \ALT_INV_SEL2[0]~input_o\,
	combout => \SUM[9]~48_combout\);

-- Location: MLABCELL_X87_Y32_N18
\MS_TO_KMH[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MS_TO_KMH[1]~0_combout\ = ( !\SEL2[3]~input_o\ & ( \MODE~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_MODE~input_o\,
	combout => \MS_TO_KMH[1]~0_combout\);

-- Location: MLABCELL_X87_Y29_N27
\Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~37_sumout\ = SUM(( TEMPROOT2(9) ) + ( VCC ) + ( \Add4~34\ ))
-- \Add4~38\ = CARRY(( TEMPROOT2(9) ) + ( VCC ) + ( \Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(9),
	cin => \Add4~34\,
	sumout => \Add4~37_sumout\,
	cout => \Add4~38\);

-- Location: FF_X87_Y29_N29
\TEMPROOT2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~37_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(9));

-- Location: FF_X81_Y30_N8
\TEMPMUL[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~17\,
	sclr => \ALT_INV_SEL1[0]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(9));

-- Location: LABCELL_X81_Y30_N0
\Mux176~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux176~0_combout\ = ( \SEL1[2]~input_o\ & ( \Mult1~17\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult1~17\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	combout => \Mux176~0_combout\);

-- Location: FF_X81_Y30_N2
\TEMPPOW[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux176~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(9));

-- Location: LABCELL_X81_Y30_N6
\SUM[9]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[9]~94_combout\ = ( !\SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[2]~input_o\ & (((TEMPSUB(10))))) # (\SEL1[2]~input_o\ & (TEMPPOW(9))))) ) ) # ( \SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[2]~input_o\ & (((TEMPMUL(9))))) # 
-- (\SEL1[2]~input_o\ & (TEMPROOT2(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000010010001100100011001000110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_SEL1[1]~input_o\,
	datac => ALT_INV_TEMPROOT2(9),
	datad => ALT_INV_TEMPMUL(9),
	datae => \ALT_INV_SEL1[0]~input_o\,
	dataf => ALT_INV_TEMPSUB(10),
	datag => ALT_INV_TEMPPOW(9),
	combout => \SUM[9]~94_combout\);

-- Location: LABCELL_X81_Y33_N42
\SUM[9]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[9]~50_combout\ = ( \SEL2[3]~input_o\ & ( \SEL2[1]~input_o\ & ( \MODE~input_o\ ) ) ) # ( !\SEL2[3]~input_o\ & ( \SEL2[1]~input_o\ & ( \MODE~input_o\ ) ) ) # ( \SEL2[3]~input_o\ & ( !\SEL2[1]~input_o\ & ( \MODE~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE~input_o\,
	datae => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[9]~50_combout\);

-- Location: LABCELL_X80_Y33_N27
\Mux486~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux486~0_combout\ = (\SEL2[3]~input_o\ & \Mult4~17\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[3]~input_o\,
	datad => \ALT_INV_Mult4~17\,
	combout => \Mux486~0_combout\);

-- Location: FF_X80_Y33_N28
\VOLT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux486~0_combout\,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(9));

-- Location: LABCELL_X80_Y33_N42
\SUM[9]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[9]~51_combout\ = ( \SUM[9]~50_combout\ & ( VOLT(9) & ( (!\MS_TO_KMH[1]~0_combout\) # (\SUM[9]~49_combout\) ) ) ) # ( !\SUM[9]~50_combout\ & ( VOLT(9) & ( (!\MS_TO_KMH[1]~0_combout\ & ((\SUM[9]~94_combout\))) # (\MS_TO_KMH[1]~0_combout\ & 
-- (\SUM[9]~48_combout\)) ) ) ) # ( \SUM[9]~50_combout\ & ( !VOLT(9) & ( (\SUM[9]~49_combout\ & \MS_TO_KMH[1]~0_combout\) ) ) ) # ( !\SUM[9]~50_combout\ & ( !VOLT(9) & ( (!\MS_TO_KMH[1]~0_combout\ & ((\SUM[9]~94_combout\))) # (\MS_TO_KMH[1]~0_combout\ & 
-- (\SUM[9]~48_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[9]~49_combout\,
	datab => \ALT_INV_SUM[9]~48_combout\,
	datac => \ALT_INV_MS_TO_KMH[1]~0_combout\,
	datad => \ALT_INV_SUM[9]~94_combout\,
	datae => \ALT_INV_SUM[9]~50_combout\,
	dataf => ALT_INV_VOLT(9),
	combout => \SUM[9]~51_combout\);

-- Location: FF_X80_Y33_N44
\SUM[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[9]~51_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[9]~reg0_q\);

-- Location: FF_X80_Y33_N11
\DISTANCE[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~18\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(10));

-- Location: LABCELL_X80_Y33_N9
\SUM[10]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[10]~53_combout\ = (\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ & DISTANCE(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_DISTANCE(10),
	combout => \SUM[10]~53_combout\);

-- Location: LABCELL_X81_Y30_N30
\Mux175~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux175~0_combout\ = (\SEL1[2]~input_o\ & \Mult1~18\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datac => \ALT_INV_Mult1~18\,
	combout => \Mux175~0_combout\);

-- Location: FF_X81_Y30_N32
\TEMPPOW[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux175~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(10));

-- Location: MLABCELL_X87_Y29_N30
\Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~41_sumout\ = SUM(( TEMPROOT2(10) ) + ( VCC ) + ( \Add4~38\ ))
-- \Add4~42\ = CARRY(( TEMPROOT2(10) ) + ( VCC ) + ( \Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(10),
	cin => \Add4~38\,
	sumout => \Add4~41_sumout\,
	cout => \Add4~42\);

-- Location: FF_X87_Y29_N32
\TEMPROOT2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~41_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(10));

-- Location: FF_X81_Y30_N38
\TEMPMUL[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~18\,
	sclr => \ALT_INV_SEL1[0]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(10));

-- Location: LABCELL_X81_Y30_N36
\SUM[10]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[10]~90_combout\ = ( !\SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & (((!\SEL1[2]~input_o\ & ((TEMPSUB(10)))) # (\SEL1[2]~input_o\ & (TEMPPOW(10)))))) ) ) # ( \SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & (((!\SEL1[2]~input_o\ & ((TEMPMUL(10)))) # 
-- (\SEL1[2]~input_o\ & (TEMPROOT2(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000000000101010100010001000100010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => ALT_INV_TEMPPOW(10),
	datac => ALT_INV_TEMPROOT2(10),
	datad => ALT_INV_TEMPMUL(10),
	datae => \ALT_INV_SEL1[0]~input_o\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	datag => ALT_INV_TEMPSUB(10),
	combout => \SUM[10]~90_combout\);

-- Location: LABCELL_X80_Y33_N57
\Mux485~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux485~0_combout\ = (\SEL2[3]~input_o\ & \Mult4~18\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[3]~input_o\,
	datad => \ALT_INV_Mult4~18\,
	combout => \Mux485~0_combout\);

-- Location: FF_X80_Y33_N59
\VOLT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux485~0_combout\,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(10));

-- Location: LABCELL_X81_Y33_N21
\Mux425~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux425~0_combout\ = ( \Mult3~18\ & ( \SEL2[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_Mult3~18\,
	combout => \Mux425~0_combout\);

-- Location: FF_X81_Y33_N22
\H_TO_S[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux425~0_combout\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(10));

-- Location: LABCELL_X80_Y33_N51
\SUM[10]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[10]~52_combout\ = ( H_TO_S(10) & ( (\SEL2[2]~input_o\ & \SEL2[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	dataf => ALT_INV_H_TO_S(10),
	combout => \SUM[10]~52_combout\);

-- Location: LABCELL_X80_Y33_N12
\SUM[10]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[10]~54_combout\ = ( \SUM[9]~50_combout\ & ( \SUM[10]~52_combout\ & ( (!\MS_TO_KMH[1]~0_combout\ & ((VOLT(10)))) # (\MS_TO_KMH[1]~0_combout\ & (\SUM[10]~53_combout\)) ) ) ) # ( !\SUM[9]~50_combout\ & ( \SUM[10]~52_combout\ & ( (\SUM[10]~90_combout\) # 
-- (\MS_TO_KMH[1]~0_combout\) ) ) ) # ( \SUM[9]~50_combout\ & ( !\SUM[10]~52_combout\ & ( (!\MS_TO_KMH[1]~0_combout\ & ((VOLT(10)))) # (\MS_TO_KMH[1]~0_combout\ & (\SUM[10]~53_combout\)) ) ) ) # ( !\SUM[9]~50_combout\ & ( !\SUM[10]~52_combout\ & ( 
-- (!\MS_TO_KMH[1]~0_combout\ & \SUM[10]~90_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MS_TO_KMH[1]~0_combout\,
	datab => \ALT_INV_SUM[10]~53_combout\,
	datac => \ALT_INV_SUM[10]~90_combout\,
	datad => ALT_INV_VOLT(10),
	datae => \ALT_INV_SUM[9]~50_combout\,
	dataf => \ALT_INV_SUM[10]~52_combout\,
	combout => \SUM[10]~54_combout\);

-- Location: FF_X80_Y33_N14
\SUM[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[10]~54_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[10]~reg0_q\);

-- Location: FF_X80_Y33_N50
\DISTANCE[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~19\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(11));

-- Location: LABCELL_X80_Y33_N48
\SUM[11]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[11]~56_combout\ = (\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ & DISTANCE(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_DISTANCE(11),
	combout => \SUM[11]~56_combout\);

-- Location: FF_X81_Y30_N53
\TEMPMUL[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~19\,
	sclr => \ALT_INV_SEL1[0]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(11));

-- Location: MLABCELL_X87_Y29_N33
\Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~45_sumout\ = SUM(( TEMPROOT2(11) ) + ( VCC ) + ( \Add4~42\ ))
-- \Add4~46\ = CARRY(( TEMPROOT2(11) ) + ( VCC ) + ( \Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(11),
	cin => \Add4~42\,
	sumout => \Add4~45_sumout\,
	cout => \Add4~46\);

-- Location: FF_X87_Y29_N35
\TEMPROOT2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~45_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(11));

-- Location: LABCELL_X81_Y30_N27
\Mux174~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux174~0_combout\ = ( \Mult1~19\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult1~19\,
	combout => \Mux174~0_combout\);

-- Location: FF_X81_Y30_N29
\TEMPPOW[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux174~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(11));

-- Location: LABCELL_X81_Y30_N51
\SUM[11]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[11]~86_combout\ = ( !\SEL1[0]~input_o\ & ( ((\SEL1[1]~input_o\ & ((!\SEL1[2]~input_o\ & (TEMPSUB(10))) # (\SEL1[2]~input_o\ & ((TEMPPOW(11))))))) ) ) # ( \SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & (((!\SEL1[2]~input_o\ & (TEMPMUL(11))) # 
-- (\SEL1[2]~input_o\ & ((TEMPROOT2(11))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100010001000100000000001100110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPMUL(11),
	datab => \ALT_INV_SEL1[1]~input_o\,
	datac => ALT_INV_TEMPROOT2(11),
	datad => ALT_INV_TEMPPOW(11),
	datae => \ALT_INV_SEL1[0]~input_o\,
	dataf => \ALT_INV_SEL1[2]~input_o\,
	datag => ALT_INV_TEMPSUB(10),
	combout => \SUM[11]~86_combout\);

-- Location: LABCELL_X85_Y33_N21
\Mux424~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux424~0_combout\ = ( \SEL2[0]~input_o\ & ( \Mult3~19\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_Mult3~19\,
	combout => \Mux424~0_combout\);

-- Location: FF_X85_Y33_N22
\H_TO_S[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux424~0_combout\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(11));

-- Location: LABCELL_X85_Y33_N6
\SUM[11]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[11]~55_combout\ = ( H_TO_S(11) & ( (\SEL2[0]~input_o\ & \SEL2[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => \ALT_INV_SEL2[2]~input_o\,
	dataf => ALT_INV_H_TO_S(11),
	combout => \SUM[11]~55_combout\);

-- Location: LABCELL_X80_Y33_N54
\Mux484~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux484~0_combout\ = (\SEL2[3]~input_o\ & \Mult4~19\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[3]~input_o\,
	datad => \ALT_INV_Mult4~19\,
	combout => \Mux484~0_combout\);

-- Location: FF_X80_Y33_N55
\VOLT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux484~0_combout\,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(11));

-- Location: LABCELL_X80_Y33_N30
\SUM[11]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[11]~57_combout\ = ( \SUM[11]~55_combout\ & ( VOLT(11) & ( (!\MS_TO_KMH[1]~0_combout\ & (((\SUM[11]~86_combout\)) # (\SUM[9]~50_combout\))) # (\MS_TO_KMH[1]~0_combout\ & ((!\SUM[9]~50_combout\) # ((\SUM[11]~56_combout\)))) ) ) ) # ( 
-- !\SUM[11]~55_combout\ & ( VOLT(11) & ( (!\MS_TO_KMH[1]~0_combout\ & (((\SUM[11]~86_combout\)) # (\SUM[9]~50_combout\))) # (\MS_TO_KMH[1]~0_combout\ & (\SUM[9]~50_combout\ & (\SUM[11]~56_combout\))) ) ) ) # ( \SUM[11]~55_combout\ & ( !VOLT(11) & ( 
-- (!\MS_TO_KMH[1]~0_combout\ & (!\SUM[9]~50_combout\ & ((\SUM[11]~86_combout\)))) # (\MS_TO_KMH[1]~0_combout\ & ((!\SUM[9]~50_combout\) # ((\SUM[11]~56_combout\)))) ) ) ) # ( !\SUM[11]~55_combout\ & ( !VOLT(11) & ( (!\MS_TO_KMH[1]~0_combout\ & 
-- (!\SUM[9]~50_combout\ & ((\SUM[11]~86_combout\)))) # (\MS_TO_KMH[1]~0_combout\ & (\SUM[9]~50_combout\ & (\SUM[11]~56_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MS_TO_KMH[1]~0_combout\,
	datab => \ALT_INV_SUM[9]~50_combout\,
	datac => \ALT_INV_SUM[11]~56_combout\,
	datad => \ALT_INV_SUM[11]~86_combout\,
	datae => \ALT_INV_SUM[11]~55_combout\,
	dataf => ALT_INV_VOLT(11),
	combout => \SUM[11]~57_combout\);

-- Location: FF_X80_Y33_N32
\SUM[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[11]~57_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[11]~reg0_q\);

-- Location: LABCELL_X85_Y33_N12
\Mux423~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux423~0_combout\ = ( \Mult3~20\ & ( \SEL2[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[0]~input_o\,
	dataf => \ALT_INV_Mult3~20\,
	combout => \Mux423~0_combout\);

-- Location: FF_X85_Y33_N14
\H_TO_S[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux423~0_combout\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(12));

-- Location: LABCELL_X85_Y33_N15
\SUM[12]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[12]~58_combout\ = ( \SEL2[2]~input_o\ & ( (\SEL2[0]~input_o\ & H_TO_S(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[0]~input_o\,
	datac => ALT_INV_H_TO_S(12),
	dataf => \ALT_INV_SEL2[2]~input_o\,
	combout => \SUM[12]~58_combout\);

-- Location: MLABCELL_X87_Y29_N36
\Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~49_sumout\ = SUM(( TEMPROOT2(12) ) + ( VCC ) + ( \Add4~46\ ))
-- \Add4~50\ = CARRY(( TEMPROOT2(12) ) + ( VCC ) + ( \Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(12),
	cin => \Add4~46\,
	sumout => \Add4~49_sumout\,
	cout => \Add4~50\);

-- Location: FF_X87_Y29_N38
\TEMPROOT2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~49_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(12));

-- Location: FF_X81_Y30_N44
\TEMPMUL[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~20\,
	sclr => \ALT_INV_SEL1[0]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(12));

-- Location: LABCELL_X81_Y30_N15
\Mux173~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux173~0_combout\ = ( \Mult1~20\ & ( \SEL1[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_Mult1~20\,
	combout => \Mux173~0_combout\);

-- Location: FF_X81_Y30_N17
\TEMPPOW[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux173~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(12));

-- Location: LABCELL_X81_Y30_N42
\SUM[12]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[12]~82_combout\ = ( !\SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[2]~input_o\ & (TEMPSUB(10))) # (\SEL1[2]~input_o\ & (((TEMPPOW(12))))))) ) ) # ( \SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[2]~input_o\ & (((TEMPMUL(12))))) # 
-- (\SEL1[2]~input_o\ & (TEMPROOT2(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000000010010001100010011000100110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_SEL1[1]~input_o\,
	datac => ALT_INV_TEMPROOT2(12),
	datad => ALT_INV_TEMPMUL(12),
	datae => \ALT_INV_SEL1[0]~input_o\,
	dataf => ALT_INV_TEMPPOW(12),
	datag => ALT_INV_TEMPSUB(10),
	combout => \SUM[12]~82_combout\);

-- Location: FF_X80_Y33_N8
\DISTANCE[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~20\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(12));

-- Location: LABCELL_X80_Y33_N6
\SUM[12]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[12]~59_combout\ = (\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ & DISTANCE(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_DISTANCE(12),
	combout => \SUM[12]~59_combout\);

-- Location: LABCELL_X81_Y33_N0
\Mux483~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux483~0_combout\ = ( \Mult4~20\ & ( \SEL2[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_Mult4~20\,
	combout => \Mux483~0_combout\);

-- Location: FF_X81_Y33_N1
\VOLT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux483~0_combout\,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(12));

-- Location: LABCELL_X80_Y33_N36
\SUM[12]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[12]~60_combout\ = ( \SUM[9]~50_combout\ & ( VOLT(12) & ( (!\MS_TO_KMH[1]~0_combout\) # (\SUM[12]~59_combout\) ) ) ) # ( !\SUM[9]~50_combout\ & ( VOLT(12) & ( (!\MS_TO_KMH[1]~0_combout\ & ((\SUM[12]~82_combout\))) # (\MS_TO_KMH[1]~0_combout\ & 
-- (\SUM[12]~58_combout\)) ) ) ) # ( \SUM[9]~50_combout\ & ( !VOLT(12) & ( (\MS_TO_KMH[1]~0_combout\ & \SUM[12]~59_combout\) ) ) ) # ( !\SUM[9]~50_combout\ & ( !VOLT(12) & ( (!\MS_TO_KMH[1]~0_combout\ & ((\SUM[12]~82_combout\))) # (\MS_TO_KMH[1]~0_combout\ & 
-- (\SUM[12]~58_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[12]~58_combout\,
	datab => \ALT_INV_SUM[12]~82_combout\,
	datac => \ALT_INV_MS_TO_KMH[1]~0_combout\,
	datad => \ALT_INV_SUM[12]~59_combout\,
	datae => \ALT_INV_SUM[9]~50_combout\,
	dataf => ALT_INV_VOLT(12),
	combout => \SUM[12]~60_combout\);

-- Location: FF_X80_Y33_N37
\SUM[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[12]~60_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[12]~reg0_q\);

-- Location: FF_X80_Y33_N2
\DISTANCE[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~21\,
	sclr => \ALT_INV_SEL2[1]~input_o\,
	sload => VCC,
	ena => \DISTANCE[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISTANCE(13));

-- Location: LABCELL_X80_Y33_N0
\SUM[13]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[13]~62_combout\ = (\SEL2[2]~input_o\ & (!\SEL2[0]~input_o\ & DISTANCE(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[2]~input_o\,
	datab => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_DISTANCE(13),
	combout => \SUM[13]~62_combout\);

-- Location: MLABCELL_X87_Y29_N39
\Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~53_sumout\ = SUM(( TEMPROOT2(13) ) + ( VCC ) + ( \Add4~50\ ))
-- \Add4~54\ = CARRY(( TEMPROOT2(13) ) + ( VCC ) + ( \Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(13),
	cin => \Add4~50\,
	sumout => \Add4~53_sumout\,
	cout => \Add4~54\);

-- Location: FF_X87_Y29_N41
\TEMPROOT2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~53_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(13));

-- Location: LABCELL_X81_Y30_N12
\Mux172~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux172~0_combout\ = (\SEL1[2]~input_o\ & \Mult1~21\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datac => \ALT_INV_Mult1~21\,
	combout => \Mux172~0_combout\);

-- Location: FF_X81_Y30_N14
\TEMPPOW[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux172~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(13));

-- Location: FF_X81_Y30_N20
\TEMPMUL[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~21\,
	sclr => \ALT_INV_SEL1[0]~input_o\,
	sload => VCC,
	ena => \TEMPMUL[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(13));

-- Location: LABCELL_X81_Y30_N18
\SUM[13]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[13]~78_combout\ = ( !\SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[2]~input_o\ & (TEMPSUB(10))) # (\SEL1[2]~input_o\ & (((TEMPPOW(13))))))) ) ) # ( \SEL1[0]~input_o\ & ( (\SEL1[1]~input_o\ & ((!\SEL1[2]~input_o\ & (((TEMPMUL(13))))) # 
-- (\SEL1[2]~input_o\ & (TEMPROOT2(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000010011000000010000000100000010000100110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[2]~input_o\,
	datab => \ALT_INV_SEL1[1]~input_o\,
	datac => ALT_INV_TEMPROOT2(13),
	datad => ALT_INV_TEMPPOW(13),
	datae => \ALT_INV_SEL1[0]~input_o\,
	dataf => ALT_INV_TEMPMUL(13),
	datag => ALT_INV_TEMPSUB(10),
	combout => \SUM[13]~78_combout\);

-- Location: MLABCELL_X82_Y33_N54
\Mux422~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux422~0_combout\ = ( \SEL2[0]~input_o\ & ( \Mult3~21\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult3~21\,
	datae => \ALT_INV_SEL2[0]~input_o\,
	combout => \Mux422~0_combout\);

-- Location: FF_X82_Y33_N56
\H_TO_S[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux422~0_combout\,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(13));

-- Location: LABCELL_X81_Y33_N24
\SUM[13]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[13]~61_combout\ = (\SEL2[0]~input_o\ & (\SEL2[2]~input_o\ & H_TO_S(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => \ALT_INV_SEL2[2]~input_o\,
	datad => ALT_INV_H_TO_S(13),
	combout => \SUM[13]~61_combout\);

-- Location: LABCELL_X80_Y33_N24
\Mux482~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux482~0_combout\ = (\SEL2[3]~input_o\ & \Mult4~21\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SEL2[3]~input_o\,
	datac => \ALT_INV_Mult4~21\,
	combout => \Mux482~0_combout\);

-- Location: FF_X80_Y33_N25
\VOLT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux482~0_combout\,
	ena => \VOLT[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VOLT(13));

-- Location: LABCELL_X80_Y33_N18
\SUM[13]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[13]~63_combout\ = ( \SUM[9]~50_combout\ & ( VOLT(13) & ( (!\MS_TO_KMH[1]~0_combout\) # (\SUM[13]~62_combout\) ) ) ) # ( !\SUM[9]~50_combout\ & ( VOLT(13) & ( (!\MS_TO_KMH[1]~0_combout\ & (\SUM[13]~78_combout\)) # (\MS_TO_KMH[1]~0_combout\ & 
-- ((\SUM[13]~61_combout\))) ) ) ) # ( \SUM[9]~50_combout\ & ( !VOLT(13) & ( (\SUM[13]~62_combout\ & \MS_TO_KMH[1]~0_combout\) ) ) ) # ( !\SUM[9]~50_combout\ & ( !VOLT(13) & ( (!\MS_TO_KMH[1]~0_combout\ & (\SUM[13]~78_combout\)) # (\MS_TO_KMH[1]~0_combout\ & 
-- ((\SUM[13]~61_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[13]~62_combout\,
	datab => \ALT_INV_SUM[13]~78_combout\,
	datac => \ALT_INV_MS_TO_KMH[1]~0_combout\,
	datad => \ALT_INV_SUM[13]~61_combout\,
	datae => \ALT_INV_SUM[9]~50_combout\,
	dataf => ALT_INV_VOLT(13),
	combout => \SUM[13]~63_combout\);

-- Location: FF_X80_Y33_N19
\SUM[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[13]~63_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[13]~reg0_q\);

-- Location: MLABCELL_X84_Y33_N48
\SUM[14]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[14]~64_combout\ = ( !\MODE~input_o\ & ( (\SEL1[1]~input_o\ & (\SEL1[0]~input_o\ & \SEL1[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_MODE~input_o\,
	combout => \SUM[14]~64_combout\);

-- Location: MLABCELL_X84_Y33_N54
\C_TO_R[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \C_TO_R[1]~0_combout\ = ( !\SEL2[2]~input_o\ & ( (\MODE~input_o\ & !\SEL2[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	dataf => \ALT_INV_SEL2[2]~input_o\,
	combout => \C_TO_R[1]~0_combout\);

-- Location: MLABCELL_X87_Y29_N42
\Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~57_sumout\ = SUM(( TEMPROOT2(14) ) + ( VCC ) + ( \Add4~54\ ))
-- \Add4~58\ = CARRY(( TEMPROOT2(14) ) + ( VCC ) + ( \Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(14),
	cin => \Add4~54\,
	sumout => \Add4~57_sumout\,
	cout => \Add4~58\);

-- Location: FF_X87_Y29_N44
\TEMPROOT2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~57_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(14));

-- Location: FF_X82_Y33_N17
\H_TO_S[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~22\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(14));

-- Location: MLABCELL_X82_Y33_N15
\SUM[14]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[14]~65_combout\ = ( \SEL2[0]~input_o\ & ( (!\SEL2[3]~input_o\ & (!\SEL2[1]~input_o\ & (\MODE~input_o\ & H_TO_S(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[3]~input_o\,
	datab => \ALT_INV_SEL2[1]~input_o\,
	datac => \ALT_INV_MODE~input_o\,
	datad => ALT_INV_H_TO_S(14),
	dataf => \ALT_INV_SEL2[0]~input_o\,
	combout => \SUM[14]~65_combout\);

-- Location: MLABCELL_X84_Y33_N51
\SUM[14]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[14]~66_combout\ = ( !\MODE~input_o\ & ( (\SEL1[1]~input_o\ & (!\SEL1[0]~input_o\ & (TEMPSUB(10) & !\SEL1[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL1[1]~input_o\,
	datab => \ALT_INV_SEL1[0]~input_o\,
	datac => ALT_INV_TEMPSUB(10),
	datad => \ALT_INV_SEL1[2]~input_o\,
	dataf => \ALT_INV_MODE~input_o\,
	combout => \SUM[14]~66_combout\);

-- Location: MLABCELL_X84_Y33_N36
\SUM[14]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[14]~67_combout\ = ( \SUM[14]~66_combout\ & ( !\C_TO_R[1]~0_combout\ ) ) # ( !\SUM[14]~66_combout\ & ( (!\C_TO_R[1]~0_combout\ & (((\SUM[14]~64_combout\ & TEMPROOT2(14))) # (\SUM[14]~65_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[14]~64_combout\,
	datab => \ALT_INV_C_TO_R[1]~0_combout\,
	datac => ALT_INV_TEMPROOT2(14),
	datad => \ALT_INV_SUM[14]~65_combout\,
	dataf => \ALT_INV_SUM[14]~66_combout\,
	combout => \SUM[14]~67_combout\);

-- Location: FF_X84_Y33_N37
\SUM[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[14]~67_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[14]~reg0_q\);

-- Location: MLABCELL_X87_Y29_N45
\Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~61_sumout\ = SUM(( TEMPROOT2(15) ) + ( VCC ) + ( \Add4~58\ ))
-- \Add4~62\ = CARRY(( TEMPROOT2(15) ) + ( VCC ) + ( \Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(15),
	cin => \Add4~58\,
	sumout => \Add4~61_sumout\,
	cout => \Add4~62\);

-- Location: FF_X87_Y29_N47
\TEMPROOT2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~61_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(15));

-- Location: FF_X82_Y33_N35
\H_TO_S[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~23\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(15));

-- Location: MLABCELL_X82_Y33_N33
\SUM[15]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[15]~68_combout\ = ( !\SEL2[1]~input_o\ & ( (!\SEL2[3]~input_o\ & (\MODE~input_o\ & (\SEL2[0]~input_o\ & H_TO_S(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[3]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_H_TO_S(15),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[15]~68_combout\);

-- Location: MLABCELL_X84_Y33_N39
\SUM[15]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[15]~69_combout\ = ( \SUM[15]~68_combout\ & ( !\C_TO_R[1]~0_combout\ ) ) # ( !\SUM[15]~68_combout\ & ( (!\C_TO_R[1]~0_combout\ & (((\SUM[14]~64_combout\ & TEMPROOT2(15))) # (\SUM[14]~66_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[14]~64_combout\,
	datab => \ALT_INV_C_TO_R[1]~0_combout\,
	datac => ALT_INV_TEMPROOT2(15),
	datad => \ALT_INV_SUM[14]~66_combout\,
	dataf => \ALT_INV_SUM[15]~68_combout\,
	combout => \SUM[15]~69_combout\);

-- Location: FF_X84_Y33_N40
\SUM[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[15]~69_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[15]~reg0_q\);

-- Location: FF_X82_Y33_N26
\H_TO_S[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~24\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(16));

-- Location: MLABCELL_X82_Y33_N24
\SUM[16]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[16]~70_combout\ = ( !\SEL2[1]~input_o\ & ( (\SEL2[0]~input_o\ & (\MODE~input_o\ & (!\SEL2[3]~input_o\ & H_TO_S(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	datad => ALT_INV_H_TO_S(16),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[16]~70_combout\);

-- Location: MLABCELL_X87_Y29_N48
\Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~65_sumout\ = SUM(( TEMPROOT2(16) ) + ( VCC ) + ( \Add4~62\ ))
-- \Add4~66\ = CARRY(( TEMPROOT2(16) ) + ( VCC ) + ( \Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(16),
	cin => \Add4~62\,
	sumout => \Add4~65_sumout\,
	cout => \Add4~66\);

-- Location: FF_X87_Y29_N50
\TEMPROOT2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~65_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(16));

-- Location: MLABCELL_X84_Y33_N18
\SUM[16]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[16]~71_combout\ = ( TEMPROOT2(16) & ( (!\C_TO_R[1]~0_combout\ & (((\SUM[16]~70_combout\) # (\SUM[14]~66_combout\)) # (\SUM[14]~64_combout\))) ) ) # ( !TEMPROOT2(16) & ( (!\C_TO_R[1]~0_combout\ & ((\SUM[16]~70_combout\) # (\SUM[14]~66_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110001001100110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[14]~64_combout\,
	datab => \ALT_INV_C_TO_R[1]~0_combout\,
	datac => \ALT_INV_SUM[14]~66_combout\,
	datad => \ALT_INV_SUM[16]~70_combout\,
	dataf => ALT_INV_TEMPROOT2(16),
	combout => \SUM[16]~71_combout\);

-- Location: FF_X84_Y33_N19
\SUM[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[16]~71_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[16]~reg0_q\);

-- Location: MLABCELL_X87_Y29_N51
\Add4~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~69_sumout\ = SUM(( TEMPROOT2(17) ) + ( VCC ) + ( \Add4~66\ ))
-- \Add4~70\ = CARRY(( TEMPROOT2(17) ) + ( VCC ) + ( \Add4~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(17),
	cin => \Add4~66\,
	sumout => \Add4~69_sumout\,
	cout => \Add4~70\);

-- Location: FF_X87_Y29_N53
\TEMPROOT2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~69_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(17));

-- Location: FF_X82_Y33_N32
\H_TO_S[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~25\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(17));

-- Location: MLABCELL_X82_Y33_N30
\SUM[17]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[17]~72_combout\ = ( !\SEL2[1]~input_o\ & ( (!\SEL2[3]~input_o\ & (\MODE~input_o\ & (\SEL2[0]~input_o\ & H_TO_S(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[3]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[0]~input_o\,
	datad => ALT_INV_H_TO_S(17),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[17]~72_combout\);

-- Location: MLABCELL_X84_Y33_N21
\SUM[17]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[17]~73_combout\ = ( \SUM[17]~72_combout\ & ( !\C_TO_R[1]~0_combout\ ) ) # ( !\SUM[17]~72_combout\ & ( (!\C_TO_R[1]~0_combout\ & (((\SUM[14]~64_combout\ & TEMPROOT2(17))) # (\SUM[14]~66_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[14]~64_combout\,
	datab => \ALT_INV_C_TO_R[1]~0_combout\,
	datac => ALT_INV_TEMPROOT2(17),
	datad => \ALT_INV_SUM[14]~66_combout\,
	dataf => \ALT_INV_SUM[17]~72_combout\,
	combout => \SUM[17]~73_combout\);

-- Location: FF_X84_Y33_N22
\SUM[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[17]~73_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[17]~reg0_q\);

-- Location: FF_X82_Y33_N29
\H_TO_S[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~26\,
	sclr => \ALT_INV_SEL2[2]~input_o\,
	sload => VCC,
	ena => \H_TO_S[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => H_TO_S(18));

-- Location: MLABCELL_X82_Y33_N27
\SUM[18]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[18]~74_combout\ = ( !\SEL2[1]~input_o\ & ( (\SEL2[0]~input_o\ & (\MODE~input_o\ & (!\SEL2[3]~input_o\ & H_TO_S(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SEL2[0]~input_o\,
	datab => \ALT_INV_MODE~input_o\,
	datac => \ALT_INV_SEL2[3]~input_o\,
	datad => ALT_INV_H_TO_S(18),
	dataf => \ALT_INV_SEL2[1]~input_o\,
	combout => \SUM[18]~74_combout\);

-- Location: MLABCELL_X87_Y29_N54
\Add4~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~73_sumout\ = SUM(( TEMPROOT2(18) ) + ( VCC ) + ( \Add4~70\ ))
-- \Add4~74\ = CARRY(( TEMPROOT2(18) ) + ( VCC ) + ( \Add4~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(18),
	cin => \Add4~70\,
	sumout => \Add4~73_sumout\,
	cout => \Add4~74\);

-- Location: FF_X87_Y29_N56
\TEMPROOT2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~73_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(18));

-- Location: MLABCELL_X84_Y33_N24
\SUM[18]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[18]~75_combout\ = ( \SUM[14]~64_combout\ & ( (!\C_TO_R[1]~0_combout\ & (((TEMPROOT2(18)) # (\SUM[18]~74_combout\)) # (\SUM[14]~66_combout\))) ) ) # ( !\SUM[14]~64_combout\ & ( (!\C_TO_R[1]~0_combout\ & ((\SUM[18]~74_combout\) # 
-- (\SUM[14]~66_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100010011000100110001001100110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[14]~66_combout\,
	datab => \ALT_INV_C_TO_R[1]~0_combout\,
	datac => \ALT_INV_SUM[18]~74_combout\,
	datad => ALT_INV_TEMPROOT2(18),
	dataf => \ALT_INV_SUM[14]~64_combout\,
	combout => \SUM[18]~75_combout\);

-- Location: FF_X84_Y33_N25
\SUM[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[18]~75_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[18]~reg0_q\);

-- Location: MLABCELL_X87_Y29_N57
\Add4~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~77_sumout\ = SUM(( TEMPROOT2(19) ) + ( VCC ) + ( \Add4~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(19),
	cin => \Add4~74\,
	sumout => \Add4~77_sumout\);

-- Location: FF_X87_Y29_N59
\TEMPROOT2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~77_sumout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \TEMPROOT2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(19));

-- Location: MLABCELL_X84_Y33_N27
\SUM[19]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[19]~76_combout\ = ( \SUM[14]~64_combout\ & ( (!\C_TO_R[1]~0_combout\ & ((TEMPROOT2(19)) # (\SUM[14]~66_combout\))) ) ) # ( !\SUM[14]~64_combout\ & ( (\SUM[14]~66_combout\ & !\C_TO_R[1]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[14]~66_combout\,
	datab => \ALT_INV_C_TO_R[1]~0_combout\,
	datac => ALT_INV_TEMPROOT2(19),
	dataf => \ALT_INV_SUM[14]~64_combout\,
	combout => \SUM[19]~76_combout\);

-- Location: FF_X84_Y33_N28
\SUM[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM[19]~76_combout\,
	ena => \SUM[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[19]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N15
\TEMPROOT2[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT2[0]~_wirecell_combout\ = !TEMPROOT2(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(0),
	combout => \TEMPROOT2[0]~_wirecell_combout\);

-- Location: LABCELL_X85_Y28_N21
\PECAHAN_BULAT[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PECAHAN_BULAT[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \PECAHAN_BULAT[31]~feeder_combout\);

-- Location: FF_X85_Y28_N23
\PECAHAN_BULAT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \PECAHAN_BULAT[31]~feeder_combout\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_BULAT(31));

-- Location: DSP_X86_Y30_N0
\Mult0~326\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult0~326_AX_bus\,
	ay => \Mult0~326_AY_bus\,
	resulta => \Mult0~326_RESULTA_bus\);

-- Location: DSP_X86_Y28_N0
\Mult0~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 5,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult0~mult_hlmac_AX_bus\,
	ay => \Mult0~mult_hlmac_AY_bus\,
	bx => \Mult0~mult_hlmac_BX_bus\,
	by => \Mult0~mult_hlmac_BY_bus\,
	resulta => \Mult0~mult_hlmac_RESULTA_bus\);

-- Location: LABCELL_X85_Y30_N0
\Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~125_sumout\ = SUM(( VCC ) + ( VCC ) + ( !VCC ))
-- \Add2~126\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Add2~125_sumout\,
	cout => \Add2~126\);

-- Location: LABCELL_X85_Y30_N3
\Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~121_sumout\ = SUM(( !\Mult0~326_resulta\ ) + ( GND ) + ( \Add2~126\ ))
-- \Add2~122\ = CARRY(( !\Mult0~326_resulta\ ) + ( GND ) + ( \Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~326_resulta\,
	cin => \Add2~126\,
	sumout => \Add2~121_sumout\,
	cout => \Add2~122\);

-- Location: LABCELL_X85_Y30_N6
\Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~117_sumout\ = SUM(( !\Mult0~327\ ) + ( GND ) + ( \Add2~122\ ))
-- \Add2~118\ = CARRY(( !\Mult0~327\ ) + ( GND ) + ( \Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~327\,
	cin => \Add2~122\,
	sumout => \Add2~117_sumout\,
	cout => \Add2~118\);

-- Location: LABCELL_X85_Y30_N9
\Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~113_sumout\ = SUM(( !\Mult0~328\ ) + ( GND ) + ( \Add2~118\ ))
-- \Add2~114\ = CARRY(( !\Mult0~328\ ) + ( GND ) + ( \Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~328\,
	cin => \Add2~118\,
	sumout => \Add2~113_sumout\,
	cout => \Add2~114\);

-- Location: LABCELL_X85_Y30_N12
\Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~109_sumout\ = SUM(( !\Mult0~329\ ) + ( GND ) + ( \Add2~114\ ))
-- \Add2~110\ = CARRY(( !\Mult0~329\ ) + ( GND ) + ( \Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~329\,
	cin => \Add2~114\,
	sumout => \Add2~109_sumout\,
	cout => \Add2~110\);

-- Location: LABCELL_X85_Y30_N15
\Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~105_sumout\ = SUM(( !\Mult0~330\ ) + ( GND ) + ( \Add2~110\ ))
-- \Add2~106\ = CARRY(( !\Mult0~330\ ) + ( GND ) + ( \Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~330\,
	cin => \Add2~110\,
	sumout => \Add2~105_sumout\,
	cout => \Add2~106\);

-- Location: LABCELL_X85_Y30_N18
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( !\Mult0~331\ ) + ( GND ) + ( \Add2~106\ ))
-- \Add2~30\ = CARRY(( !\Mult0~331\ ) + ( GND ) + ( \Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~331\,
	cin => \Add2~106\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\);

-- Location: LABCELL_X85_Y30_N21
\Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~37_sumout\ = SUM(( !\Mult0~332\ ) + ( GND ) + ( \Add2~30\ ))
-- \Add2~38\ = CARRY(( !\Mult0~332\ ) + ( GND ) + ( \Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~332\,
	cin => \Add2~30\,
	sumout => \Add2~37_sumout\,
	cout => \Add2~38\);

-- Location: LABCELL_X85_Y30_N24
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( !\Mult0~333\ ) + ( GND ) + ( \Add2~38\ ))
-- \Add2~26\ = CARRY(( !\Mult0~333\ ) + ( GND ) + ( \Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~333\,
	cin => \Add2~38\,
	sumout => \Add2~25_sumout\,
	cout => \Add2~26\);

-- Location: LABCELL_X85_Y30_N27
\Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~33_sumout\ = SUM(( !\Mult0~334\ ) + ( GND ) + ( \Add2~26\ ))
-- \Add2~34\ = CARRY(( !\Mult0~334\ ) + ( GND ) + ( \Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~334\,
	cin => \Add2~26\,
	sumout => \Add2~33_sumout\,
	cout => \Add2~34\);

-- Location: LABCELL_X85_Y30_N30
\Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~41_sumout\ = SUM(( !\Mult0~335\ ) + ( GND ) + ( \Add2~34\ ))
-- \Add2~42\ = CARRY(( !\Mult0~335\ ) + ( GND ) + ( \Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~335\,
	cin => \Add2~34\,
	sumout => \Add2~41_sumout\,
	cout => \Add2~42\);

-- Location: LABCELL_X85_Y30_N33
\Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~45_sumout\ = SUM(( !\Mult0~336\ ) + ( GND ) + ( \Add2~42\ ))
-- \Add2~46\ = CARRY(( !\Mult0~336\ ) + ( GND ) + ( \Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~336\,
	cin => \Add2~42\,
	sumout => \Add2~45_sumout\,
	cout => \Add2~46\);

-- Location: LABCELL_X85_Y30_N36
\Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~49_sumout\ = SUM(( !\Mult0~337\ ) + ( GND ) + ( \Add2~46\ ))
-- \Add2~50\ = CARRY(( !\Mult0~337\ ) + ( GND ) + ( \Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~337\,
	cin => \Add2~46\,
	sumout => \Add2~49_sumout\,
	cout => \Add2~50\);

-- Location: LABCELL_X85_Y30_N39
\Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~53_sumout\ = SUM(( !\Mult0~338\ ) + ( GND ) + ( \Add2~50\ ))
-- \Add2~54\ = CARRY(( !\Mult0~338\ ) + ( GND ) + ( \Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~338\,
	cin => \Add2~50\,
	sumout => \Add2~53_sumout\,
	cout => \Add2~54\);

-- Location: LABCELL_X85_Y30_N42
\Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~57_sumout\ = SUM(( !\Mult0~339\ ) + ( GND ) + ( \Add2~54\ ))
-- \Add2~58\ = CARRY(( !\Mult0~339\ ) + ( GND ) + ( \Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~339\,
	cin => \Add2~54\,
	sumout => \Add2~57_sumout\,
	cout => \Add2~58\);

-- Location: LABCELL_X85_Y30_N45
\Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~61_sumout\ = SUM(( !\Mult0~340\ ) + ( GND ) + ( \Add2~58\ ))
-- \Add2~62\ = CARRY(( !\Mult0~340\ ) + ( GND ) + ( \Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~340\,
	cin => \Add2~58\,
	sumout => \Add2~61_sumout\,
	cout => \Add2~62\);

-- Location: LABCELL_X85_Y30_N48
\Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~65_sumout\ = SUM(( !\Mult0~341\ ) + ( GND ) + ( \Add2~62\ ))
-- \Add2~66\ = CARRY(( !\Mult0~341\ ) + ( GND ) + ( \Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~341\,
	cin => \Add2~62\,
	sumout => \Add2~65_sumout\,
	cout => \Add2~66\);

-- Location: LABCELL_X85_Y30_N51
\Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~69_sumout\ = SUM(( !\Mult0~342\ ) + ( GND ) + ( \Add2~66\ ))
-- \Add2~70\ = CARRY(( !\Mult0~342\ ) + ( GND ) + ( \Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~342\,
	cin => \Add2~66\,
	sumout => \Add2~69_sumout\,
	cout => \Add2~70\);

-- Location: LABCELL_X85_Y30_N54
\Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~73_sumout\ = SUM(( !\Mult0~343\ ) + ( GND ) + ( \Add2~70\ ))
-- \Add2~74\ = CARRY(( !\Mult0~343\ ) + ( GND ) + ( \Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~343\,
	cin => \Add2~70\,
	sumout => \Add2~73_sumout\,
	cout => \Add2~74\);

-- Location: LABCELL_X85_Y30_N57
\Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~77_sumout\ = SUM(( !\Mult0~mult_hlmac_resulta\ ) + ( GND ) + ( \Add2~74\ ))
-- \Add2~78\ = CARRY(( !\Mult0~mult_hlmac_resulta\ ) + ( GND ) + ( \Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~mult_hlmac_resulta\,
	cin => \Add2~74\,
	sumout => \Add2~77_sumout\,
	cout => \Add2~78\);

-- Location: LABCELL_X85_Y29_N0
\Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~81_sumout\ = SUM(( !\Mult0~659\ ) + ( GND ) + ( \Add2~78\ ))
-- \Add2~82\ = CARRY(( !\Mult0~659\ ) + ( GND ) + ( \Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~659\,
	cin => \Add2~78\,
	sumout => \Add2~81_sumout\,
	cout => \Add2~82\);

-- Location: LABCELL_X85_Y29_N3
\Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~85_sumout\ = SUM(( !\Mult0~660\ ) + ( GND ) + ( \Add2~82\ ))
-- \Add2~86\ = CARRY(( !\Mult0~660\ ) + ( GND ) + ( \Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~660\,
	cin => \Add2~82\,
	sumout => \Add2~85_sumout\,
	cout => \Add2~86\);

-- Location: LABCELL_X85_Y29_N6
\Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~89_sumout\ = SUM(( !\Mult0~661\ ) + ( GND ) + ( \Add2~86\ ))
-- \Add2~90\ = CARRY(( !\Mult0~661\ ) + ( GND ) + ( \Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~661\,
	cin => \Add2~86\,
	sumout => \Add2~89_sumout\,
	cout => \Add2~90\);

-- Location: LABCELL_X85_Y29_N9
\Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~93_sumout\ = SUM(( GND ) + ( !\Mult0~662\ ) + ( \Add2~90\ ))
-- \Add2~94\ = CARRY(( GND ) + ( !\Mult0~662\ ) + ( \Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~662\,
	cin => \Add2~90\,
	sumout => \Add2~93_sumout\,
	cout => \Add2~94\);

-- Location: LABCELL_X85_Y29_N12
\Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~97_sumout\ = SUM(( !\Mult0~663\ ) + ( GND ) + ( \Add2~94\ ))
-- \Add2~98\ = CARRY(( !\Mult0~663\ ) + ( GND ) + ( \Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~663\,
	cin => \Add2~94\,
	sumout => \Add2~97_sumout\,
	cout => \Add2~98\);

-- Location: LABCELL_X85_Y29_N15
\Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~101_sumout\ = SUM(( GND ) + ( !\Mult0~664\ ) + ( \Add2~98\ ))
-- \Add2~102\ = CARRY(( GND ) + ( !\Mult0~664\ ) + ( \Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~664\,
	cin => \Add2~98\,
	sumout => \Add2~101_sumout\,
	cout => \Add2~102\);

-- Location: LABCELL_X85_Y29_N18
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( !\Mult0~665\ ) + ( GND ) + ( \Add2~102\ ))
-- \Add2~22\ = CARRY(( !\Mult0~665\ ) + ( GND ) + ( \Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~665\,
	cin => \Add2~102\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\);

-- Location: LABCELL_X85_Y29_N21
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( GND ) + ( !\Mult0~666\ ) + ( \Add2~22\ ))
-- \Add2~18\ = CARRY(( GND ) + ( !\Mult0~666\ ) + ( \Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~666\,
	cin => \Add2~22\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\);

-- Location: LABCELL_X85_Y29_N24
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( GND ) + ( !\Mult0~667\ ) + ( \Add2~18\ ))
-- \Add2~14\ = CARRY(( GND ) + ( !\Mult0~667\ ) + ( \Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~667\,
	cin => \Add2~18\,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\);

-- Location: LABCELL_X85_Y29_N27
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( GND ) + ( !\Mult0~668\ ) + ( \Add2~14\ ))
-- \Add2~6\ = CARRY(( GND ) + ( !\Mult0~668\ ) + ( \Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~668\,
	cin => \Add2~14\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\);

-- Location: LABCELL_X85_Y29_N30
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( !\Mult0~669\ ) + ( GND ) + ( \Add2~6\ ))
-- \Add2~10\ = CARRY(( !\Mult0~669\ ) + ( GND ) + ( \Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~669\,
	cin => \Add2~6\,
	sumout => \Add2~9_sumout\,
	cout => \Add2~10\);

-- Location: LABCELL_X85_Y29_N33
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( GND ) + ( !\Mult0~670\ ) + ( \Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~670\,
	cin => \Add2~10\,
	sumout => \Add2~1_sumout\);

-- Location: MLABCELL_X84_Y30_N30
\Add3~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~113_sumout\ = SUM(( \Add2~113_sumout\ ) + ( \Add2~121_sumout\ ) + ( !VCC ))
-- \Add3~114\ = CARRY(( \Add2~113_sumout\ ) + ( \Add2~121_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~121_sumout\,
	datad => \ALT_INV_Add2~113_sumout\,
	cin => GND,
	sumout => \Add3~113_sumout\,
	cout => \Add3~114\);

-- Location: MLABCELL_X84_Y30_N33
\Add3~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~109_sumout\ = SUM(( \Add2~117_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~114\ ))
-- \Add3~110\ = CARRY(( \Add2~117_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~109_sumout\,
	datad => \ALT_INV_Add2~117_sumout\,
	cin => \Add3~114\,
	sumout => \Add3~109_sumout\,
	cout => \Add3~110\);

-- Location: MLABCELL_X84_Y30_N36
\Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~105_sumout\ = SUM(( \Add2~113_sumout\ ) + ( \Add2~105_sumout\ ) + ( \Add3~110\ ))
-- \Add3~106\ = CARRY(( \Add2~113_sumout\ ) + ( \Add2~105_sumout\ ) + ( \Add3~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~105_sumout\,
	datad => \ALT_INV_Add2~113_sumout\,
	cin => \Add3~110\,
	sumout => \Add3~105_sumout\,
	cout => \Add3~106\);

-- Location: MLABCELL_X84_Y30_N39
\Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~101_sumout\ = SUM(( \Add2~29_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~106\ ))
-- \Add3~102\ = CARRY(( \Add2~29_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~109_sumout\,
	datac => \ALT_INV_Add2~29_sumout\,
	cin => \Add3~106\,
	sumout => \Add3~101_sumout\,
	cout => \Add3~102\);

-- Location: MLABCELL_X84_Y30_N42
\Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~97_sumout\ = SUM(( \Add2~37_sumout\ ) + ( \Add2~105_sumout\ ) + ( \Add3~102\ ))
-- \Add3~98\ = CARRY(( \Add2~37_sumout\ ) + ( \Add2~105_sumout\ ) + ( \Add3~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~105_sumout\,
	datad => \ALT_INV_Add2~37_sumout\,
	cin => \Add3~102\,
	sumout => \Add3~97_sumout\,
	cout => \Add3~98\);

-- Location: MLABCELL_X84_Y30_N45
\Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~17_sumout\ = SUM(( \Add2~25_sumout\ ) + ( \Add2~29_sumout\ ) + ( \Add3~98\ ))
-- \Add3~18\ = CARRY(( \Add2~25_sumout\ ) + ( \Add2~29_sumout\ ) + ( \Add3~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~29_sumout\,
	datad => \ALT_INV_Add2~25_sumout\,
	cin => \Add3~98\,
	sumout => \Add3~17_sumout\,
	cout => \Add3~18\);

-- Location: MLABCELL_X84_Y30_N48
\Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~21_sumout\ = SUM(( \Add2~33_sumout\ ) + ( \Add2~37_sumout\ ) + ( \Add3~18\ ))
-- \Add3~22\ = CARRY(( \Add2~33_sumout\ ) + ( \Add2~37_sumout\ ) + ( \Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~37_sumout\,
	datad => \ALT_INV_Add2~33_sumout\,
	cin => \Add3~18\,
	sumout => \Add3~21_sumout\,
	cout => \Add3~22\);

-- Location: MLABCELL_X84_Y30_N51
\Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~25_sumout\ = SUM(( \Add2~25_sumout\ ) + ( \Add2~41_sumout\ ) + ( \Add3~22\ ))
-- \Add3~26\ = CARRY(( \Add2~25_sumout\ ) + ( \Add2~41_sumout\ ) + ( \Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~41_sumout\,
	datad => \ALT_INV_Add2~25_sumout\,
	cin => \Add3~22\,
	sumout => \Add3~25_sumout\,
	cout => \Add3~26\);

-- Location: MLABCELL_X84_Y30_N54
\Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~29_sumout\ = SUM(( \Add2~33_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~26\ ))
-- \Add3~30\ = CARRY(( \Add2~33_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~45_sumout\,
	datad => \ALT_INV_Add2~33_sumout\,
	cin => \Add3~26\,
	sumout => \Add3~29_sumout\,
	cout => \Add3~30\);

-- Location: MLABCELL_X84_Y30_N57
\Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~33_sumout\ = SUM(( \Add2~41_sumout\ ) + ( \Add2~49_sumout\ ) + ( \Add3~30\ ))
-- \Add3~34\ = CARRY(( \Add2~41_sumout\ ) + ( \Add2~49_sumout\ ) + ( \Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~49_sumout\,
	datad => \ALT_INV_Add2~41_sumout\,
	cin => \Add3~30\,
	sumout => \Add3~33_sumout\,
	cout => \Add3~34\);

-- Location: MLABCELL_X84_Y29_N0
\Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~37_sumout\ = SUM(( \Add2~53_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~34\ ))
-- \Add3~38\ = CARRY(( \Add2~53_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~45_sumout\,
	datad => \ALT_INV_Add2~53_sumout\,
	cin => \Add3~34\,
	sumout => \Add3~37_sumout\,
	cout => \Add3~38\);

-- Location: MLABCELL_X84_Y29_N3
\Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~41_sumout\ = SUM(( \Add2~49_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~38\ ))
-- \Add3~42\ = CARRY(( \Add2~49_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~57_sumout\,
	datad => \ALT_INV_Add2~49_sumout\,
	cin => \Add3~38\,
	sumout => \Add3~41_sumout\,
	cout => \Add3~42\);

-- Location: MLABCELL_X84_Y29_N6
\Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~45_sumout\ = SUM(( \Add2~53_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~42\ ))
-- \Add3~46\ = CARRY(( \Add2~53_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add2~53_sumout\,
	dataf => \ALT_INV_Add2~61_sumout\,
	cin => \Add3~42\,
	sumout => \Add3~45_sumout\,
	cout => \Add3~46\);

-- Location: MLABCELL_X84_Y29_N9
\Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~49_sumout\ = SUM(( \Add2~65_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~46\ ))
-- \Add3~50\ = CARRY(( \Add2~65_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~57_sumout\,
	datac => \ALT_INV_Add2~65_sumout\,
	cin => \Add3~46\,
	sumout => \Add3~49_sumout\,
	cout => \Add3~50\);

-- Location: MLABCELL_X84_Y29_N12
\Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~53_sumout\ = SUM(( \Add2~69_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~50\ ))
-- \Add3~54\ = CARRY(( \Add2~69_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~61_sumout\,
	datad => \ALT_INV_Add2~69_sumout\,
	cin => \Add3~50\,
	sumout => \Add3~53_sumout\,
	cout => \Add3~54\);

-- Location: MLABCELL_X84_Y29_N15
\Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~57_sumout\ = SUM(( \Add2~73_sumout\ ) + ( \Add2~65_sumout\ ) + ( \Add3~54\ ))
-- \Add3~58\ = CARRY(( \Add2~73_sumout\ ) + ( \Add2~65_sumout\ ) + ( \Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~65_sumout\,
	datad => \ALT_INV_Add2~73_sumout\,
	cin => \Add3~54\,
	sumout => \Add3~57_sumout\,
	cout => \Add3~58\);

-- Location: MLABCELL_X84_Y29_N18
\Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~61_sumout\ = SUM(( \Add2~69_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~58\ ))
-- \Add3~62\ = CARRY(( \Add2~69_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~77_sumout\,
	datad => \ALT_INV_Add2~69_sumout\,
	cin => \Add3~58\,
	sumout => \Add3~61_sumout\,
	cout => \Add3~62\);

-- Location: MLABCELL_X84_Y29_N21
\Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~65_sumout\ = SUM(( \Add2~81_sumout\ ) + ( \Add2~73_sumout\ ) + ( \Add3~62\ ))
-- \Add3~66\ = CARRY(( \Add2~81_sumout\ ) + ( \Add2~73_sumout\ ) + ( \Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~73_sumout\,
	datad => \ALT_INV_Add2~81_sumout\,
	cin => \Add3~62\,
	sumout => \Add3~65_sumout\,
	cout => \Add3~66\);

-- Location: MLABCELL_X84_Y29_N24
\Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~69_sumout\ = SUM(( \Add2~85_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~66\ ))
-- \Add3~70\ = CARRY(( \Add2~85_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~77_sumout\,
	datad => \ALT_INV_Add2~85_sumout\,
	cin => \Add3~66\,
	sumout => \Add3~69_sumout\,
	cout => \Add3~70\);

-- Location: MLABCELL_X84_Y29_N27
\Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~73_sumout\ = SUM(( \Add2~89_sumout\ ) + ( \Add2~81_sumout\ ) + ( \Add3~70\ ))
-- \Add3~74\ = CARRY(( \Add2~89_sumout\ ) + ( \Add2~81_sumout\ ) + ( \Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~81_sumout\,
	datad => \ALT_INV_Add2~89_sumout\,
	cin => \Add3~70\,
	sumout => \Add3~73_sumout\,
	cout => \Add3~74\);

-- Location: MLABCELL_X84_Y29_N30
\Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~77_sumout\ = SUM(( \Add2~93_sumout\ ) + ( \Add2~85_sumout\ ) + ( \Add3~74\ ))
-- \Add3~78\ = CARRY(( \Add2~93_sumout\ ) + ( \Add2~85_sumout\ ) + ( \Add3~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~85_sumout\,
	datad => \ALT_INV_Add2~93_sumout\,
	cin => \Add3~74\,
	sumout => \Add3~77_sumout\,
	cout => \Add3~78\);

-- Location: MLABCELL_X84_Y29_N33
\Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~81_sumout\ = SUM(( \Add2~89_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~78\ ))
-- \Add3~82\ = CARRY(( \Add2~89_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~97_sumout\,
	datad => \ALT_INV_Add2~89_sumout\,
	cin => \Add3~78\,
	sumout => \Add3~81_sumout\,
	cout => \Add3~82\);

-- Location: MLABCELL_X84_Y29_N36
\Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~85_sumout\ = SUM(( \Add2~101_sumout\ ) + ( \Add2~93_sumout\ ) + ( \Add3~82\ ))
-- \Add3~86\ = CARRY(( \Add2~101_sumout\ ) + ( \Add2~93_sumout\ ) + ( \Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~93_sumout\,
	datad => \ALT_INV_Add2~101_sumout\,
	cin => \Add3~82\,
	sumout => \Add3~85_sumout\,
	cout => \Add3~86\);

-- Location: MLABCELL_X84_Y29_N39
\Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~89_sumout\ = SUM(( \Add2~21_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~86\ ))
-- \Add3~90\ = CARRY(( \Add2~21_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~97_sumout\,
	datac => \ALT_INV_Add2~21_sumout\,
	cin => \Add3~86\,
	sumout => \Add3~89_sumout\,
	cout => \Add3~90\);

-- Location: MLABCELL_X84_Y29_N42
\Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~93_sumout\ = SUM(( \Add2~17_sumout\ ) + ( \Add2~101_sumout\ ) + ( \Add3~90\ ))
-- \Add3~94\ = CARRY(( \Add2~17_sumout\ ) + ( \Add2~101_sumout\ ) + ( \Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~101_sumout\,
	datad => \ALT_INV_Add2~17_sumout\,
	cin => \Add3~90\,
	sumout => \Add3~93_sumout\,
	cout => \Add3~94\);

-- Location: MLABCELL_X84_Y29_N45
\Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~13_sumout\ = SUM(( \Add2~13_sumout\ ) + ( \Add2~21_sumout\ ) + ( \Add3~94\ ))
-- \Add3~14\ = CARRY(( \Add2~13_sumout\ ) + ( \Add2~21_sumout\ ) + ( \Add3~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~21_sumout\,
	datac => \ALT_INV_Add2~13_sumout\,
	cin => \Add3~94\,
	sumout => \Add3~13_sumout\,
	cout => \Add3~14\);

-- Location: MLABCELL_X84_Y29_N48
\Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~9_sumout\ = SUM(( \Add2~5_sumout\ ) + ( \Add2~17_sumout\ ) + ( \Add3~14\ ))
-- \Add3~10\ = CARRY(( \Add2~5_sumout\ ) + ( \Add2~17_sumout\ ) + ( \Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~17_sumout\,
	datad => \ALT_INV_Add2~5_sumout\,
	cin => \Add3~14\,
	sumout => \Add3~9_sumout\,
	cout => \Add3~10\);

-- Location: MLABCELL_X84_Y29_N51
\Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~5_sumout\ = SUM(( \Add2~9_sumout\ ) + ( \Add2~13_sumout\ ) + ( \Add3~10\ ))
-- \Add3~6\ = CARRY(( \Add2~9_sumout\ ) + ( \Add2~13_sumout\ ) + ( \Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~13_sumout\,
	datad => \ALT_INV_Add2~9_sumout\,
	cin => \Add3~10\,
	sumout => \Add3~5_sumout\,
	cout => \Add3~6\);

-- Location: MLABCELL_X84_Y29_N54
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_sumout\ = SUM(( \Add2~5_sumout\ ) + ( \Add2~1_sumout\ ) + ( \Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~1_sumout\,
	datad => \ALT_INV_Add2~5_sumout\,
	cin => \Add3~6\,
	sumout => \Add3~1_sumout\);

-- Location: LABCELL_X83_Y30_N0
\Div0|auto_generated|divider|my_abs_num|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ = SUM(( \Add3~1_sumout\ ) + ( !\Add3~1_sumout\ $ (!\Add2~125_sumout\) ) + ( !VCC ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~126\ = CARRY(( \Add3~1_sumout\ ) + ( !\Add3~1_sumout\ $ (!\Add2~125_sumout\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_Add2~125_sumout\,
	cin => GND,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~126\);

-- Location: LABCELL_X83_Y30_N3
\Div0|auto_generated|divider|my_abs_num|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add2~121_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~126\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~122\ = CARRY(( !\Add3~1_sumout\ $ (!\Add2~121_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add2~121_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~126\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~122\);

-- Location: LABCELL_X83_Y30_N6
\Div0|auto_generated|divider|my_abs_num|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add2~117_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~122\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~118\ = CARRY(( !\Add3~1_sumout\ $ (!\Add2~117_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add2~117_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~122\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~118\);

-- Location: LABCELL_X83_Y30_N9
\Div0|auto_generated|divider|my_abs_num|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ = SUM(( !\Add3~113_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~118\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~114\ = CARRY(( !\Add3~113_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~113_sumout\,
	datac => \ALT_INV_Add3~1_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~118\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~114\);

-- Location: LABCELL_X83_Y30_N12
\Div0|auto_generated|divider|my_abs_num|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~109_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~114\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~110\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~109_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~109_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~114\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~110\);

-- Location: LABCELL_X83_Y30_N15
\Div0|auto_generated|divider|my_abs_num|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~105_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~110\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~106\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~105_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~105_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~110\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~106\);

-- Location: LABCELL_X83_Y30_N18
\Div0|auto_generated|divider|my_abs_num|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~101_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~106\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~86\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~101_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~101_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~106\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~86\);

-- Location: LABCELL_X83_Y30_N21
\Div0|auto_generated|divider|my_abs_num|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~97_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~86\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~82\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~97_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~97_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~86\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~82\);

-- Location: LABCELL_X83_Y30_N24
\Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\Add3~17_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~82\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\Add3~17_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~17_sumout\,
	datac => \ALT_INV_Add3~1_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~82\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X83_Y30_N27
\Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~21_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~21_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~21_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X83_Y30_N30
\Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\Add3~25_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\Add3~25_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~25_sumout\,
	datac => \ALT_INV_Add3~1_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X83_Y30_N33
\Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~29_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~29_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~29_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X83_Y30_N36
\Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~33_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~33_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~33_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X83_Y30_N39
\Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~37_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~37_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~37_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X83_Y30_N42
\Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~41_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~41_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~41_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X83_Y30_N45
\Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~45_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~45_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~45_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X83_Y30_N48
\Div0|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~49_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~49_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~49_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X83_Y30_N51
\Div0|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~53_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~53_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~53_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X83_Y30_N54
\Div0|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~57_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~57_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~57_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X83_Y30_N57
\Div0|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~61_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~61_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~61_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X83_Y29_N0
\Div0|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~65_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~46\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~65_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~65_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X83_Y29_N3
\Div0|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~69_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~69_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~69_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X83_Y29_N6
\Div0|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~73_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~73_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~73_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X83_Y29_N9
\Div0|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~77_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~77_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~77_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X83_Y29_N12
\Div0|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~81_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~81_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~81_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X83_Y29_N15
\Div0|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~85_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~85_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~85_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X83_Y29_N18
\Div0|auto_generated|divider|my_abs_num|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~89_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~74\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~89_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~89_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~74\);

-- Location: LABCELL_X83_Y29_N21
\Div0|auto_generated|divider|my_abs_num|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~93_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~74\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~78\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~93_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~93_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~74\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~78\);

-- Location: LABCELL_X83_Y29_N24
\Div0|auto_generated|divider|my_abs_num|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~78\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~90\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~13_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~13_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~78\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~90\);

-- Location: LABCELL_X83_Y29_N27
\Div0|auto_generated|divider|my_abs_num|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~9_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~90\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~94\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~9_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~9_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~90\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~94\);

-- Location: LABCELL_X83_Y29_N30
\Div0|auto_generated|divider|my_abs_num|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~5_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~94\ ))
-- \Div0|auto_generated|divider|my_abs_num|op_1~98\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~5_sumout\) ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~5_sumout\,
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~94\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\,
	cout => \Div0|auto_generated|divider|my_abs_num|op_1~98\);

-- Location: LABCELL_X83_Y29_N33
\Div0|auto_generated|divider|my_abs_num|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ = SUM(( GND ) + ( GND ) + ( \Div0|auto_generated|divider|my_abs_num|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|my_abs_num|op_1~98\,
	sumout => \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\);

-- Location: LABCELL_X79_Y29_N0
\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3\);

-- Location: LABCELL_X79_Y29_N3
\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3\ ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\);

-- Location: MLABCELL_X82_Y29_N30
\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~7\);

-- Location: MLABCELL_X82_Y29_N33
\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & (!\Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & (!\Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~11\ = SHARE((!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001011010111100000000000000001111101001010000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~11\);

-- Location: MLABCELL_X82_Y29_N36
\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\);

-- Location: MLABCELL_X82_Y29_N42
\Div0|auto_generated|divider|divider|StageOut[10]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[10]~267_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[10]~267_combout\);

-- Location: MLABCELL_X82_Y29_N51
\Div0|auto_generated|divider|divider|StageOut[0]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[0]~268_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ & ( (!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\) # 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ & ( (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & 
-- \Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[0]~268_combout\);

-- Location: MLABCELL_X82_Y29_N0
\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~7\);

-- Location: MLABCELL_X82_Y29_N3
\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ = SHARE((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (\Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010100000000000000001111000010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\);

-- Location: MLABCELL_X82_Y29_N6
\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div0|auto_generated|divider|divider|StageOut[0]~268_combout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div0|auto_generated|divider|divider|StageOut[0]~268_combout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~15\ = SHARE((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[0]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010100000000000000001111000010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~14\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~15\);

-- Location: MLABCELL_X82_Y29_N9
\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~15\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~14\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~15\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\);

-- Location: MLABCELL_X82_Y29_N54
\Div0|auto_generated|divider|divider|StageOut[10]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[10]~269_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[0]~268_combout\ & ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[10]~269_combout\);

-- Location: MLABCELL_X82_Y29_N45
\Div0|auto_generated|divider|divider|StageOut[9]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[9]~257_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ & ( (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\) ) ) # ( !\Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ & ( (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[9]~257_combout\);

-- Location: MLABCELL_X82_Y29_N12
\Div0|auto_generated|divider|divider|op_24~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_24~22_cout\);

-- Location: MLABCELL_X82_Y29_N15
\Div0|auto_generated|divider|divider|op_24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_24~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_24~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_24~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_24~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_24~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~6\);

-- Location: MLABCELL_X82_Y29_N18
\Div0|auto_generated|divider|divider|op_24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_24~6\ ))
-- \Div0|auto_generated|divider|divider|op_24~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_24~6\,
	sumout => \Div0|auto_generated|divider|divider|op_24~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~10\);

-- Location: MLABCELL_X82_Y29_N21
\Div0|auto_generated|divider|divider|op_24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[9]~257_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_24~10\ ))
-- \Div0|auto_generated|divider|divider|op_24~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[9]~257_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\,
	cin => \Div0|auto_generated|divider|divider|op_24~10\,
	sumout => \Div0|auto_generated|divider|divider|op_24~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~14\);

-- Location: MLABCELL_X82_Y29_N24
\Div0|auto_generated|divider|divider|op_24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\)))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[10]~269_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[10]~267_combout\))) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_24~14\ ))
-- \Div0|auto_generated|divider|divider|op_24~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\)))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[10]~269_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[10]~267_combout\))) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\,
	cin => \Div0|auto_generated|divider|divider|op_24~14\,
	sumout => \Div0|auto_generated|divider|divider|op_24~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~18\);

-- Location: MLABCELL_X82_Y29_N27
\Div0|auto_generated|divider|divider|op_24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_24~18\,
	sumout => \Div0|auto_generated|divider|divider|op_24~1_sumout\);

-- Location: LABCELL_X81_Y29_N33
\Div0|auto_generated|divider|divider|StageOut[30]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~266_combout\ = ( \Div0|auto_generated|divider|divider|op_24~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_24~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~266_combout\);

-- Location: LABCELL_X81_Y29_N0
\Div0|auto_generated|divider|divider|StageOut[20]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~270_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\ & ( ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[10]~269_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[10]~267_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[10]~269_combout\) # (\Div0|auto_generated|divider|divider|StageOut[10]~267_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~270_combout\);

-- Location: LABCELL_X81_Y29_N3
\Div0|auto_generated|divider|divider|StageOut[30]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~271_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[20]~270_combout\ & ( \Div0|auto_generated|divider|divider|op_24~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~271_combout\);

-- Location: MLABCELL_X82_Y29_N48
\Div0|auto_generated|divider|divider|StageOut[19]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[19]~258_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[9]~257_combout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[19]~258_combout\);

-- Location: LABCELL_X83_Y29_N42
\Div0|auto_generated|divider|divider|StageOut[18]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~248_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~248_combout\);

-- Location: LABCELL_X81_Y29_N6
\Div0|auto_generated|divider|divider|op_27~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_27~14_cout\);

-- Location: LABCELL_X81_Y29_N9
\Div0|auto_generated|divider|divider|op_27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~14_cout\ ))
-- \Div0|auto_generated|divider|divider|op_27~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_27~14_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_27~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~6\);

-- Location: LABCELL_X81_Y29_N12
\Div0|auto_generated|divider|divider|op_27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (\Div0|auto_generated|divider|divider|op_24~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~6\ ))
-- \Div0|auto_generated|divider|divider|op_27~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (\Div0|auto_generated|divider|divider|op_24~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_27~6\,
	sumout => \Div0|auto_generated|divider|divider|op_27~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~18\);

-- Location: LABCELL_X81_Y29_N15
\Div0|auto_generated|divider|divider|op_27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (\Div0|auto_generated|divider|divider|op_24~9_sumout\)) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[18]~248_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~18\ ))
-- \Div0|auto_generated|divider|divider|op_27~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (\Div0|auto_generated|divider|divider|op_24~9_sumout\)) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[18]~248_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\,
	cin => \Div0|auto_generated|divider|divider|op_27~18\,
	sumout => \Div0|auto_generated|divider|divider|op_27~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~22\);

-- Location: LABCELL_X81_Y29_N18
\Div0|auto_generated|divider|divider|op_27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[19]~258_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~22\ ))
-- \Div0|auto_generated|divider|divider|op_27~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[19]~258_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_27~22\,
	sumout => \Div0|auto_generated|divider|divider|op_27~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~26\);

-- Location: LABCELL_X81_Y29_N21
\Div0|auto_generated|divider|divider|op_27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~270_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~26\ ))
-- \Div0|auto_generated|divider|divider|op_27~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~270_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_27~26\,
	sumout => \Div0|auto_generated|divider|divider|op_27~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~10\);

-- Location: LABCELL_X81_Y29_N24
\Div0|auto_generated|divider|divider|op_27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_27~10\,
	sumout => \Div0|auto_generated|divider|divider|op_27~1_sumout\);

-- Location: LABCELL_X81_Y29_N30
\Div0|auto_generated|divider|divider|StageOut[40]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~272_combout\ = ( \Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[30]~271_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~266_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_27~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~272_combout\);

-- Location: MLABCELL_X82_Y29_N57
\Div0|auto_generated|divider|divider|StageOut[29]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[29]~259_combout\ = ( \Div0|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[19]~258_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_24~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[29]~259_combout\);

-- Location: LABCELL_X79_Y29_N24
\Div0|auto_generated|divider|divider|StageOut[28]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~249_combout\ = ( \Div0|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[18]~248_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_24~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~249_combout\);

-- Location: LABCELL_X79_Y29_N54
\Div0|auto_generated|divider|divider|StageOut[27]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~239_combout\ = ( \Div0|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_24~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~239_combout\);

-- Location: LABCELL_X81_Y29_N36
\Div0|auto_generated|divider|divider|op_28~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_28~18_cout\);

-- Location: LABCELL_X81_Y29_N39
\Div0|auto_generated|divider|divider|op_28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~18_cout\ ))
-- \Div0|auto_generated|divider|divider|op_28~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_28~18_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_28~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~6\);

-- Location: LABCELL_X81_Y29_N42
\Div0|auto_generated|divider|divider|op_28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (\Div0|auto_generated|divider|divider|op_27~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~6\ ))
-- \Div0|auto_generated|divider|divider|op_28~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (\Div0|auto_generated|divider|divider|op_27~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_28~6\,
	sumout => \Div0|auto_generated|divider|divider|op_28~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~10\);

-- Location: LABCELL_X81_Y29_N45
\Div0|auto_generated|divider|divider|op_28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (\Div0|auto_generated|divider|divider|op_27~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[27]~239_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~10\ ))
-- \Div0|auto_generated|divider|divider|op_28~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (\Div0|auto_generated|divider|divider|op_27~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[27]~239_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\,
	cin => \Div0|auto_generated|divider|divider|op_28~10\,
	sumout => \Div0|auto_generated|divider|divider|op_28~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~22\);

-- Location: LABCELL_X81_Y29_N48
\Div0|auto_generated|divider|divider|op_28~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[28]~249_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~22\ ))
-- \Div0|auto_generated|divider|divider|op_28~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[28]~249_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_28~22\,
	sumout => \Div0|auto_generated|divider|divider|op_28~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~26\);

-- Location: LABCELL_X81_Y29_N51
\Div0|auto_generated|divider|divider|op_28~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[29]~259_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~26\ ))
-- \Div0|auto_generated|divider|divider|op_28~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[29]~259_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_28~26\,
	sumout => \Div0|auto_generated|divider|divider|op_28~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~30\);

-- Location: LABCELL_X81_Y29_N54
\Div0|auto_generated|divider|divider|op_28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (\Div0|auto_generated|divider|divider|op_27~9_sumout\)) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[30]~271_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~266_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~30\ ))
-- \Div0|auto_generated|divider|divider|op_28~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (\Div0|auto_generated|divider|divider|op_27~9_sumout\)) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[30]~271_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~266_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\,
	cin => \Div0|auto_generated|divider|divider|op_28~30\,
	sumout => \Div0|auto_generated|divider|divider|op_28~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~14\);

-- Location: LABCELL_X81_Y29_N57
\Div0|auto_generated|divider|divider|op_28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_28~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_28~14\,
	sumout => \Div0|auto_generated|divider|divider|op_28~1_sumout\);

-- Location: LABCELL_X79_Y29_N15
\Div0|auto_generated|divider|divider|StageOut[39]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~260_combout\ = ( \Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[29]~259_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_27~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~260_combout\);

-- Location: LABCELL_X79_Y29_N30
\Div0|auto_generated|divider|divider|StageOut[38]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~250_combout\ = ( \Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_27~21_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[28]~249_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_27~21_sumout\ ) ) # ( \Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_27~21_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|StageOut[28]~249_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~250_combout\);

-- Location: LABCELL_X79_Y29_N51
\Div0|auto_generated|divider|divider|StageOut[37]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~240_combout\ = ( \Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[27]~239_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_27~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~240_combout\);

-- Location: LABCELL_X79_Y29_N6
\Div0|auto_generated|divider|divider|StageOut[36]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~212_combout\ = ( \Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_27~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~212_combout\);

-- Location: LABCELL_X80_Y29_N30
\Div0|auto_generated|divider|divider|op_29~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_29~22_cout\);

-- Location: LABCELL_X80_Y29_N33
\Div0|auto_generated|divider|divider|op_29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_29~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_29~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_29~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~6\);

-- Location: LABCELL_X80_Y29_N36
\Div0|auto_generated|divider|divider|op_29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (\Div0|auto_generated|divider|divider|op_28~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~6\ ))
-- \Div0|auto_generated|divider|divider|op_29~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (\Div0|auto_generated|divider|divider|op_28~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_29~6\,
	sumout => \Div0|auto_generated|divider|divider|op_29~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~10\);

-- Location: LABCELL_X80_Y29_N39
\Div0|auto_generated|divider|divider|op_29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (\Div0|auto_generated|divider|divider|op_28~9_sumout\)) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[36]~212_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~10\ ))
-- \Div0|auto_generated|divider|divider|op_29~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (\Div0|auto_generated|divider|divider|op_28~9_sumout\)) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[36]~212_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\,
	cin => \Div0|auto_generated|divider|divider|op_29~10\,
	sumout => \Div0|auto_generated|divider|divider|op_29~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~14\);

-- Location: LABCELL_X80_Y29_N42
\Div0|auto_generated|divider|divider|op_29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~240_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~14\ ))
-- \Div0|auto_generated|divider|divider|op_29~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~240_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_29~14\,
	sumout => \Div0|auto_generated|divider|divider|op_29~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~26\);

-- Location: LABCELL_X80_Y29_N45
\Div0|auto_generated|divider|divider|op_29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~250_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~26\ ))
-- \Div0|auto_generated|divider|divider|op_29~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~250_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_29~26\,
	sumout => \Div0|auto_generated|divider|divider|op_29~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~30\);

-- Location: LABCELL_X80_Y29_N48
\Div0|auto_generated|divider|divider|op_29~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[39]~260_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~30\ ))
-- \Div0|auto_generated|divider|divider|op_29~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[39]~260_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_29~30\,
	sumout => \Div0|auto_generated|divider|divider|op_29~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~34\);

-- Location: LABCELL_X80_Y29_N51
\Div0|auto_generated|divider|divider|op_29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[40]~272_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~34\ ))
-- \Div0|auto_generated|divider|divider|op_29~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[40]~272_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_29~34\,
	sumout => \Div0|auto_generated|divider|divider|op_29~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~18\);

-- Location: LABCELL_X79_Y29_N9
\Div0|auto_generated|divider|divider|StageOut[50]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~265_combout\ = ( !\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_28~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~265_combout\);

-- Location: LABCELL_X80_Y29_N54
\Div0|auto_generated|divider|divider|op_29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_29~18\,
	sumout => \Div0|auto_generated|divider|divider|op_29~1_sumout\);

-- Location: LABCELL_X79_Y29_N45
\Div0|auto_generated|divider|divider|StageOut[50]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~273_combout\ = ( \Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[40]~272_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~273_combout\);

-- Location: LABCELL_X79_Y29_N48
\Div0|auto_generated|divider|divider|StageOut[49]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~256_combout\ = ( \Div0|auto_generated|divider|divider|op_28~29_sumout\ & ( !\Div0|auto_generated|divider|divider|op_28~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~256_combout\);

-- Location: LABCELL_X79_Y29_N57
\Div0|auto_generated|divider|divider|StageOut[49]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~261_combout\ = ( \Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[39]~260_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~261_combout\);

-- Location: LABCELL_X79_Y29_N36
\Div0|auto_generated|divider|divider|StageOut[48]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~251_combout\ = ( \Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[38]~250_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_28~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~251_combout\);

-- Location: LABCELL_X81_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[47]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~238_combout\ = ( !\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_28~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~238_combout\);

-- Location: LABCELL_X79_Y29_N12
\Div0|auto_generated|divider|divider|StageOut[47]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~241_combout\ = ( \Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[37]~240_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~241_combout\);

-- Location: LABCELL_X79_Y29_N27
\Div0|auto_generated|divider|divider|StageOut[46]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~213_combout\ = ( \Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[36]~212_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_28~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~213_combout\);

-- Location: LABCELL_X83_Y29_N51
\Div0|auto_generated|divider|divider|StageOut[45]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~201_combout\ = ( !\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_28~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~201_combout\);

-- Location: LABCELL_X83_Y29_N36
\Div0|auto_generated|divider|divider|StageOut[45]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~202_combout\ = ( \Div0|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~202_combout\);

-- Location: LABCELL_X80_Y29_N0
\Div0|auto_generated|divider|divider|op_30~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_30~26_cout\);

-- Location: LABCELL_X80_Y29_N3
\Div0|auto_generated|divider|divider|op_30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_30~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_30~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_30~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~6\);

-- Location: LABCELL_X80_Y29_N6
\Div0|auto_generated|divider|divider|op_30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~9_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_30~6\ ))
-- \Div0|auto_generated|divider|divider|op_30~10\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_30~6\,
	sumout => \Div0|auto_generated|divider|divider|op_30~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~10\);

-- Location: LABCELL_X80_Y29_N9
\Div0|auto_generated|divider|divider|op_30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_29~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[45]~202_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[45]~201_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~10\ ))
-- \Div0|auto_generated|divider|divider|op_30~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_29~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[45]~202_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[45]~201_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\,
	cin => \Div0|auto_generated|divider|divider|op_30~10\,
	sumout => \Div0|auto_generated|divider|divider|op_30~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~14\);

-- Location: LABCELL_X80_Y29_N12
\Div0|auto_generated|divider|divider|op_30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~17_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[46]~213_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_30~14\ ))
-- \Div0|auto_generated|divider|divider|op_30~18\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[46]~213_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_30~14\,
	sumout => \Div0|auto_generated|divider|divider|op_30~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~18\);

-- Location: LABCELL_X80_Y29_N15
\Div0|auto_generated|divider|divider|op_30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (\Div0|auto_generated|divider|divider|op_29~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[47]~241_combout\) # (\Div0|auto_generated|divider|divider|StageOut[47]~238_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~18\ ))
-- \Div0|auto_generated|divider|divider|op_30~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (\Div0|auto_generated|divider|divider|op_29~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[47]~241_combout\) # (\Div0|auto_generated|divider|divider|StageOut[47]~238_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\,
	cin => \Div0|auto_generated|divider|divider|op_30~18\,
	sumout => \Div0|auto_generated|divider|divider|op_30~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~30\);

-- Location: LABCELL_X80_Y29_N18
\Div0|auto_generated|divider|divider|op_30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[48]~251_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~30\ ))
-- \Div0|auto_generated|divider|divider|op_30~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[48]~251_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_30~30\,
	sumout => \Div0|auto_generated|divider|divider|op_30~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~34\);

-- Location: LABCELL_X80_Y29_N21
\Div0|auto_generated|divider|divider|op_30~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_29~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[49]~261_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[49]~256_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~34\ ))
-- \Div0|auto_generated|divider|divider|op_30~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_29~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[49]~261_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[49]~256_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\,
	cin => \Div0|auto_generated|divider|divider|op_30~34\,
	sumout => \Div0|auto_generated|divider|divider|op_30~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~38\);

-- Location: LABCELL_X80_Y29_N24
\Div0|auto_generated|divider|divider|op_30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~21_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (\Div0|auto_generated|divider|divider|op_29~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[50]~273_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~265_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_30~38\ ))
-- \Div0|auto_generated|divider|divider|op_30~22\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (\Div0|auto_generated|divider|divider|op_29~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[50]~273_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~265_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_30~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\,
	cin => \Div0|auto_generated|divider|divider|op_30~38\,
	sumout => \Div0|auto_generated|divider|divider|op_30~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~22\);

-- Location: LABCELL_X80_Y29_N27
\Div0|auto_generated|divider|divider|op_30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_30~22\,
	sumout => \Div0|auto_generated|divider|divider|op_30~1_sumout\);

-- Location: LABCELL_X81_Y31_N42
\Div0|auto_generated|divider|divider|StageOut[60]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~264_combout\ = ( \Div0|auto_generated|divider|divider|op_29~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~264_combout\);

-- Location: LABCELL_X81_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[60]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~274_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[50]~273_combout\ & ( \Div0|auto_generated|divider|divider|op_29~1_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[50]~273_combout\ & ( (\Div0|auto_generated|divider|divider|StageOut[50]~265_combout\ & \Div0|auto_generated|divider|divider|op_29~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~274_combout\);

-- Location: LABCELL_X79_Y29_N18
\Div0|auto_generated|divider|divider|StageOut[59]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[59]~262_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[49]~261_combout\ & ( (\Div0|auto_generated|divider|divider|op_29~33_sumout\) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[49]~261_combout\ & ( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[49]~256_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[59]~262_combout\);

-- Location: LABCELL_X81_Y30_N54
\Div0|auto_generated|divider|divider|StageOut[58]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~247_combout\ = ( \Div0|auto_generated|divider|divider|op_29~29_sumout\ & ( !\Div0|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~247_combout\);

-- Location: LABCELL_X79_Y29_N39
\Div0|auto_generated|divider|divider|StageOut[58]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~252_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[48]~251_combout\ & ( \Div0|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~252_combout\);

-- Location: LABCELL_X81_Y31_N51
\Div0|auto_generated|divider|divider|StageOut[57]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~242_combout\ = ( \Div0|auto_generated|divider|divider|op_29~25_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_29~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[47]~241_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~238_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_29~25_sumout\ & ( (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[47]~241_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~238_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~242_combout\);

-- Location: LABCELL_X79_Y29_N21
\Div0|auto_generated|divider|divider|StageOut[56]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~211_combout\ = ( \Div0|auto_generated|divider|divider|op_29~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~211_combout\);

-- Location: LABCELL_X79_Y29_N42
\Div0|auto_generated|divider|divider|StageOut[56]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~214_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[46]~213_combout\ & ( \Div0|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~214_combout\);

-- Location: LABCELL_X83_Y29_N39
\Div0|auto_generated|divider|divider|StageOut[55]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~203_combout\ = ( \Div0|auto_generated|divider|divider|op_29~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[45]~202_combout\) # (\Div0|auto_generated|divider|divider|StageOut[45]~201_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_29~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~203_combout\);

-- Location: LABCELL_X81_Y30_N24
\Div0|auto_generated|divider|divider|StageOut[54]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~190_combout\ = ( !\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_29~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~190_combout\);

-- Location: LABCELL_X83_Y29_N45
\Div0|auto_generated|divider|divider|StageOut[54]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~191_combout\ = ( \Div0|auto_generated|divider|divider|op_29~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~191_combout\);

-- Location: LABCELL_X81_Y31_N0
\Div0|auto_generated|divider|divider|op_31~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_31~30_cout\);

-- Location: LABCELL_X81_Y31_N3
\Div0|auto_generated|divider|divider|op_31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~30_cout\ ))
-- \Div0|auto_generated|divider|divider|op_31~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_31~30_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_31~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~6\);

-- Location: LABCELL_X81_Y31_N6
\Div0|auto_generated|divider|divider|op_31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~6\ ))
-- \Div0|auto_generated|divider|divider|op_31~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_31~6\,
	sumout => \Div0|auto_generated|divider|divider|op_31~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~10\);

-- Location: LABCELL_X81_Y31_N9
\Div0|auto_generated|divider|divider|op_31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[54]~191_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[54]~190_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~10\ ))
-- \Div0|auto_generated|divider|divider|op_31~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[54]~191_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[54]~190_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\,
	cin => \Div0|auto_generated|divider|divider|op_31~10\,
	sumout => \Div0|auto_generated|divider|divider|op_31~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~14\);

-- Location: LABCELL_X81_Y31_N12
\Div0|auto_generated|divider|divider|op_31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~203_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~14\ ))
-- \Div0|auto_generated|divider|divider|op_31~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~203_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_31~14\,
	sumout => \Div0|auto_generated|divider|divider|op_31~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~18\);

-- Location: LABCELL_X81_Y31_N15
\Div0|auto_generated|divider|divider|op_31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[56]~214_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[56]~211_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~18\ ))
-- \Div0|auto_generated|divider|divider|op_31~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[56]~214_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[56]~211_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\,
	cin => \Div0|auto_generated|divider|divider|op_31~18\,
	sumout => \Div0|auto_generated|divider|divider|op_31~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~22\);

-- Location: LABCELL_X81_Y31_N18
\Div0|auto_generated|divider|divider|op_31~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~242_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~22\ ))
-- \Div0|auto_generated|divider|divider|op_31~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~242_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_31~22\,
	sumout => \Div0|auto_generated|divider|divider|op_31~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~34\);

-- Location: LABCELL_X81_Y31_N21
\Div0|auto_generated|divider|divider|op_31~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[58]~252_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[58]~247_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~34\ ))
-- \Div0|auto_generated|divider|divider|op_31~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[58]~252_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[58]~247_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\,
	cin => \Div0|auto_generated|divider|divider|op_31~34\,
	sumout => \Div0|auto_generated|divider|divider|op_31~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~38\);

-- Location: LABCELL_X81_Y31_N24
\Div0|auto_generated|divider|divider|op_31~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[59]~262_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~38\ ))
-- \Div0|auto_generated|divider|divider|op_31~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[59]~262_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_31~38\,
	sumout => \Div0|auto_generated|divider|divider|op_31~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~42\);

-- Location: LABCELL_X81_Y31_N27
\Div0|auto_generated|divider|divider|op_31~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~26_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[60]~274_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[60]~264_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~264_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~274_combout\,
	cin => \Div0|auto_generated|divider|divider|op_31~42\,
	cout => \Div0|auto_generated|divider|divider|op_31~26_cout\);

-- Location: LABCELL_X81_Y31_N30
\Div0|auto_generated|divider|divider|op_31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_31~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_31~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_31~1_sumout\);

-- Location: LABCELL_X80_Y31_N57
\Div0|auto_generated|divider|divider|StageOut[67]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~237_combout\ = ( \Div0|auto_generated|divider|divider|op_30~29_sumout\ & ( !\Div0|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~237_combout\);

-- Location: LABCELL_X81_Y31_N36
\Div0|auto_generated|divider|divider|StageOut[67]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~243_combout\ = ( \Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[57]~242_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~243_combout\);

-- Location: LABCELL_X80_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[66]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~215_combout\ = ( \Div0|auto_generated|divider|divider|op_30~17_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[56]~211_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~214_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_30~17_sumout\ & ( (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~211_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[56]~214_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~215_combout\);

-- Location: LABCELL_X80_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[65]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~200_combout\ = (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & \Div0|auto_generated|divider|divider|op_30~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~200_combout\);

-- Location: LABCELL_X83_Y29_N54
\Div0|auto_generated|divider|divider|StageOut[65]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~204_combout\ = ( \Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[55]~203_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~204_combout\);

-- Location: LABCELL_X83_Y29_N48
\Div0|auto_generated|divider|divider|StageOut[64]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~192_combout\ = ( \Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[54]~190_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~191_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_30~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~192_combout\);

-- Location: LABCELL_X77_Y31_N24
\Div0|auto_generated|divider|divider|StageOut[63]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~179_combout\ = ( !\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_30~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~179_combout\);

-- Location: LABCELL_X81_Y31_N45
\Div0|auto_generated|divider|divider|StageOut[63]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~180_combout\ = ( \Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~180_combout\);

-- Location: LABCELL_X80_Y31_N12
\Div0|auto_generated|divider|divider|op_32~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_32~34_cout\);

-- Location: LABCELL_X80_Y31_N15
\Div0|auto_generated|divider|divider|op_32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~34_cout\ ))
-- \Div0|auto_generated|divider|divider|op_32~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_32~34_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_32~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~6\);

-- Location: LABCELL_X80_Y31_N18
\Div0|auto_generated|divider|divider|op_32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~6\ ))
-- \Div0|auto_generated|divider|divider|op_32~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_32~6\,
	sumout => \Div0|auto_generated|divider|divider|op_32~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~10\);

-- Location: LABCELL_X80_Y31_N21
\Div0|auto_generated|divider|divider|op_32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[63]~180_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[63]~179_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~10\ ))
-- \Div0|auto_generated|divider|divider|op_32~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[63]~180_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[63]~179_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\,
	cin => \Div0|auto_generated|divider|divider|op_32~10\,
	sumout => \Div0|auto_generated|divider|divider|op_32~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~14\);

-- Location: LABCELL_X80_Y31_N24
\Div0|auto_generated|divider|divider|op_32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[64]~192_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~14\ ))
-- \Div0|auto_generated|divider|divider|op_32~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[64]~192_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_32~14\,
	sumout => \Div0|auto_generated|divider|divider|op_32~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~18\);

-- Location: LABCELL_X80_Y31_N27
\Div0|auto_generated|divider|divider|op_32~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[65]~204_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[65]~200_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~18\ ))
-- \Div0|auto_generated|divider|divider|op_32~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[65]~204_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[65]~200_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\,
	cin => \Div0|auto_generated|divider|divider|op_32~18\,
	sumout => \Div0|auto_generated|divider|divider|op_32~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~22\);

-- Location: LABCELL_X80_Y31_N30
\Div0|auto_generated|divider|divider|op_32~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~215_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~22\ ))
-- \Div0|auto_generated|divider|divider|op_32~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~215_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_32~22\,
	sumout => \Div0|auto_generated|divider|divider|op_32~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~26\);

-- Location: LABCELL_X80_Y31_N33
\Div0|auto_generated|divider|divider|op_32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[67]~243_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[67]~237_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~26\ ))
-- \Div0|auto_generated|divider|divider|op_32~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[67]~243_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[67]~237_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\,
	cin => \Div0|auto_generated|divider|divider|op_32~26\,
	sumout => \Div0|auto_generated|divider|divider|op_32~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~38\);

-- Location: LABCELL_X80_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[69]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~255_combout\ = ( !\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_30~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~255_combout\);

-- Location: LABCELL_X80_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[69]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~263_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[59]~262_combout\ & ( \Div0|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~263_combout\);

-- Location: LABCELL_X80_Y31_N51
\Div0|auto_generated|divider|divider|StageOut[68]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~253_combout\ = ( \Div0|auto_generated|divider|divider|op_30~33_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_30~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[58]~247_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[58]~252_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_30~33_sumout\ & ( (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[58]~247_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[58]~252_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~253_combout\);

-- Location: LABCELL_X80_Y31_N36
\Div0|auto_generated|divider|divider|op_32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~253_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~38\ ))
-- \Div0|auto_generated|divider|divider|op_32~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~253_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_32~38\,
	sumout => \Div0|auto_generated|divider|divider|op_32~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_32~42\);

-- Location: LABCELL_X80_Y31_N39
\Div0|auto_generated|divider|divider|op_32~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~30_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[69]~263_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[69]~255_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_32~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~255_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~263_combout\,
	cin => \Div0|auto_generated|divider|divider|op_32~42\,
	cout => \Div0|auto_generated|divider|divider|op_32~30_cout\);

-- Location: LABCELL_X80_Y31_N42
\Div0|auto_generated|divider|divider|op_32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_32~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_32~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_32~30_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_32~1_sumout\);

-- Location: MLABCELL_X78_Y31_N18
\Div0|auto_generated|divider|divider|StageOut[87]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~236_combout\ = ( !\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_32~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~236_combout\);

-- Location: LABCELL_X80_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[78]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~246_combout\ = ( !\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_31~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~246_combout\);

-- Location: LABCELL_X79_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[78]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~254_combout\ = ( \Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[68]~253_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~254_combout\);

-- Location: LABCELL_X81_Y31_N39
\Div0|auto_generated|divider|divider|StageOut[77]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[77]~244_combout\ = ( \Div0|auto_generated|divider|divider|op_31~33_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_31~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[67]~237_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[67]~243_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_31~33_sumout\ & ( (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[67]~237_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[67]~243_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[77]~244_combout\);

-- Location: LABCELL_X81_Y31_N57
\Div0|auto_generated|divider|divider|StageOut[76]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~210_combout\ = ( !\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_31~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~210_combout\);

-- Location: LABCELL_X79_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[76]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~216_combout\ = ( \Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[66]~215_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~216_combout\);

-- Location: LABCELL_X79_Y31_N51
\Div0|auto_generated|divider|divider|StageOut[75]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~205_combout\ = ( \Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[65]~204_combout\) # (\Div0|auto_generated|divider|divider|StageOut[65]~200_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_31~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~205_combout\);

-- Location: LABCELL_X77_Y31_N39
\Div0|auto_generated|divider|divider|StageOut[74]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~189_combout\ = ( \Div0|auto_generated|divider|divider|op_31~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_31~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~189_combout\);

-- Location: LABCELL_X83_Y29_N57
\Div0|auto_generated|divider|divider|StageOut[74]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~193_combout\ = ( \Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[64]~192_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~193_combout\);

-- Location: LABCELL_X77_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[73]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~181_combout\ = ( \Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[63]~179_combout\) # (\Div0|auto_generated|divider|divider|StageOut[63]~180_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_31~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~181_combout\);

-- Location: LABCELL_X77_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[72]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~168_combout\ = ( !\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_31~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~168_combout\);

-- Location: MLABCELL_X78_Y31_N21
\Div0|auto_generated|divider|divider|StageOut[72]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~169_combout\ = ( \Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~169_combout\);

-- Location: LABCELL_X79_Y31_N12
\Div0|auto_generated|divider|divider|op_3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_3~38_cout\);

-- Location: LABCELL_X79_Y31_N15
\Div0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~38_cout\ ))
-- \Div0|auto_generated|divider|divider|op_3~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~38_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X79_Y31_N18
\Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~6\ ))
-- \Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~6\,
	sumout => \Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X79_Y31_N21
\Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[72]~169_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[72]~168_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~10\ ))
-- \Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[72]~169_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[72]~168_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\,
	cin => \Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X79_Y31_N24
\Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[73]~181_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~14\ ))
-- \Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[73]~181_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X79_Y31_N27
\Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_32~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[74]~193_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[74]~189_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~18\ ))
-- \Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_32~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[74]~193_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[74]~189_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\,
	cin => \Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X79_Y31_N30
\Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~205_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~22\ ))
-- \Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~205_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X79_Y31_N33
\Div0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Div0|auto_generated|divider|divider|op_32~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[76]~216_combout\) # (\Div0|auto_generated|divider|divider|StageOut[76]~210_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~26\ ))
-- \Div0|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Div0|auto_generated|divider|divider|op_32~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[76]~216_combout\) # (\Div0|auto_generated|divider|divider|StageOut[76]~210_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\,
	cin => \Div0|auto_generated|divider|divider|op_3~26\,
	sumout => \Div0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X79_Y31_N36
\Div0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[77]~244_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~30\ ))
-- \Div0|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_32~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[77]~244_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_3~30\,
	sumout => \Div0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X79_Y31_N39
\Div0|auto_generated|divider|divider|op_3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~34_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_32~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[78]~254_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[78]~246_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~246_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~254_combout\,
	cin => \Div0|auto_generated|divider|divider|op_3~42\,
	cout => \Div0|auto_generated|divider|divider|op_3~34_cout\);

-- Location: LABCELL_X79_Y31_N42
\Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_3~34_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X78_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[87]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~245_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[77]~244_combout\ & ( \Div0|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~245_combout\);

-- Location: MLABCELL_X78_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[86]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~217_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[76]~210_combout\ & ( (\Div0|auto_generated|divider|divider|op_32~25_sumout\) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[76]~210_combout\ & ( (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Div0|auto_generated|divider|divider|op_32~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[76]~216_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~217_combout\);

-- Location: LABCELL_X79_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[85]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~199_combout\ = (!\Div0|auto_generated|divider|divider|op_32~1_sumout\ & \Div0|auto_generated|divider|divider|op_32~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~199_combout\);

-- Location: LABCELL_X79_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[85]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~206_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[75]~205_combout\ & ( \Div0|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~206_combout\);

-- Location: LABCELL_X77_Y31_N30
\Div0|auto_generated|divider|divider|StageOut[84]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~194_combout\ = ( \Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_32~17_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~193_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_32~17_sumout\ ) ) # ( \Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_32~17_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[74]~189_combout\) # (\Div0|auto_generated|divider|divider|StageOut[74]~193_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111111111111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~194_combout\);

-- Location: LABCELL_X77_Y31_N27
\Div0|auto_generated|divider|divider|StageOut[83]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[83]~178_combout\ = ( \Div0|auto_generated|divider|divider|op_32~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[83]~178_combout\);

-- Location: LABCELL_X77_Y31_N21
\Div0|auto_generated|divider|divider|StageOut[83]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[83]~182_combout\ = ( \Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[73]~181_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[83]~182_combout\);

-- Location: LABCELL_X77_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[82]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~170_combout\ = ( \Div0|auto_generated|divider|divider|op_32~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_32~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[72]~169_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[72]~168_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_32~9_sumout\ & ( (\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[72]~169_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[72]~168_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~170_combout\);

-- Location: LABCELL_X80_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[81]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~157_combout\ = ( !\Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_32~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~157_combout\);

-- Location: LABCELL_X79_Y30_N0
\Div0|auto_generated|divider|divider|StageOut[81]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~158_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ & ( \Div0|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: MLABCELL_X78_Y31_N24
\Div0|auto_generated|divider|divider|op_4~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_4~42_cout\);

-- Location: MLABCELL_X78_Y31_N27
\Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X78_Y31_N30
\Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~6\ ))
-- \Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X78_Y31_N33
\Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_3~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[81]~158_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[81]~157_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10\ ))
-- \Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_3~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[81]~158_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[81]~157_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X78_Y31_N36
\Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[82]~170_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))
-- \Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[82]~170_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X78_Y31_N39
\Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[83]~182_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[83]~178_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))
-- \Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[83]~182_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[83]~178_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X78_Y31_N42
\Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[84]~194_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~22\ ))
-- \Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[84]~194_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X78_Y31_N45
\Div0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|op_3~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[85]~206_combout\) # (\Div0|auto_generated|divider|divider|StageOut[85]~199_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~26\ ))
-- \Div0|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Div0|auto_generated|divider|divider|op_3~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[85]~206_combout\) # (\Div0|auto_generated|divider|divider|StageOut[85]~199_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \Div0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X78_Y31_N48
\Div0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~217_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~30\ ))
-- \Div0|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~217_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~30\,
	sumout => \Div0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X78_Y31_N51
\Div0|auto_generated|divider|divider|op_4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~38_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_3~41_sumout\)))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[87]~245_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[87]~236_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~236_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~245_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~34\,
	cout => \Div0|auto_generated|divider|divider|op_4~38_cout\);

-- Location: MLABCELL_X78_Y31_N54
\Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~38_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X78_Y30_N45
\Div0|auto_generated|divider|divider|StageOut[96]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~209_combout\ = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~209_combout\);

-- Location: MLABCELL_X78_Y30_N0
\Div0|auto_generated|divider|divider|StageOut[96]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~218_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[86]~217_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~218_combout\);

-- Location: LABCELL_X79_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[95]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[95]~207_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[85]~199_combout\) # (\Div0|auto_generated|divider|divider|StageOut[85]~206_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[95]~207_combout\);

-- Location: LABCELL_X79_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[94]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~188_combout\ = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~188_combout\);

-- Location: LABCELL_X77_Y31_N12
\Div0|auto_generated|divider|divider|StageOut[94]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~195_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[84]~194_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~195_combout\);

-- Location: LABCELL_X77_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[93]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~183_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[83]~182_combout\ & ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[83]~182_combout\ & ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[83]~178_combout\ ) ) ) # ( 
-- \Div0|auto_generated|divider|divider|StageOut[83]~182_combout\ & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~17_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[83]~182_combout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~183_combout\);

-- Location: LABCELL_X79_Y31_N57
\Div0|auto_generated|divider|divider|StageOut[92]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~167_combout\ = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~167_combout\);

-- Location: LABCELL_X77_Y31_N45
\Div0|auto_generated|divider|divider|StageOut[92]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~171_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[82]~170_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~171_combout\);

-- Location: MLABCELL_X78_Y30_N54
\Div0|auto_generated|divider|divider|StageOut[91]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~159_combout\ = ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[81]~158_combout\) # (\Div0|auto_generated|divider|divider|StageOut[81]~157_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~159_combout\);

-- Location: LABCELL_X79_Y30_N42
\Div0|auto_generated|divider|divider|StageOut[90]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~146_combout\ = ( \Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~146_combout\);

-- Location: LABCELL_X79_Y30_N48
\Div0|auto_generated|divider|divider|StageOut[90]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~147_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ & ( \Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~147_combout\);

-- Location: MLABCELL_X78_Y30_N6
\Div0|auto_generated|divider|divider|op_5~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_5~42_cout\);

-- Location: MLABCELL_X78_Y30_N9
\Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X78_Y30_N12
\Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))
-- \Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X78_Y30_N15
\Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[90]~147_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[90]~146_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))
-- \Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[90]~147_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[90]~146_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X78_Y30_N18
\Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[91]~159_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))
-- \Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[91]~159_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X78_Y30_N21
\Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[92]~171_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[92]~167_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))
-- \Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[92]~171_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[92]~167_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X78_Y30_N24
\Div0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[93]~183_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26\ ))
-- \Div0|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[93]~183_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~26\,
	sumout => \Div0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X78_Y30_N27
\Div0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[94]~195_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[94]~188_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~30\ ))
-- \Div0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[94]~195_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[94]~188_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~30\,
	sumout => \Div0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X78_Y30_N30
\Div0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[95]~207_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~34\ ))
-- \Div0|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[95]~207_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~34\,
	sumout => \Div0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X78_Y30_N33
\Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[96]~218_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[96]~209_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~209_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~218_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~38\,
	cout => \Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X78_Y30_N36
\Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X78_Y30_N48
\Div0|auto_generated|divider|divider|StageOut[114]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~187_combout\ = ( \Div0|auto_generated|divider|divider|op_5~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~187_combout\);

-- Location: LABCELL_X77_Y30_N0
\Div0|auto_generated|divider|divider|StageOut[105]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~198_combout\ = (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|op_4~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~198_combout\);

-- Location: MLABCELL_X78_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[105]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~208_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[95]~207_combout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~208_combout\);

-- Location: MLABCELL_X78_Y31_N15
\Div0|auto_generated|divider|divider|StageOut[104]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~196_combout\ = ( \Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[94]~195_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[94]~188_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[94]~195_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[94]~188_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~196_combout\);

-- Location: MLABCELL_X78_Y31_N12
\Div0|auto_generated|divider|divider|StageOut[103]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~177_combout\ = ( \Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~177_combout\);

-- Location: LABCELL_X77_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[103]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~184_combout\ = ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[93]~183_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~184_combout\);

-- Location: MLABCELL_X78_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[102]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~172_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[92]~171_combout\ & ( (\Div0|auto_generated|divider|divider|op_4~17_sumout\) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[92]~171_combout\ & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[92]~167_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~172_combout\);

-- Location: LABCELL_X77_Y30_N3
\Div0|auto_generated|divider|divider|StageOut[101]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~156_combout\ = ( \Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~156_combout\);

-- Location: LABCELL_X77_Y30_N45
\Div0|auto_generated|divider|divider|StageOut[101]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~160_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[91]~159_combout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~160_combout\);

-- Location: MLABCELL_X78_Y30_N51
\Div0|auto_generated|divider|divider|StageOut[100]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~148_combout\ = ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[90]~146_combout\) # (\Div0|auto_generated|divider|divider|StageOut[90]~147_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~148_combout\);

-- Location: LABCELL_X79_Y30_N54
\Div0|auto_generated|divider|divider|StageOut[99]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~135_combout\ = ( \Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~135_combout\);

-- Location: LABCELL_X79_Y30_N15
\Div0|auto_generated|divider|divider|StageOut[99]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~136_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~136_combout\);

-- Location: LABCELL_X77_Y30_N6
\Div0|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_6~42_cout\);

-- Location: LABCELL_X77_Y30_N9
\Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X77_Y30_N12
\Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))
-- \Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X77_Y30_N15
\Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[99]~136_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[99]~135_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))
-- \Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[99]~136_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[99]~135_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X77_Y30_N18
\Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[100]~148_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18\ ))
-- \Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[100]~148_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X77_Y30_N21
\Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[101]~160_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[101]~156_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~22\ ))
-- \Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[101]~160_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[101]~156_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X77_Y30_N24
\Div0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[102]~172_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26\ ))
-- \Div0|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[102]~172_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \Div0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X77_Y30_N27
\Div0|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[103]~184_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[103]~177_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~30\ ))
-- \Div0|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[103]~184_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[103]~177_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~30\,
	sumout => \Div0|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X77_Y30_N30
\Div0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~196_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~34\ ))
-- \Div0|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~196_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~34\,
	sumout => \Div0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X77_Y30_N33
\Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[105]~208_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[105]~198_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~198_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~208_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~38\,
	cout => \Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X77_Y30_N36
\Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X75_Y30_N57
\Div0|auto_generated|divider|divider|StageOut[114]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~197_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[104]~196_combout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~197_combout\);

-- Location: MLABCELL_X78_Y30_N57
\Div0|auto_generated|divider|divider|StageOut[113]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[113]~185_combout\ = ( \Div0|auto_generated|divider|divider|op_5~29_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[103]~184_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[103]~177_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~29_sumout\ & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[103]~184_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[103]~177_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[113]~185_combout\);

-- Location: MLABCELL_X78_Y30_N3
\Div0|auto_generated|divider|divider|StageOut[112]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~166_combout\ = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~166_combout\);

-- Location: LABCELL_X75_Y30_N36
\Div0|auto_generated|divider|divider|StageOut[112]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~173_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[102]~172_combout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~173_combout\);

-- Location: LABCELL_X77_Y30_N42
\Div0|auto_generated|divider|divider|StageOut[111]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~161_combout\ = ( \Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[101]~156_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[101]~160_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[101]~156_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[101]~160_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~161_combout\);

-- Location: MLABCELL_X78_Y30_N42
\Div0|auto_generated|divider|divider|StageOut[110]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~145_combout\ = ( \Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~145_combout\);

-- Location: LABCELL_X75_Y30_N39
\Div0|auto_generated|divider|divider|StageOut[110]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~149_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[100]~148_combout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~149_combout\);

-- Location: LABCELL_X79_Y30_N9
\Div0|auto_generated|divider|divider|StageOut[109]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[109]~137_combout\ = ( \Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[99]~135_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[99]~136_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[99]~135_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[99]~136_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[109]~137_combout\);

-- Location: LABCELL_X75_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[108]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~124_combout\ = ( \Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~124_combout\);

-- Location: LABCELL_X75_Y31_N42
\Div0|auto_generated|divider|divider|StageOut[108]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~125_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~125_combout\);

-- Location: LABCELL_X75_Y30_N0
\Div0|auto_generated|divider|divider|op_7~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_7~42_cout\);

-- Location: LABCELL_X75_Y30_N3
\Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X75_Y30_N6
\Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~10\ ))
-- \Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X75_Y30_N9
\Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[108]~125_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[108]~124_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~14\ ))
-- \Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[108]~125_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[108]~124_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X75_Y30_N12
\Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[109]~137_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18\ ))
-- \Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[109]~137_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X75_Y30_N15
\Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[110]~149_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[110]~145_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~22\ ))
-- \Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[110]~149_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[110]~145_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X75_Y30_N18
\Div0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[111]~161_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~26\ ))
-- \Div0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[111]~161_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \Div0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X75_Y30_N21
\Div0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[112]~173_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[112]~166_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~30\ ))
-- \Div0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[112]~173_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[112]~166_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~30\,
	sumout => \Div0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X75_Y30_N24
\Div0|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[113]~185_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~34\ ))
-- \Div0|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[113]~185_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~34\,
	sumout => \Div0|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X75_Y30_N27
\Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[114]~197_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[114]~187_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~187_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~197_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~38\,
	cout => \Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X75_Y30_N30
\Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X75_Y30_N42
\Div0|auto_generated|divider|divider|StageOut[130]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~144_combout\ = ( \Div0|auto_generated|divider|divider|op_7~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~144_combout\);

-- Location: LABCELL_X74_Y30_N6
\Div0|auto_generated|divider|divider|StageOut[123]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\ = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~176_combout\);

-- Location: LABCELL_X74_Y30_N21
\Div0|auto_generated|divider|divider|StageOut[123]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~186_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[113]~185_combout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~186_combout\);

-- Location: LABCELL_X74_Y30_N18
\Div0|auto_generated|divider|divider|StageOut[122]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~174_combout\ = ( \Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[112]~173_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[112]~166_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[112]~173_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[112]~166_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~174_combout\);

-- Location: LABCELL_X77_Y30_N54
\Div0|auto_generated|divider|divider|StageOut[121]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~155_combout\ = ( \Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~155_combout\);

-- Location: LABCELL_X77_Y30_N51
\Div0|auto_generated|divider|divider|StageOut[121]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~162_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[111]~161_combout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~162_combout\);

-- Location: LABCELL_X74_Y30_N3
\Div0|auto_generated|divider|divider|StageOut[120]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[120]~150_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[110]~145_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~149_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[120]~150_combout\);

-- Location: LABCELL_X77_Y30_N57
\Div0|auto_generated|divider|divider|StageOut[119]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[119]~134_combout\ = ( \Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[119]~134_combout\);

-- Location: LABCELL_X79_Y30_N27
\Div0|auto_generated|divider|divider|StageOut[119]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[119]~138_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[109]~137_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[119]~138_combout\);

-- Location: LABCELL_X75_Y31_N33
\Div0|auto_generated|divider|divider|StageOut[118]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~126_combout\ = ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[108]~124_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[108]~125_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~126_combout\);

-- Location: LABCELL_X77_Y30_N48
\Div0|auto_generated|divider|divider|StageOut[117]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~113_combout\ = ( \Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~113_combout\);

-- Location: MLABCELL_X72_Y30_N27
\Div0|auto_generated|divider|divider|StageOut[117]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~114_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ & ( \Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~114_combout\);

-- Location: LABCELL_X74_Y30_N24
\Div0|auto_generated|divider|divider|op_8~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_8~42_cout\);

-- Location: LABCELL_X74_Y30_N27
\Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X74_Y30_N30
\Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~10\ ))
-- \Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X74_Y30_N33
\Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[117]~114_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[117]~113_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~14\ ))
-- \Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[117]~114_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[117]~113_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\,
	cin => \Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X74_Y30_N36
\Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[118]~126_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~18\ ))
-- \Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[118]~126_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X74_Y30_N39
\Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[119]~138_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[119]~134_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~22\ ))
-- \Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[119]~138_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[119]~134_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\,
	cin => \Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X74_Y30_N42
\Div0|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[120]~150_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26\ ))
-- \Div0|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[120]~150_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \Div0|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X74_Y30_N45
\Div0|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[121]~162_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[121]~155_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~30\ ))
-- \Div0|auto_generated|divider|divider|op_8~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[121]~162_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[121]~155_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\,
	cin => \Div0|auto_generated|divider|divider|op_8~30\,
	sumout => \Div0|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X74_Y30_N48
\Div0|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~174_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~34\ ))
-- \Div0|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~174_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_8~34\,
	sumout => \Div0|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X74_Y30_N51
\Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[123]~186_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[123]~176_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~176_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~186_combout\,
	cin => \Div0|auto_generated|divider|divider|op_8~38\,
	cout => \Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X74_Y30_N54
\Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X74_Y30_N15
\Div0|auto_generated|divider|divider|StageOut[130]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~151_combout\ = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[120]~150_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~151_combout\);

-- Location: LABCELL_X73_Y30_N9
\Div0|auto_generated|divider|divider|StageOut[129]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~139_combout\ = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[119]~134_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[119]~138_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_7~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~139_combout\);

-- Location: LABCELL_X74_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[128]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~123_combout\ = ( \Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~123_combout\);

-- Location: LABCELL_X75_Y31_N36
\Div0|auto_generated|divider|divider|StageOut[128]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~127_combout\ = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[118]~126_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~127_combout\);

-- Location: LABCELL_X73_Y30_N15
\Div0|auto_generated|divider|divider|StageOut[127]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~115_combout\ = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[117]~113_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[117]~114_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~115_combout\);

-- Location: LABCELL_X75_Y30_N48
\Div0|auto_generated|divider|divider|StageOut[126]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~102_combout\ = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~102_combout\);

-- Location: LABCELL_X75_Y30_N45
\Div0|auto_generated|divider|divider|StageOut[126]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~103_combout\ = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~103_combout\);

-- Location: LABCELL_X73_Y30_N24
\Div0|auto_generated|divider|divider|op_9~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_9~42_cout\);

-- Location: LABCELL_X73_Y30_N27
\Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_9~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X73_Y30_N30
\Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_9~10\ ))
-- \Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X73_Y30_N33
\Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[126]~103_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[126]~102_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_9~14\ ))
-- \Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[126]~103_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[126]~102_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\,
	cin => \Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X73_Y30_N36
\Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[127]~115_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~18\ ))
-- \Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[127]~115_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X73_Y30_N39
\Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[128]~127_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[128]~123_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~22\ ))
-- \Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[128]~127_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[128]~123_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\,
	cin => \Div0|auto_generated|divider|divider|op_9~22\,
	sumout => \Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X73_Y30_N42
\Div0|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[129]~139_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26\ ))
-- \Div0|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[129]~139_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_9~26\,
	sumout => \Div0|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X73_Y30_N45
\Div0|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[130]~151_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[130]~144_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~30\ ))
-- \Div0|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[130]~151_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[130]~144_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\,
	cin => \Div0|auto_generated|divider|divider|op_9~30\,
	sumout => \Div0|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X74_Y30_N12
\Div0|auto_generated|divider|divider|StageOut[132]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~165_combout\ = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_7~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~165_combout\);

-- Location: LABCELL_X74_Y30_N0
\Div0|auto_generated|divider|divider|StageOut[132]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~175_combout\ = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[122]~174_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~175_combout\);

-- Location: LABCELL_X75_Y30_N51
\Div0|auto_generated|divider|divider|StageOut[131]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[131]~163_combout\ = ( \Div0|auto_generated|divider|divider|op_7~29_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[121]~162_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[121]~155_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_7~29_sumout\ & ( (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[121]~162_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[121]~155_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001111011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[131]~163_combout\);

-- Location: LABCELL_X73_Y30_N48
\Div0|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[131]~163_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~34\ ))
-- \Div0|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[131]~163_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_9~34\,
	sumout => \Div0|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X73_Y30_N51
\Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[132]~175_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[132]~165_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~165_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~175_combout\,
	cin => \Div0|auto_generated|divider|divider|op_9~38\,
	cout => \Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X73_Y30_N54
\Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X73_Y30_N12
\Div0|auto_generated|divider|divider|StageOut[150]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~143_combout\ = ( !\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_9~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~143_combout\);

-- Location: LABCELL_X74_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[141]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~154_combout\ = ( \Div0|auto_generated|divider|divider|op_8~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~154_combout\);

-- Location: LABCELL_X74_Y31_N51
\Div0|auto_generated|divider|divider|StageOut[141]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~164_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[131]~163_combout\ & ( \Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~164_combout\);

-- Location: LABCELL_X74_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[140]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~152_combout\ = ( \Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[130]~144_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[130]~151_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_8~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~152_combout\);

-- Location: LABCELL_X74_Y30_N9
\Div0|auto_generated|divider|divider|StageOut[139]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~133_combout\ = ( \Div0|auto_generated|divider|divider|op_8~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~133_combout\);

-- Location: LABCELL_X73_Y30_N6
\Div0|auto_generated|divider|divider|StageOut[139]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~140_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[129]~139_combout\ & ( \Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~140_combout\);

-- Location: LABCELL_X74_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[138]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~128_combout\ = ( \Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[128]~127_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~123_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~127_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[128]~123_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~128_combout\);

-- Location: LABCELL_X75_Y30_N54
\Div0|auto_generated|divider|divider|StageOut[137]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[137]~112_combout\ = ( !\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_8~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[137]~112_combout\);

-- Location: MLABCELL_X72_Y30_N51
\Div0|auto_generated|divider|divider|StageOut[137]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[137]~116_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[127]~115_combout\ & ( \Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[137]~116_combout\);

-- Location: LABCELL_X75_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[136]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~104_combout\ = ( \Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[126]~102_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[126]~103_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[126]~102_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[126]~103_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~104_combout\);

-- Location: LABCELL_X75_Y31_N30
\Div0|auto_generated|divider|divider|StageOut[135]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~91_combout\ = ( !\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~91_combout\);

-- Location: LABCELL_X75_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[135]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~92_combout\ = ( \Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~92_combout\);

-- Location: LABCELL_X74_Y31_N12
\Div0|auto_generated|divider|divider|op_10~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_10~42_cout\);

-- Location: LABCELL_X74_Y31_N15
\Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X74_Y31_N18
\Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))
-- \Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X74_Y31_N21
\Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[135]~92_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[135]~91_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~14\ ))
-- \Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[135]~92_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[135]~91_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X74_Y31_N24
\Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[136]~104_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))
-- \Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[136]~104_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X74_Y31_N27
\Div0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[137]~116_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[137]~112_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~22\ ))
-- \Div0|auto_generated|divider|divider|op_10~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[137]~116_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[137]~112_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \Div0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X74_Y31_N30
\Div0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[138]~128_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~26\ ))
-- \Div0|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[138]~128_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~26\,
	sumout => \Div0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X74_Y31_N33
\Div0|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[139]~140_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[139]~133_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~30\ ))
-- \Div0|auto_generated|divider|divider|op_10~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[139]~140_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[139]~133_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~30\,
	sumout => \Div0|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X74_Y31_N36
\Div0|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~152_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~34\ ))
-- \Div0|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~152_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_10~34\,
	sumout => \Div0|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X74_Y31_N39
\Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[141]~164_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[141]~154_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~154_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~164_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~38\,
	cout => \Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X74_Y31_N42
\Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X73_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[150]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~153_combout\ = ( \Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[140]~152_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~153_combout\);

-- Location: LABCELL_X73_Y30_N0
\Div0|auto_generated|divider|divider|StageOut[149]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[149]~141_combout\ = ( \Div0|auto_generated|divider|divider|op_9~29_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[139]~133_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[139]~140_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_9~29_sumout\ & ( (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[139]~133_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[139]~140_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[149]~141_combout\);

-- Location: LABCELL_X73_Y30_N3
\Div0|auto_generated|divider|divider|StageOut[148]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~122_combout\ = ( \Div0|auto_generated|divider|divider|op_9~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~122_combout\);

-- Location: LABCELL_X74_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[148]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~129_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[138]~128_combout\ & ( \Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~129_combout\);

-- Location: LABCELL_X73_Y30_N18
\Div0|auto_generated|divider|divider|StageOut[147]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[147]~117_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[137]~116_combout\ & ( (\Div0|auto_generated|divider|divider|op_9~21_sumout\) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[137]~116_combout\ & ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[137]~112_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[147]~117_combout\);

-- Location: LABCELL_X73_Y30_N21
\Div0|auto_generated|divider|divider|StageOut[146]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~101_combout\ = ( \Div0|auto_generated|divider|divider|op_9~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~101_combout\);

-- Location: LABCELL_X75_Y31_N45
\Div0|auto_generated|divider|divider|StageOut[146]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~105_combout\ = ( \Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[136]~104_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~105_combout\);

-- Location: LABCELL_X75_Y31_N21
\Div0|auto_generated|divider|divider|StageOut[145]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[145]~93_combout\ = ( \Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[135]~92_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[135]~91_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_9~13_sumout\ ) ) # ( \Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[135]~92_combout\) # (\Div0|auto_generated|divider|divider|StageOut[135]~91_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111111111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[145]~93_combout\);

-- Location: LABCELL_X75_Y31_N12
\Div0|auto_generated|divider|divider|StageOut[144]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~80_combout\ = ( \Div0|auto_generated|divider|divider|op_9~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~80_combout\);

-- Location: LABCELL_X75_Y31_N27
\Div0|auto_generated|divider|divider|StageOut[144]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~81_combout\ = ( \Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~81_combout\);

-- Location: LABCELL_X73_Y31_N12
\Div0|auto_generated|divider|divider|op_11~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_11~42_cout\);

-- Location: LABCELL_X73_Y31_N15
\Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X73_Y31_N18
\Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))
-- \Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X73_Y31_N21
\Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[144]~81_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[144]~80_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))
-- \Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[144]~81_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[144]~80_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~14\,
	sumout => \Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X73_Y31_N24
\Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[145]~93_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))
-- \Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[145]~93_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X73_Y31_N27
\Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[146]~105_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[146]~101_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~22\ ))
-- \Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[146]~105_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[146]~101_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X73_Y31_N30
\Div0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[147]~117_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~26\ ))
-- \Div0|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[147]~117_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~26\,
	sumout => \Div0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X73_Y31_N33
\Div0|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~29_sumout\)) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[148]~129_combout\) # (\Div0|auto_generated|divider|divider|StageOut[148]~122_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~30\ ))
-- \Div0|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Div0|auto_generated|divider|divider|op_10~29_sumout\)) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[148]~129_combout\) # (\Div0|auto_generated|divider|divider|StageOut[148]~122_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~30\,
	sumout => \Div0|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X73_Y31_N36
\Div0|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[149]~141_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~34\ ))
-- \Div0|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[149]~141_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_11~34\,
	sumout => \Div0|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~38\);

-- Location: LABCELL_X73_Y31_N39
\Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[150]~153_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[150]~143_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~153_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~38\,
	cout => \Div0|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X73_Y31_N42
\Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X74_Y31_N57
\Div0|auto_generated|divider|divider|StageOut[159]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[159]~132_combout\ = ( \Div0|auto_generated|divider|divider|op_10~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[159]~132_combout\);

-- Location: LABCELL_X73_Y32_N36
\Div0|auto_generated|divider|divider|StageOut[159]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[159]~142_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[149]~141_combout\ & ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[159]~142_combout\);

-- Location: LABCELL_X73_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[158]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[158]~130_combout\ = ( \Div0|auto_generated|divider|divider|op_10~29_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[148]~122_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[148]~129_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~29_sumout\ & ( (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[148]~122_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[148]~129_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[158]~130_combout\);

-- Location: LABCELL_X74_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[157]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[157]~111_combout\ = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[157]~111_combout\);

-- Location: MLABCELL_X72_Y31_N18
\Div0|auto_generated|divider|divider|StageOut[157]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[157]~118_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[147]~117_combout\ & ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[157]~118_combout\);

-- Location: LABCELL_X73_Y32_N39
\Div0|auto_generated|divider|divider|StageOut[156]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[156]~106_combout\ = ( \Div0|auto_generated|divider|divider|op_10~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[146]~101_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~105_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[146]~101_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[146]~105_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[156]~106_combout\);

-- Location: MLABCELL_X72_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[155]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[155]~90_combout\ = ( \Div0|auto_generated|divider|divider|op_10~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[155]~90_combout\);

-- Location: LABCELL_X75_Y31_N24
\Div0|auto_generated|divider|divider|StageOut[155]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[155]~94_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[145]~93_combout\ & ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[155]~94_combout\);

-- Location: LABCELL_X75_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[154]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[154]~82_combout\ = ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[144]~80_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[144]~81_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~13_sumout\ ) ) # ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[144]~80_combout\) # (\Div0|auto_generated|divider|divider|StageOut[144]~81_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111111111111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[154]~82_combout\);

-- Location: LABCELL_X75_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[153]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~69_combout\ = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~69_combout\);

-- Location: MLABCELL_X72_Y31_N15
\Div0|auto_generated|divider|divider|StageOut[153]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~70_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ & ( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~70_combout\);

-- Location: LABCELL_X73_Y32_N0
\Div0|auto_generated|divider|divider|op_12~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_12~42_cout\);

-- Location: LABCELL_X73_Y32_N3
\Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X73_Y32_N6
\Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))
-- \Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X73_Y32_N9
\Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[153]~70_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[153]~69_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~14\ ))
-- \Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[153]~70_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[153]~69_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X73_Y32_N12
\Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[154]~82_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))
-- \Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[154]~82_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X73_Y32_N15
\Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[155]~94_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[155]~90_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~22\ ))
-- \Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[155]~94_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[155]~90_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X73_Y32_N18
\Div0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[156]~106_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~26\ ))
-- \Div0|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[156]~106_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \Div0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X73_Y32_N21
\Div0|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[157]~118_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[157]~111_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~30\ ))
-- \Div0|auto_generated|divider|divider|op_12~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[157]~118_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[157]~111_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~30\,
	sumout => \Div0|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X73_Y32_N24
\Div0|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~130_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~34\ ))
-- \Div0|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~130_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_12~34\,
	sumout => \Div0|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X73_Y32_N27
\Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[159]~142_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[159]~132_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~132_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~142_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~38\,
	cout => \Div0|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X73_Y32_N30
\Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X73_Y31_N51
\Div0|auto_generated|divider|divider|StageOut[167]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[167]~119_combout\ = ( \Div0|auto_generated|divider|divider|op_11~29_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[157]~111_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[157]~118_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~29_sumout\ & ( (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[157]~111_combout\) # (\Div0|auto_generated|divider|divider|StageOut[157]~118_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[167]~119_combout\);

-- Location: LABCELL_X73_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[166]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[166]~100_combout\ = ( \Div0|auto_generated|divider|divider|op_11~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[166]~100_combout\);

-- Location: LABCELL_X73_Y32_N42
\Div0|auto_generated|divider|divider|StageOut[166]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[166]~107_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[156]~106_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[166]~107_combout\);

-- Location: LABCELL_X73_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[165]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[165]~95_combout\ = ( \Div0|auto_generated|divider|divider|op_11~21_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[155]~94_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[155]~90_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[155]~94_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[155]~90_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[165]~95_combout\);

-- Location: LABCELL_X73_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[164]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[164]~79_combout\ = ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[164]~79_combout\);

-- Location: LABCELL_X74_Y32_N54
\Div0|auto_generated|divider|divider|StageOut[164]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[164]~83_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[154]~82_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[164]~83_combout\);

-- Location: LABCELL_X73_Y31_N57
\Div0|auto_generated|divider|divider|StageOut[163]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[163]~71_combout\ = ( \Div0|auto_generated|divider|divider|op_11~13_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[153]~69_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[153]~70_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[153]~69_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[153]~70_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[163]~71_combout\);

-- Location: MLABCELL_X72_Y32_N51
\Div0|auto_generated|divider|divider|StageOut[162]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[162]~58_combout\ = ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[162]~58_combout\);

-- Location: MLABCELL_X72_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[162]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[162]~59_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[162]~59_combout\);

-- Location: LABCELL_X74_Y32_N12
\Div0|auto_generated|divider|divider|op_14~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_14~42_cout\);

-- Location: LABCELL_X74_Y32_N15
\Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X74_Y32_N18
\Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))
-- \Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X74_Y32_N21
\Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[162]~59_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[162]~58_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~14\ ))
-- \Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[162]~59_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[162]~58_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X74_Y32_N24
\Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[163]~71_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))
-- \Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[163]~71_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X74_Y32_N27
\Div0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[164]~83_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[164]~79_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~22\ ))
-- \Div0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[164]~83_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[164]~79_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~22\,
	sumout => \Div0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X74_Y32_N30
\Div0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[165]~95_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~26\ ))
-- \Div0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[165]~95_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~26\,
	sumout => \Div0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X74_Y32_N33
\Div0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[166]~107_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[166]~100_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~30\ ))
-- \Div0|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[166]~107_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[166]~100_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~30\,
	sumout => \Div0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X74_Y32_N36
\Div0|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[167]~119_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~34\ ))
-- \Div0|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[167]~119_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_14~34\,
	sumout => \Div0|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X73_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[168]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[168]~121_combout\ = ( !\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_11~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[168]~121_combout\);

-- Location: LABCELL_X73_Y32_N48
\Div0|auto_generated|divider|divider|StageOut[168]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[168]~131_combout\ = ( \Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[158]~130_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[168]~131_combout\);

-- Location: LABCELL_X74_Y32_N39
\Div0|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[168]~131_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[168]~121_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~131_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~38\,
	cout => \Div0|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X74_Y32_N42
\Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X74_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[177]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[177]~110_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[177]~110_combout\);

-- Location: LABCELL_X75_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[177]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[177]~120_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[167]~119_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[177]~120_combout\);

-- Location: LABCELL_X73_Y32_N54
\Div0|auto_generated|divider|divider|StageOut[176]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[176]~108_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[166]~107_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[166]~100_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[176]~108_combout\);

-- Location: LABCELL_X73_Y32_N51
\Div0|auto_generated|divider|divider|StageOut[175]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[175]~89_combout\ = ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[175]~89_combout\);

-- Location: LABCELL_X73_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[175]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[175]~96_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[165]~95_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[175]~96_combout\);

-- Location: LABCELL_X74_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[174]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[174]~84_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[164]~83_combout\) # (\Div0|auto_generated|divider|divider|StageOut[164]~79_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[174]~84_combout\);

-- Location: MLABCELL_X72_Y32_N42
\Div0|auto_generated|divider|divider|StageOut[173]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[173]~68_combout\ = ( \Div0|auto_generated|divider|divider|op_12~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[173]~68_combout\);

-- Location: MLABCELL_X72_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[173]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[173]~72_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[163]~71_combout\ & ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[173]~72_combout\);

-- Location: MLABCELL_X72_Y32_N30
\Div0|auto_generated|divider|divider|StageOut[172]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[172]~60_combout\ = ( \Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[162]~59_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[162]~58_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[162]~59_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[162]~58_combout\) ) ) ) # ( \Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[172]~60_combout\);

-- Location: MLABCELL_X72_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[171]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[171]~47_combout\ = ( \Div0|auto_generated|divider|divider|op_12~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[171]~47_combout\);

-- Location: MLABCELL_X72_Y32_N27
\Div0|auto_generated|divider|divider|StageOut[171]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[171]~48_combout\ = ( \Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[171]~48_combout\);

-- Location: LABCELL_X75_Y32_N18
\Div0|auto_generated|divider|divider|op_15~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_15~42_cout\);

-- Location: LABCELL_X75_Y32_N21
\Div0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_15~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X75_Y32_N24
\Div0|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))
-- \Div0|auto_generated|divider|divider|op_15~14\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~10\,
	sumout => \Div0|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X75_Y32_N27
\Div0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[171]~48_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[171]~47_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~14\ ))
-- \Div0|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[171]~48_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[171]~47_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~14\,
	sumout => \Div0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X75_Y32_N30
\Div0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[172]~60_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))
-- \Div0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[172]~60_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~18\,
	sumout => \Div0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X75_Y32_N33
\Div0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[173]~72_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[173]~68_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~22\ ))
-- \Div0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[173]~72_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[173]~68_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~22\,
	sumout => \Div0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X75_Y32_N36
\Div0|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[174]~84_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~26\ ))
-- \Div0|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[174]~84_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~26\,
	sumout => \Div0|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X75_Y32_N39
\Div0|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Div0|auto_generated|divider|divider|op_14~29_sumout\)) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[175]~96_combout\) # (\Div0|auto_generated|divider|divider|StageOut[175]~89_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~30\ ))
-- \Div0|auto_generated|divider|divider|op_15~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Div0|auto_generated|divider|divider|op_14~29_sumout\)) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[175]~96_combout\) # (\Div0|auto_generated|divider|divider|StageOut[175]~89_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~30\,
	sumout => \Div0|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~34\);

-- Location: LABCELL_X75_Y32_N42
\Div0|auto_generated|divider|divider|op_15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~108_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~34\ ))
-- \Div0|auto_generated|divider|divider|op_15~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~108_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_15~34\,
	sumout => \Div0|auto_generated|divider|divider|op_15~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~38\);

-- Location: LABCELL_X75_Y32_N45
\Div0|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Div0|auto_generated|divider|divider|op_14~37_sumout\)) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[177]~120_combout\) # (\Div0|auto_generated|divider|divider|StageOut[177]~110_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~110_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~120_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~38\,
	cout => \Div0|auto_generated|divider|divider|op_15~6_cout\);

-- Location: LABCELL_X75_Y32_N48
\Div0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X77_Y32_N9
\Div0|auto_generated|divider|divider|StageOut[186]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[186]~99_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[186]~99_combout\);

-- Location: LABCELL_X73_Y32_N45
\Div0|auto_generated|divider|divider|StageOut[186]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[186]~109_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[176]~108_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[186]~109_combout\);

-- Location: LABCELL_X77_Y32_N15
\Div0|auto_generated|divider|divider|StageOut[185]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[185]~97_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[175]~89_combout\) # (\Div0|auto_generated|divider|divider|StageOut[175]~96_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[185]~97_combout\);

-- Location: LABCELL_X74_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[184]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[184]~78_combout\ = ( \Div0|auto_generated|divider|divider|op_14~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[184]~78_combout\);

-- Location: LABCELL_X75_Y32_N9
\Div0|auto_generated|divider|divider|StageOut[184]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[184]~85_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[174]~84_combout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[184]~85_combout\);

-- Location: LABCELL_X77_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[183]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[183]~73_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[173]~72_combout\) # (\Div0|auto_generated|divider|divider|StageOut[173]~68_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[183]~73_combout\);

-- Location: LABCELL_X74_Y32_N9
\Div0|auto_generated|divider|divider|StageOut[182]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[182]~57_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[182]~57_combout\);

-- Location: LABCELL_X75_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[182]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[182]~61_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[172]~60_combout\ & ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[182]~61_combout\);

-- Location: LABCELL_X74_Y32_N51
\Div0|auto_generated|divider|divider|StageOut[181]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[181]~49_combout\ = ( \Div0|auto_generated|divider|divider|op_14~13_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[171]~48_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[171]~47_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[171]~48_combout\) 
-- # (\Div0|auto_generated|divider|divider|StageOut[171]~47_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[181]~49_combout\);

-- Location: LABCELL_X74_Y32_N48
\Div0|auto_generated|divider|divider|StageOut[180]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[180]~36_combout\ = ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[180]~36_combout\);

-- Location: LABCELL_X74_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[180]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[180]~37_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[180]~37_combout\);

-- Location: LABCELL_X77_Y32_N24
\Div0|auto_generated|divider|divider|op_16~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_16~42_cout\);

-- Location: LABCELL_X77_Y32_N27
\Div0|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_16~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X77_Y32_N30
\Div0|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_16~10\ ))
-- \Div0|auto_generated|divider|divider|op_16~14\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~10\,
	sumout => \Div0|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X77_Y32_N33
\Div0|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[180]~37_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[180]~36_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))
-- \Div0|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[180]~37_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[180]~36_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~14\,
	sumout => \Div0|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X77_Y32_N36
\Div0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[181]~49_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))
-- \Div0|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[181]~49_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~18\,
	sumout => \Div0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X77_Y32_N39
\Div0|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[182]~61_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[182]~57_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~22\ ))
-- \Div0|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[182]~61_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[182]~57_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~22\,
	sumout => \Div0|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X77_Y32_N42
\Div0|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[183]~73_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~26\ ))
-- \Div0|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[183]~73_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~26\,
	sumout => \Div0|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~30\);

-- Location: LABCELL_X77_Y32_N45
\Div0|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[184]~85_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[184]~78_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~30\ ))
-- \Div0|auto_generated|divider|divider|op_16~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[184]~85_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[184]~78_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~30\,
	sumout => \Div0|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~34\);

-- Location: LABCELL_X77_Y32_N48
\Div0|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[185]~97_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~34\ ))
-- \Div0|auto_generated|divider|divider|op_16~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[185]~97_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_16~34\,
	sumout => \Div0|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~38\);

-- Location: LABCELL_X77_Y32_N51
\Div0|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[186]~109_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[186]~99_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~99_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~109_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~38\,
	cout => \Div0|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X77_Y32_N54
\Div0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: MLABCELL_X78_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[195]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[195]~88_combout\ = ( \Div0|auto_generated|divider|divider|op_15~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[195]~88_combout\);

-- Location: MLABCELL_X78_Y32_N36
\Div0|auto_generated|divider|divider|StageOut[195]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[195]~98_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[185]~97_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[195]~98_combout\);

-- Location: LABCELL_X75_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[194]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[184]~85_combout\ & ( (\Div0|auto_generated|divider|divider|op_15~29_sumout\) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[184]~85_combout\ & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[184]~78_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[194]~86_combout\);

-- Location: LABCELL_X75_Y32_N15
\Div0|auto_generated|divider|divider|StageOut[193]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[193]~67_combout\ = ( \Div0|auto_generated|divider|divider|op_15~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[193]~67_combout\);

-- Location: LABCELL_X77_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[193]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[193]~74_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[183]~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[193]~74_combout\);

-- Location: LABCELL_X75_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[192]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[192]~62_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[182]~61_combout\) # (\Div0|auto_generated|divider|divider|StageOut[182]~57_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[192]~62_combout\);

-- Location: LABCELL_X75_Y32_N54
\Div0|auto_generated|divider|divider|StageOut[191]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[191]~46_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[191]~46_combout\);

-- Location: MLABCELL_X78_Y32_N51
\Div0|auto_generated|divider|divider|StageOut[191]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[191]~50_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[181]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[191]~50_combout\);

-- Location: MLABCELL_X78_Y32_N42
\Div0|auto_generated|divider|divider|StageOut[190]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[190]~38_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[180]~37_combout\) # (\Div0|auto_generated|divider|divider|StageOut[180]~36_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[190]~38_combout\);

-- Location: MLABCELL_X84_Y32_N15
\Div0|auto_generated|divider|divider|StageOut[189]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[189]~25_combout\ = ( !\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_15~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[189]~25_combout\);

-- Location: MLABCELL_X72_Y32_N39
\Div0|auto_generated|divider|divider|StageOut[189]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[189]~26_combout\ = ( \Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[189]~26_combout\);

-- Location: MLABCELL_X78_Y32_N0
\Div0|auto_generated|divider|divider|op_17~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_17~42_cout\);

-- Location: MLABCELL_X78_Y32_N3
\Div0|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_17~10\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~10\);

-- Location: MLABCELL_X78_Y32_N6
\Div0|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~10\ ))
-- \Div0|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~10\,
	sumout => \Div0|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~14\);

-- Location: MLABCELL_X78_Y32_N9
\Div0|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[189]~26_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[189]~25_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_17~14\ ))
-- \Div0|auto_generated|divider|divider|op_17~18\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[189]~26_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[189]~25_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~14\,
	sumout => \Div0|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~18\);

-- Location: MLABCELL_X78_Y32_N12
\Div0|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[190]~38_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~18\ ))
-- \Div0|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[190]~38_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~18\,
	sumout => \Div0|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~22\);

-- Location: MLABCELL_X78_Y32_N15
\Div0|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[191]~50_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[191]~46_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~22\ ))
-- \Div0|auto_generated|divider|divider|op_17~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[191]~50_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[191]~46_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~22\,
	sumout => \Div0|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~26\);

-- Location: MLABCELL_X78_Y32_N18
\Div0|auto_generated|divider|divider|op_17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[192]~62_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~26\ ))
-- \Div0|auto_generated|divider|divider|op_17~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[192]~62_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~26\,
	sumout => \Div0|auto_generated|divider|divider|op_17~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~30\);

-- Location: MLABCELL_X78_Y32_N21
\Div0|auto_generated|divider|divider|op_17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[193]~74_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[193]~67_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~30\ ))
-- \Div0|auto_generated|divider|divider|op_17~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[193]~74_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[193]~67_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~30\,
	sumout => \Div0|auto_generated|divider|divider|op_17~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~34\);

-- Location: MLABCELL_X78_Y32_N24
\Div0|auto_generated|divider|divider|op_17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~37_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[194]~86_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~34\ ))
-- \Div0|auto_generated|divider|divider|op_17~38\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[194]~86_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_17~34\,
	sumout => \Div0|auto_generated|divider|divider|op_17~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~38\);

-- Location: MLABCELL_X78_Y32_N27
\Div0|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[195]~98_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[195]~88_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~88_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~98_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~38\,
	cout => \Div0|auto_generated|divider|divider|op_17~6_cout\);

-- Location: MLABCELL_X78_Y32_N30
\Div0|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: MLABCELL_X78_Y32_N48
\Div0|auto_generated|divider|divider|StageOut[204]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[204]~77_combout\ = ( \Div0|auto_generated|divider|divider|op_16~33_sumout\ & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[204]~77_combout\);

-- Location: LABCELL_X75_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[204]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[204]~87_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[204]~87_combout\);

-- Location: LABCELL_X77_Y32_N18
\Div0|auto_generated|divider|divider|StageOut[203]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[203]~75_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~29_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[193]~67_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[193]~74_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~29_sumout\ ) ) # ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_16~29_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[193]~67_combout\) # (\Div0|auto_generated|divider|divider|StageOut[193]~74_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111111111111111111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[203]~75_combout\);

-- Location: LABCELL_X77_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[202]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[202]~56_combout\ = ( \Div0|auto_generated|divider|divider|op_16~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[202]~56_combout\);

-- Location: LABCELL_X79_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[202]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[202]~63_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[192]~62_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[202]~63_combout\);

-- Location: MLABCELL_X78_Y32_N54
\Div0|auto_generated|divider|divider|StageOut[201]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[201]~51_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[191]~50_combout\) # (\Div0|auto_generated|divider|divider|StageOut[191]~46_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[201]~51_combout\);

-- Location: LABCELL_X79_Y32_N9
\Div0|auto_generated|divider|divider|StageOut[200]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[200]~35_combout\ = ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[200]~35_combout\);

-- Location: LABCELL_X79_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[200]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[200]~39_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[190]~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[200]~39_combout\);

-- Location: MLABCELL_X84_Y32_N30
\Div0|auto_generated|divider|divider|StageOut[199]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[199]~27_combout\ = ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[189]~26_combout\) # (\Div0|auto_generated|divider|divider|StageOut[189]~25_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[199]~27_combout\);

-- Location: LABCELL_X77_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[198]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[198]~14_combout\ = (\Div0|auto_generated|divider|divider|op_16~9_sumout\ & !\Div0|auto_generated|divider|divider|op_16~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[198]~14_combout\);

-- Location: LABCELL_X79_Y30_N33
\Div0|auto_generated|divider|divider|StageOut[198]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[198]~15_combout\ = ( \Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ & ( \Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[198]~15_combout\);

-- Location: LABCELL_X79_Y32_N24
\Div0|auto_generated|divider|divider|op_18~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_18~42_cout\);

-- Location: LABCELL_X79_Y32_N27
\Div0|auto_generated|divider|divider|op_18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~37_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_18~38\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_18~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~38\);

-- Location: LABCELL_X79_Y32_N30
\Div0|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_18~38\ ))
-- \Div0|auto_generated|divider|divider|op_18~10\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~38\,
	sumout => \Div0|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X79_Y32_N33
\Div0|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Div0|auto_generated|divider|divider|op_17~13_sumout\)) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[198]~15_combout\) # (\Div0|auto_generated|divider|divider|StageOut[198]~14_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~10\ ))
-- \Div0|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Div0|auto_generated|divider|divider|op_17~13_sumout\)) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[198]~15_combout\) # (\Div0|auto_generated|divider|divider|StageOut[198]~14_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~10\,
	sumout => \Div0|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~14\);

-- Location: LABCELL_X79_Y32_N36
\Div0|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[199]~27_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~14\ ))
-- \Div0|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[199]~27_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~14\,
	sumout => \Div0|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X79_Y32_N39
\Div0|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[200]~39_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[200]~35_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~18\ ))
-- \Div0|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[200]~39_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[200]~35_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~18\,
	sumout => \Div0|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X79_Y32_N42
\Div0|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[201]~51_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~22\ ))
-- \Div0|auto_generated|divider|divider|op_18~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[201]~51_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~22\,
	sumout => \Div0|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X79_Y32_N45
\Div0|auto_generated|divider|divider|op_18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[202]~63_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[202]~56_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~26\ ))
-- \Div0|auto_generated|divider|divider|op_18~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[202]~63_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[202]~56_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~26\,
	sumout => \Div0|auto_generated|divider|divider|op_18~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~30\);

-- Location: LABCELL_X79_Y32_N48
\Div0|auto_generated|divider|divider|op_18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[203]~75_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~30\ ))
-- \Div0|auto_generated|divider|divider|op_18~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[203]~75_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_18~30\,
	sumout => \Div0|auto_generated|divider|divider|op_18~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~34\);

-- Location: LABCELL_X79_Y32_N51
\Div0|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~37_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[204]~87_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[204]~77_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~77_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~87_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~34\,
	cout => \Div0|auto_generated|divider|divider|op_18~6_cout\);

-- Location: LABCELL_X79_Y32_N54
\Div0|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: LABCELL_X79_Y32_N18
\Div0|auto_generated|divider|divider|StageOut[213]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[213]~66_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[213]~66_combout\);

-- Location: LABCELL_X80_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[213]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[213]~76_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[203]~75_combout\ & ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[213]~76_combout\);

-- Location: MLABCELL_X78_Y32_N45
\Div0|auto_generated|divider|divider|StageOut[212]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[212]~64_combout\ = ( \Div0|auto_generated|divider|divider|op_17~29_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_17~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[202]~63_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[202]~56_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~29_sumout\ & ( (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[202]~63_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[202]~56_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[212]~64_combout\);

-- Location: MLABCELL_X78_Y32_N39
\Div0|auto_generated|divider|divider|StageOut[211]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[211]~45_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[211]~45_combout\);

-- Location: LABCELL_X80_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[211]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[211]~52_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[201]~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[211]~52_combout\);

-- Location: LABCELL_X79_Y32_N15
\Div0|auto_generated|divider|divider|StageOut[210]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[210]~40_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[200]~39_combout\) # (\Div0|auto_generated|divider|divider|StageOut[200]~35_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[210]~40_combout\);

-- Location: LABCELL_X79_Y32_N21
\Div0|auto_generated|divider|divider|StageOut[209]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[209]~24_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[209]~24_combout\);

-- Location: MLABCELL_X84_Y32_N27
\Div0|auto_generated|divider|divider|StageOut[209]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[209]~28_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[199]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[209]~28_combout\);

-- Location: LABCELL_X80_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[208]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[208]~16_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[198]~15_combout\) # (\Div0|auto_generated|divider|divider|StageOut[198]~14_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[208]~16_combout\);

-- Location: MLABCELL_X84_Y32_N18
\Div0|auto_generated|divider|divider|StageOut[207]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[207]~3_combout\ = ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_17~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[207]~3_combout\);

-- Location: MLABCELL_X84_Y32_N51
\Div0|auto_generated|divider|divider|StageOut[207]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[207]~4_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[207]~4_combout\);

-- Location: LABCELL_X80_Y32_N24
\Div0|auto_generated|divider|divider|op_19~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_19~42_cout\);

-- Location: LABCELL_X80_Y32_N27
\Div0|auto_generated|divider|divider|op_19~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~37_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_19~38\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_19~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~38\);

-- Location: LABCELL_X80_Y32_N30
\Div0|auto_generated|divider|divider|op_19~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~38\ ))
-- \Div0|auto_generated|divider|divider|op_19~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~38\,
	sumout => \Div0|auto_generated|divider|divider|op_19~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~34\);

-- Location: LABCELL_X80_Y32_N33
\Div0|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[207]~4_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[207]~3_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~34\ ))
-- \Div0|auto_generated|divider|divider|op_19~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[207]~4_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[207]~3_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~34\,
	sumout => \Div0|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X80_Y32_N36
\Div0|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~10\ ))
-- \Div0|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~10\,
	sumout => \Div0|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~14\);

-- Location: LABCELL_X80_Y32_N39
\Div0|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[209]~28_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[209]~24_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~14\ ))
-- \Div0|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[209]~28_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[209]~24_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~14\,
	sumout => \Div0|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X80_Y32_N42
\Div0|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[210]~40_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~18\ ))
-- \Div0|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[210]~40_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~18\,
	sumout => \Div0|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X80_Y32_N45
\Div0|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[211]~52_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[211]~45_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~22\ ))
-- \Div0|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[211]~52_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[211]~45_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~22\,
	sumout => \Div0|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X80_Y32_N48
\Div0|auto_generated|divider|divider|op_19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[212]~64_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~26\ ))
-- \Div0|auto_generated|divider|divider|op_19~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[212]~64_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_19~26\,
	sumout => \Div0|auto_generated|divider|divider|op_19~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~30\);

-- Location: LABCELL_X80_Y32_N51
\Div0|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[213]~76_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[213]~66_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~66_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~76_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~30\,
	cout => \Div0|auto_generated|divider|divider|op_19~6_cout\);

-- Location: LABCELL_X80_Y32_N54
\Div0|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X80_Y32_N9
\Div0|auto_generated|divider|divider|StageOut[222]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[222]~55_combout\ = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[222]~55_combout\);

-- Location: LABCELL_X81_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[222]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[222]~65_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[212]~64_combout\ & ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[222]~65_combout\);

-- Location: LABCELL_X81_Y32_N9
\Div0|auto_generated|divider|divider|StageOut[221]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[221]~53_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[211]~45_combout\) # (\Div0|auto_generated|divider|divider|StageOut[211]~52_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[221]~53_combout\);

-- Location: LABCELL_X80_Y32_N18
\Div0|auto_generated|divider|divider|StageOut[220]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[220]~34_combout\ = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[220]~34_combout\);

-- Location: LABCELL_X79_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[220]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[220]~41_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[210]~40_combout\ & ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[220]~41_combout\);

-- Location: LABCELL_X81_Y32_N18
\Div0|auto_generated|divider|divider|StageOut[219]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[219]~29_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[209]~24_combout\) # (\Div0|auto_generated|divider|divider|StageOut[209]~28_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[219]~29_combout\);

-- Location: LABCELL_X79_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[218]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[218]~13_combout\ = ( \Div0|auto_generated|divider|divider|op_18~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[218]~13_combout\);

-- Location: LABCELL_X80_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[218]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[218]~17_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[208]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[218]~17_combout\);

-- Location: MLABCELL_X84_Y32_N21
\Div0|auto_generated|divider|divider|StageOut[217]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[217]~5_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[207]~3_combout\) # (\Div0|auto_generated|divider|divider|StageOut[207]~4_combout\) ) 
-- ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[217]~5_combout\);

-- Location: LABCELL_X81_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[216]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[216]~221_combout\ = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_18~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[216]~221_combout\);

-- Location: MLABCELL_X84_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[216]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[216]~222_combout\ = ( \Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[216]~222_combout\);

-- Location: LABCELL_X81_Y32_N24
\Div0|auto_generated|divider|divider|op_20~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_20~42_cout\);

-- Location: LABCELL_X81_Y32_N27
\Div0|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_20~38\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~38\);

-- Location: LABCELL_X81_Y32_N30
\Div0|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~38\ ))
-- \Div0|auto_generated|divider|divider|op_20~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~38\,
	sumout => \Div0|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~34\);

-- Location: LABCELL_X81_Y32_N33
\Div0|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[216]~222_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[216]~221_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~34\ ))
-- \Div0|auto_generated|divider|divider|op_20~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[216]~222_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[216]~221_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~34\,
	sumout => \Div0|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~30\);

-- Location: LABCELL_X81_Y32_N36
\Div0|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~30\ ))
-- \Div0|auto_generated|divider|divider|op_20~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~30\,
	sumout => \Div0|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~10\);

-- Location: LABCELL_X81_Y32_N39
\Div0|auto_generated|divider|divider|op_20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~10\ ))
-- \Div0|auto_generated|divider|divider|op_20~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~10\,
	sumout => \Div0|auto_generated|divider|divider|op_20~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~14\);

-- Location: LABCELL_X81_Y32_N42
\Div0|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[219]~29_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~14\ ))
-- \Div0|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[219]~29_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~14\,
	sumout => \Div0|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~18\);

-- Location: LABCELL_X81_Y32_N45
\Div0|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[220]~41_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[220]~34_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~18\ ))
-- \Div0|auto_generated|divider|divider|op_20~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[220]~41_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[220]~34_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~18\,
	sumout => \Div0|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~22\);

-- Location: LABCELL_X81_Y32_N48
\Div0|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[221]~53_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~22\ ))
-- \Div0|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~25_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[221]~53_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_20~22\,
	sumout => \Div0|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~26\);

-- Location: LABCELL_X81_Y32_N51
\Div0|auto_generated|divider|divider|op_20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~29_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[222]~65_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[222]~55_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~55_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~65_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~26\,
	cout => \Div0|auto_generated|divider|divider|op_20~6_cout\);

-- Location: LABCELL_X81_Y32_N54
\Div0|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_20~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: LABCELL_X81_Y32_N15
\Div0|auto_generated|divider|divider|StageOut[231]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[231]~44_combout\ = ( \Div0|auto_generated|divider|divider|op_19~25_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[231]~44_combout\);

-- Location: MLABCELL_X82_Y32_N45
\Div0|auto_generated|divider|divider|StageOut[231]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[231]~54_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[221]~53_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[231]~54_combout\);

-- Location: LABCELL_X80_Y32_N15
\Div0|auto_generated|divider|divider|StageOut[230]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[230]~42_combout\ = ( \Div0|auto_generated|divider|divider|op_19~21_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[220]~34_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[220]~41_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~21_sumout\ & ( (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[220]~34_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[220]~41_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[230]~42_combout\);

-- Location: LABCELL_X81_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[229]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[229]~23_combout\ = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[229]~23_combout\);

-- Location: LABCELL_X81_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[229]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[229]~30_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[219]~29_combout\ & ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[229]~30_combout\);

-- Location: MLABCELL_X82_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[228]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[228]~18_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[218]~17_combout\) # (\Div0|auto_generated|divider|divider|StageOut[218]~13_combout\) 
-- ) ) # ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[228]~18_combout\);

-- Location: LABCELL_X83_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[227]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[227]~2_combout\ = ( \Div0|auto_generated|divider|divider|op_19~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[227]~2_combout\);

-- Location: MLABCELL_X84_Y32_N48
\Div0|auto_generated|divider|divider|StageOut[227]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[227]~6_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[217]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[227]~6_combout\);

-- Location: MLABCELL_X84_Y32_N54
\Div0|auto_generated|divider|divider|StageOut[226]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[226]~223_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[216]~221_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[216]~222_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[226]~223_combout\);

-- Location: MLABCELL_X84_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[225]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[225]~230_combout\ = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_19~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[225]~230_combout\);

-- Location: MLABCELL_X84_Y32_N9
\Div0|auto_generated|divider|divider|StageOut[225]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[225]~231_combout\ = ( \Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[225]~231_combout\);

-- Location: MLABCELL_X82_Y32_N6
\Div0|auto_generated|divider|divider|op_21~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_21~42_cout\);

-- Location: MLABCELL_X82_Y32_N9
\Div0|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_21~38\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~38\);

-- Location: MLABCELL_X82_Y32_N12
\Div0|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~38\ ))
-- \Div0|auto_generated|divider|divider|op_21~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~38\,
	sumout => \Div0|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~34\);

-- Location: MLABCELL_X82_Y32_N15
\Div0|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[225]~231_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[225]~230_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~34\ ))
-- \Div0|auto_generated|divider|divider|op_21~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[225]~231_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[225]~230_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~34\,
	sumout => \Div0|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~30\);

-- Location: MLABCELL_X82_Y32_N18
\Div0|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[226]~223_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~30\ ))
-- \Div0|auto_generated|divider|divider|op_21~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[226]~223_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~30\,
	sumout => \Div0|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~26\);

-- Location: MLABCELL_X82_Y32_N21
\Div0|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[227]~6_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[227]~2_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~26\ ))
-- \Div0|auto_generated|divider|divider|op_21~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[227]~6_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[227]~2_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~26\,
	sumout => \Div0|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~10\);

-- Location: MLABCELL_X82_Y32_N24
\Div0|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~10\ ))
-- \Div0|auto_generated|divider|divider|op_21~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~10\,
	sumout => \Div0|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~14\);

-- Location: MLABCELL_X82_Y32_N27
\Div0|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[229]~30_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[229]~23_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~14\ ))
-- \Div0|auto_generated|divider|divider|op_21~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[229]~30_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[229]~23_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~14\,
	sumout => \Div0|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~18\);

-- Location: MLABCELL_X82_Y32_N30
\Div0|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[230]~42_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~18\ ))
-- \Div0|auto_generated|divider|divider|op_21~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[230]~42_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_21~18\,
	sumout => \Div0|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~22\);

-- Location: MLABCELL_X82_Y32_N33
\Div0|auto_generated|divider|divider|op_21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[231]~54_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[231]~44_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~44_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~54_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~22\,
	cout => \Div0|auto_generated|divider|divider|op_21~6_cout\);

-- Location: MLABCELL_X82_Y32_N36
\Div0|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_21~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_21~1_sumout\);

-- Location: MLABCELL_X82_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[240]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[240]~33_combout\ = ( \Div0|auto_generated|divider|divider|op_20~21_sumout\ & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[240]~33_combout\);

-- Location: LABCELL_X80_Y32_N21
\Div0|auto_generated|divider|divider|StageOut[240]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[240]~43_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[230]~42_combout\ & ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[240]~43_combout\);

-- Location: MLABCELL_X82_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[239]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[239]~31_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[229]~23_combout\ & ( (\Div0|auto_generated|divider|divider|op_20~17_sumout\) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|StageOut[229]~23_combout\ & ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Div0|auto_generated|divider|divider|op_20~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[229]~30_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[239]~31_combout\);

-- Location: MLABCELL_X82_Y32_N42
\Div0|auto_generated|divider|divider|StageOut[238]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[238]~12_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[238]~12_combout\);

-- Location: MLABCELL_X82_Y32_N54
\Div0|auto_generated|divider|divider|StageOut[238]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[238]~19_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[228]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[238]~19_combout\);

-- Location: LABCELL_X83_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[237]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[237]~7_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[227]~2_combout\) # (\Div0|auto_generated|divider|divider|StageOut[227]~6_combout\) ) 
-- ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[237]~7_combout\);

-- Location: LABCELL_X81_Y32_N21
\Div0|auto_generated|divider|divider|StageOut[236]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[236]~220_combout\ = ( \Div0|auto_generated|divider|divider|op_20~29_sumout\ & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[236]~220_combout\);

-- Location: MLABCELL_X84_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[236]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[236]~224_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[226]~223_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[236]~224_combout\);

-- Location: LABCELL_X83_Y32_N51
\Div0|auto_generated|divider|divider|StageOut[235]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[235]~232_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[225]~231_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[225]~230_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[235]~232_combout\);

-- Location: MLABCELL_X84_Y32_N57
\Div0|auto_generated|divider|divider|StageOut[234]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[234]~276_combout\ = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_20~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[234]~276_combout\);

-- Location: MLABCELL_X84_Y32_N36
\Div0|auto_generated|divider|divider|StageOut[234]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[234]~277_combout\ = ( \Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[234]~277_combout\);

-- Location: LABCELL_X83_Y32_N6
\Div0|auto_generated|divider|divider|op_22~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_22~42_cout\);

-- Location: LABCELL_X83_Y32_N9
\Div0|auto_generated|divider|divider|op_22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~37_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_22~38\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_22~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~38\);

-- Location: LABCELL_X83_Y32_N12
\Div0|auto_generated|divider|divider|op_22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~33_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_22~38\ ))
-- \Div0|auto_generated|divider|divider|op_22~34\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( \Div0|auto_generated|divider|divider|op_22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~38\,
	sumout => \Div0|auto_generated|divider|divider|op_22~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~34\);

-- Location: LABCELL_X83_Y32_N15
\Div0|auto_generated|divider|divider|op_22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[234]~277_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[234]~276_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~34\ ))
-- \Div0|auto_generated|divider|divider|op_22~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[234]~277_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[234]~276_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~34\,
	sumout => \Div0|auto_generated|divider|divider|op_22~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~30\);

-- Location: LABCELL_X83_Y32_N18
\Div0|auto_generated|divider|divider|op_22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[235]~232_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~30\ ))
-- \Div0|auto_generated|divider|divider|op_22~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[235]~232_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~30\,
	sumout => \Div0|auto_generated|divider|divider|op_22~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~26\);

-- Location: LABCELL_X83_Y32_N21
\Div0|auto_generated|divider|divider|op_22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[236]~224_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[236]~220_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~26\ ))
-- \Div0|auto_generated|divider|divider|op_22~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[236]~224_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[236]~220_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~26\,
	sumout => \Div0|auto_generated|divider|divider|op_22~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~22\);

-- Location: LABCELL_X83_Y32_N24
\Div0|auto_generated|divider|divider|op_22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~22\ ))
-- \Div0|auto_generated|divider|divider|op_22~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~22\,
	sumout => \Div0|auto_generated|divider|divider|op_22~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~10\);

-- Location: LABCELL_X83_Y32_N27
\Div0|auto_generated|divider|divider|op_22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[238]~19_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~10\ ))
-- \Div0|auto_generated|divider|divider|op_22~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[238]~19_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~10\,
	sumout => \Div0|auto_generated|divider|divider|op_22~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~14\);

-- Location: LABCELL_X83_Y32_N30
\Div0|auto_generated|divider|divider|op_22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[239]~31_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~14\ ))
-- \Div0|auto_generated|divider|divider|op_22~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[239]~31_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_22~14\,
	sumout => \Div0|auto_generated|divider|divider|op_22~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~18\);

-- Location: LABCELL_X83_Y32_N33
\Div0|auto_generated|divider|divider|op_22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[240]~43_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[240]~33_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~33_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~43_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~18\,
	cout => \Div0|auto_generated|divider|divider|op_22~6_cout\);

-- Location: LABCELL_X83_Y32_N36
\Div0|auto_generated|divider|divider|op_22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_22~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_22~1_sumout\);

-- Location: LABCELL_X83_Y31_N42
\Div0|auto_generated|divider|divider|StageOut[258]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[258]~11_combout\ = ( \Div0|auto_generated|divider|divider|op_22~13_sumout\ & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[258]~11_combout\);

-- Location: MLABCELL_X82_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[249]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[249]~22_combout\ = ( \Div0|auto_generated|divider|divider|op_21~17_sumout\ & ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[249]~22_combout\);

-- Location: MLABCELL_X82_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[249]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[249]~32_combout\ = (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[239]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[249]~32_combout\);

-- Location: MLABCELL_X82_Y32_N48
\Div0|auto_generated|divider|divider|StageOut[248]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[248]~20_combout\ = ( \Div0|auto_generated|divider|divider|op_21~13_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[238]~19_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[238]~12_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[238]~19_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[248]~20_combout\);

-- Location: MLABCELL_X82_Y32_N51
\Div0|auto_generated|divider|divider|StageOut[247]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[247]~1_combout\ = ( \Div0|auto_generated|divider|divider|op_21~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[247]~1_combout\);

-- Location: LABCELL_X83_Y32_N3
\Div0|auto_generated|divider|divider|StageOut[247]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[247]~8_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[237]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[247]~8_combout\);

-- Location: LABCELL_X83_Y32_N54
\Div0|auto_generated|divider|divider|StageOut[246]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[246]~225_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[236]~220_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[236]~224_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[246]~225_combout\);

-- Location: MLABCELL_X82_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[245]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[245]~229_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[245]~229_combout\);

-- Location: MLABCELL_X82_Y31_N57
\Div0|auto_generated|divider|divider|StageOut[245]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[245]~233_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[235]~232_combout\ & ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[245]~233_combout\);

-- Location: MLABCELL_X84_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[244]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[244]~278_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[234]~276_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[234]~277_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[244]~278_combout\);

-- Location: LABCELL_X83_Y32_N42
\Div0|auto_generated|divider|divider|StageOut[243]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[243]~282_combout\ = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_21~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[243]~282_combout\);

-- Location: MLABCELL_X82_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[243]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[243]~283_combout\ = ( \Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[243]~283_combout\);

-- Location: MLABCELL_X82_Y31_N18
\Div0|auto_generated|divider|divider|op_23~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_23~42_cout\);

-- Location: MLABCELL_X82_Y31_N21
\Div0|auto_generated|divider|divider|op_23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~37_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_23~38\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_23~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~38\);

-- Location: MLABCELL_X82_Y31_N24
\Div0|auto_generated|divider|divider|op_23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~38\ ))
-- \Div0|auto_generated|divider|divider|op_23~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~38\,
	sumout => \Div0|auto_generated|divider|divider|op_23~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~34\);

-- Location: MLABCELL_X82_Y31_N27
\Div0|auto_generated|divider|divider|op_23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[243]~283_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[243]~282_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~34\ ))
-- \Div0|auto_generated|divider|divider|op_23~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[243]~283_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[243]~282_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~34\,
	sumout => \Div0|auto_generated|divider|divider|op_23~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~30\);

-- Location: MLABCELL_X82_Y31_N30
\Div0|auto_generated|divider|divider|op_23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[244]~278_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~30\ ))
-- \Div0|auto_generated|divider|divider|op_23~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[244]~278_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~30\,
	sumout => \Div0|auto_generated|divider|divider|op_23~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~26\);

-- Location: MLABCELL_X82_Y31_N33
\Div0|auto_generated|divider|divider|op_23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[245]~233_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[245]~229_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~26\ ))
-- \Div0|auto_generated|divider|divider|op_23~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[245]~233_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[245]~229_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~26\,
	sumout => \Div0|auto_generated|divider|divider|op_23~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~22\);

-- Location: MLABCELL_X82_Y31_N36
\Div0|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[246]~225_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~22\ ))
-- \Div0|auto_generated|divider|divider|op_23~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[246]~225_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~22\,
	sumout => \Div0|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~18\);

-- Location: MLABCELL_X82_Y31_N39
\Div0|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~18\ ))
-- \Div0|auto_generated|divider|divider|op_23~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~18\,
	sumout => \Div0|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~10\);

-- Location: MLABCELL_X82_Y31_N42
\Div0|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~10\ ))
-- \Div0|auto_generated|divider|divider|op_23~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_23~10\,
	sumout => \Div0|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~14\);

-- Location: MLABCELL_X82_Y31_N45
\Div0|auto_generated|divider|divider|op_23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[249]~32_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[249]~22_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~14\,
	cout => \Div0|auto_generated|divider|divider|op_23~6_cout\);

-- Location: MLABCELL_X82_Y31_N48
\Div0|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_23~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_23~1_sumout\);

-- Location: LABCELL_X83_Y31_N54
\Div0|auto_generated|divider|divider|StageOut[258]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[258]~21_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[248]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[258]~21_combout\);

-- Location: LABCELL_X83_Y32_N45
\Div0|auto_generated|divider|divider|StageOut[257]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[257]~9_combout\ = ( \Div0|auto_generated|divider|divider|op_22~9_sumout\ & ( ((!\Div0|auto_generated|divider|divider|op_22~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[247]~8_combout\)) # 
-- (\Div0|auto_generated|divider|divider|StageOut[247]~1_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~9_sumout\ & ( (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[247]~8_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[257]~9_combout\);

-- Location: LABCELL_X83_Y32_N48
\Div0|auto_generated|divider|divider|StageOut[256]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[256]~219_combout\ = ( \Div0|auto_generated|divider|divider|op_22~21_sumout\ & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[256]~219_combout\);

-- Location: LABCELL_X83_Y31_N45
\Div0|auto_generated|divider|divider|StageOut[256]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[256]~226_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[246]~225_combout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[256]~226_combout\);

-- Location: LABCELL_X83_Y31_N51
\Div0|auto_generated|divider|divider|StageOut[255]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[255]~234_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[245]~229_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[245]~233_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[255]~234_combout\);

-- Location: MLABCELL_X84_Y32_N39
\Div0|auto_generated|divider|divider|StageOut[254]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[254]~275_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[254]~275_combout\);

-- Location: MLABCELL_X84_Y32_N45
\Div0|auto_generated|divider|divider|StageOut[254]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[254]~279_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[244]~278_combout\ & ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[254]~279_combout\);

-- Location: LABCELL_X83_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[253]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[253]~284_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[243]~282_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[243]~283_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[253]~284_combout\);

-- Location: MLABCELL_X84_Y32_N42
\Div0|auto_generated|divider|divider|StageOut[252]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[252]~286_combout\ = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_22~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[252]~286_combout\);

-- Location: MLABCELL_X84_Y32_N33
\Div0|auto_generated|divider|divider|StageOut[252]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[252]~287_combout\ = ( \Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[252]~287_combout\);

-- Location: LABCELL_X83_Y31_N6
\Div0|auto_generated|divider|divider|op_25~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_25~42_cout\);

-- Location: LABCELL_X83_Y31_N9
\Div0|auto_generated|divider|divider|op_25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~37_sumout\ = SUM(( \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~42_cout\ ))
-- \Div0|auto_generated|divider|divider|op_25~38\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~42_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_25~37_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~38\);

-- Location: LABCELL_X83_Y31_N12
\Div0|auto_generated|divider|divider|op_25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~33_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~38\ ))
-- \Div0|auto_generated|divider|divider|op_25~34\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~38\,
	sumout => \Div0|auto_generated|divider|divider|op_25~33_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~34\);

-- Location: LABCELL_X83_Y31_N15
\Div0|auto_generated|divider|divider|op_25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~29_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[252]~287_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[252]~286_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~34\ ))
-- \Div0|auto_generated|divider|divider|op_25~30\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[252]~287_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[252]~286_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~34\,
	sumout => \Div0|auto_generated|divider|divider|op_25~29_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~30\);

-- Location: LABCELL_X83_Y31_N18
\Div0|auto_generated|divider|divider|op_25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[253]~284_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~30\ ))
-- \Div0|auto_generated|divider|divider|op_25~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[253]~284_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~30\,
	sumout => \Div0|auto_generated|divider|divider|op_25~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~26\);

-- Location: LABCELL_X83_Y31_N21
\Div0|auto_generated|divider|divider|op_25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[254]~279_combout\) # (\Div0|auto_generated|divider|divider|StageOut[254]~275_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~26\ ))
-- \Div0|auto_generated|divider|divider|op_25~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~25_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[254]~279_combout\) # (\Div0|auto_generated|divider|divider|StageOut[254]~275_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~26\,
	sumout => \Div0|auto_generated|divider|divider|op_25~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~22\);

-- Location: LABCELL_X83_Y31_N24
\Div0|auto_generated|divider|divider|op_25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[255]~234_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~22\ ))
-- \Div0|auto_generated|divider|divider|op_25~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[255]~234_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~22\,
	sumout => \Div0|auto_generated|divider|divider|op_25~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~18\);

-- Location: LABCELL_X83_Y31_N27
\Div0|auto_generated|divider|divider|op_25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[256]~226_combout\) # (\Div0|auto_generated|divider|divider|StageOut[256]~219_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~18\ ))
-- \Div0|auto_generated|divider|divider|op_25~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Div0|auto_generated|divider|divider|op_23~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[256]~226_combout\) # (\Div0|auto_generated|divider|divider|StageOut[256]~219_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~18\,
	sumout => \Div0|auto_generated|divider|divider|op_25~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~14\);

-- Location: LABCELL_X83_Y31_N30
\Div0|auto_generated|divider|divider|op_25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~14\ ))
-- \Div0|auto_generated|divider|divider|op_25~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_25~14\,
	sumout => \Div0|auto_generated|divider|divider|op_25~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_25~10\);

-- Location: LABCELL_X83_Y31_N33
\Div0|auto_generated|divider|divider|op_25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[258]~21_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[258]~11_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~10\,
	cout => \Div0|auto_generated|divider|divider|op_25~6_cout\);

-- Location: LABCELL_X83_Y31_N36
\Div0|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_25~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_25~1_sumout\);

-- Location: MLABCELL_X82_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[267]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[267]~0_combout\ = ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[267]~0_combout\);

-- Location: MLABCELL_X84_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[267]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[267]~10_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[257]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[267]~10_combout\);

-- Location: MLABCELL_X84_Y31_N15
\Div0|auto_generated|divider|divider|StageOut[266]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[266]~227_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[256]~226_combout\ & ( (\Div0|auto_generated|divider|divider|op_23~17_sumout\) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\) ) ) # 
-- ( !\Div0|auto_generated|divider|divider|StageOut[256]~226_combout\ & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[256]~219_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[266]~227_combout\);

-- Location: MLABCELL_X82_Y31_N12
\Div0|auto_generated|divider|divider|StageOut[265]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[265]~228_combout\ = ( \Div0|auto_generated|divider|divider|op_23~21_sumout\ & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[265]~228_combout\);

-- Location: LABCELL_X83_Y31_N3
\Div0|auto_generated|divider|divider|StageOut[265]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[265]~235_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[255]~234_combout\ & ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[265]~235_combout\);

-- Location: MLABCELL_X84_Y31_N21
\Div0|auto_generated|divider|divider|StageOut[264]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[264]~280_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[254]~279_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[254]~275_combout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_23~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[264]~280_combout\);

-- Location: LABCELL_X83_Y31_N48
\Div0|auto_generated|divider|divider|StageOut[263]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[263]~281_combout\ = (\Div0|auto_generated|divider|divider|op_23~29_sumout\ & !\Div0|auto_generated|divider|divider|op_23~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[263]~281_combout\);

-- Location: MLABCELL_X84_Y31_N6
\Div0|auto_generated|divider|divider|StageOut[263]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[263]~285_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[253]~284_combout\ & ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[263]~285_combout\);

-- Location: MLABCELL_X84_Y31_N9
\Div0|auto_generated|divider|divider|StageOut[262]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[262]~288_combout\ = ( \Div0|auto_generated|divider|divider|op_23~33_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\) # ((\Div0|auto_generated|divider|divider|StageOut[252]~287_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[252]~286_combout\)) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~33_sumout\ & ( (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[252]~287_combout\) # (\Div0|auto_generated|divider|divider|StageOut[252]~286_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[262]~288_combout\);

-- Location: MLABCELL_X84_Y31_N12
\Div0|auto_generated|divider|divider|StageOut[261]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[261]~289_combout\ = (\Div0|auto_generated|divider|divider|op_23~37_sumout\ & !\Div0|auto_generated|divider|divider|op_23~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[261]~289_combout\);

-- Location: MLABCELL_X82_Y31_N15
\Div0|auto_generated|divider|divider|StageOut[261]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[261]~290_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[261]~290_combout\);

-- Location: MLABCELL_X84_Y31_N24
\Div0|auto_generated|divider|divider|op_26~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_26~42_cout\);

-- Location: MLABCELL_X84_Y31_N27
\Div0|auto_generated|divider|divider|op_26~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~38_cout\ = CARRY(( \Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~42_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~38_cout\);

-- Location: MLABCELL_X84_Y31_N30
\Div0|auto_generated|divider|divider|op_26~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~34_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~37_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~38_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~34_cout\);

-- Location: MLABCELL_X84_Y31_N33
\Div0|auto_generated|divider|divider|op_26~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~30_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~33_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[261]~290_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[261]~289_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~289_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~290_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~34_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~30_cout\);

-- Location: MLABCELL_X84_Y31_N36
\Div0|auto_generated|divider|divider|op_26~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~26_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~29_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[262]~288_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~288_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~30_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~26_cout\);

-- Location: MLABCELL_X84_Y31_N39
\Div0|auto_generated|divider|divider|op_26~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~22_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[263]~285_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[263]~281_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~281_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~285_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~26_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~22_cout\);

-- Location: MLABCELL_X84_Y31_N42
\Div0|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[264]~280_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~280_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~22_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~18_cout\);

-- Location: MLABCELL_X84_Y31_N45
\Div0|auto_generated|divider|divider|op_26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~14_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[265]~235_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[265]~228_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~228_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~235_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~18_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~14_cout\);

-- Location: MLABCELL_X84_Y31_N48
\Div0|auto_generated|divider|divider|op_26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~10_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_25~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[266]~227_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~227_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_26~14_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~10_cout\);

-- Location: MLABCELL_X84_Y31_N51
\Div0|auto_generated|divider|divider|op_26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_25~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[267]~10_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[267]~0_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~10_cout\,
	cout => \Div0|auto_generated|divider|divider|op_26~6_cout\);

-- Location: MLABCELL_X84_Y31_N54
\Div0|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_26~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_26~1_sumout\);

-- Location: LABCELL_X85_Y31_N0
\Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|op_1~2\ = CARRY(( \Div0|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	cin => GND,
	sumout => \Div0|auto_generated|divider|op_1~1_sumout\,
	cout => \Div0|auto_generated|divider|op_1~2\);

-- Location: MLABCELL_X84_Y31_N0
\PECAHAN_KOMA[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PECAHAN_KOMA[0]~1_combout\ = ( \Div0|auto_generated|divider|op_1~1_sumout\ & ( (!\SEL1[0]~input_o\) # ((!\Add3~1_sumout\ & \Div0|auto_generated|divider|divider|op_26~1_sumout\)) ) ) # ( !\Div0|auto_generated|divider|op_1~1_sumout\ & ( 
-- ((!\SEL1[0]~input_o\) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\)) # (\Add3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111100111111111111110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_SEL1[0]~input_o\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \PECAHAN_KOMA[0]~1_combout\);

-- Location: FF_X84_Y31_N1
\PECAHAN_KOMA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \PECAHAN_KOMA[0]~1_combout\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(0));

-- Location: MLABCELL_X84_Y28_N12
\PECAHAN_KOMA[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \PECAHAN_KOMA[0]~_wirecell_combout\ = !PECAHAN_KOMA(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_PECAHAN_KOMA(0),
	combout => \PECAHAN_KOMA[0]~_wirecell_combout\);

-- Location: MLABCELL_X84_Y30_N24
\SUM2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[0]~0_combout\ = ( !\MODE~input_o\ & ( \SEL1[0]~input_o\ & ( (\SEL1[2]~input_o\ & ((!TEMPROOT(31)) # ((!\SEL1[1]~input_o\) # (\Equal0~5_combout\)))) ) ) ) # ( !\MODE~input_o\ & ( !\SEL1[0]~input_o\ & ( (!\SEL1[1]~input_o\ & !\SEL1[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000001110000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(31),
	datab => \ALT_INV_SEL1[1]~input_o\,
	datac => \ALT_INV_SEL1[2]~input_o\,
	datad => \ALT_INV_Equal0~5_combout\,
	datae => \ALT_INV_MODE~input_o\,
	dataf => \ALT_INV_SEL1[0]~input_o\,
	combout => \SUM2[0]~0_combout\);

-- Location: FF_X84_Y28_N16
\SUM2[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT2[0]~_wirecell_combout\,
	asdata => \PECAHAN_KOMA[0]~_wirecell_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[0]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N42
\TEMPROOT2[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT2[1]~_wirecell_combout\ = ( !TEMPROOT2(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(1),
	combout => \TEMPROOT2[1]~_wirecell_combout\);

-- Location: LABCELL_X85_Y31_N3
\Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~2\ ))
-- \Div0|auto_generated|divider|op_1~6\ = CARRY(( \Div0|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~2\,
	sumout => \Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \Div0|auto_generated|divider|op_1~6\);

-- Location: MLABCELL_X84_Y31_N18
\Div0|auto_generated|divider|quotient[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[1]~0_combout\ = ( \Div0|auto_generated|divider|divider|op_25~1_sumout\ & ( (\Add3~1_sumout\ & \Div0|auto_generated|divider|op_1~5_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|op_25~1_sumout\ & ( 
-- (!\Add3~1_sumout\) # (\Div0|auto_generated|divider|op_1~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	combout => \Div0|auto_generated|divider|quotient[1]~0_combout\);

-- Location: FF_X84_Y31_N19
\PECAHAN_KOMA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[1]~0_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(1));

-- Location: FF_X84_Y28_N43
\SUM2[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT2[1]~_wirecell_combout\,
	asdata => PECAHAN_KOMA(1),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[1]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N27
\SUM2[2]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[2]~reg0feeder_combout\ = TEMPROOT2(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(2),
	combout => \SUM2[2]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N6
\Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~6\ ))
-- \Div0|auto_generated|divider|op_1~10\ = CARRY(( \Div0|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~6\,
	sumout => \Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \Div0|auto_generated|divider|op_1~10\);

-- Location: MLABCELL_X87_Y31_N39
\Div0|auto_generated|divider|quotient[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[2]~1_combout\ = ( \Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div0|auto_generated|divider|op_1~9_sumout\ & ( \Add3~1_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( 
-- \Div0|auto_generated|divider|op_1~9_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~9_sumout\ & ( !\Add3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	combout => \Div0|auto_generated|divider|quotient[2]~1_combout\);

-- Location: FF_X87_Y31_N40
\PECAHAN_KOMA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[2]~1_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(2));

-- Location: FF_X84_Y28_N29
\SUM2[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[2]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(2),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[2]~reg0_q\);

-- Location: LABCELL_X88_Y29_N24
\TEMPROOT2[3]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT2[3]~_wirecell_combout\ = !TEMPROOT2(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(3),
	combout => \TEMPROOT2[3]~_wirecell_combout\);

-- Location: LABCELL_X85_Y31_N9
\Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~10\ ))
-- \Div0|auto_generated|divider|op_1~14\ = CARRY(( \Div0|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~10\,
	sumout => \Div0|auto_generated|divider|op_1~13_sumout\,
	cout => \Div0|auto_generated|divider|op_1~14\);

-- Location: MLABCELL_X87_Y31_N6
\Div0|auto_generated|divider|quotient[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[3]~2_combout\ = ( \Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~13_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_22~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \Div0|auto_generated|divider|quotient[3]~2_combout\);

-- Location: FF_X87_Y31_N7
\PECAHAN_KOMA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[3]~2_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(3));

-- Location: FF_X88_Y29_N25
\SUM2[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT2[3]~_wirecell_combout\,
	asdata => PECAHAN_KOMA(3),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[3]~reg0_q\);

-- Location: LABCELL_X88_Y29_N54
\SUM2[4]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[4]~reg0feeder_combout\ = TEMPROOT2(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(4),
	combout => \SUM2[4]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N12
\Div0|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~17_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~14\ ))
-- \Div0|auto_generated|divider|op_1~18\ = CARRY(( \Div0|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~14\,
	sumout => \Div0|auto_generated|divider|op_1~17_sumout\,
	cout => \Div0|auto_generated|divider|op_1~18\);

-- Location: MLABCELL_X87_Y31_N48
\Div0|auto_generated|divider|quotient[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[4]~3_combout\ = ( \Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~17_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_21~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \Div0|auto_generated|divider|quotient[4]~3_combout\);

-- Location: FF_X87_Y31_N49
\PECAHAN_KOMA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[4]~3_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(4));

-- Location: FF_X88_Y29_N55
\SUM2[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[4]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(4),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[4]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N33
\SUM2[5]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[5]~reg0feeder_combout\ = TEMPROOT2(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(5),
	combout => \SUM2[5]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N15
\Div0|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~21_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~18\ ))
-- \Div0|auto_generated|divider|op_1~22\ = CARRY(( \Div0|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~18\,
	sumout => \Div0|auto_generated|divider|op_1~21_sumout\,
	cout => \Div0|auto_generated|divider|op_1~22\);

-- Location: MLABCELL_X87_Y31_N18
\Div0|auto_generated|divider|quotient[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[5]~4_combout\ = ( \Div0|auto_generated|divider|op_1~21_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~21_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_20~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \Div0|auto_generated|divider|quotient[5]~4_combout\);

-- Location: FF_X87_Y31_N20
\PECAHAN_KOMA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[5]~4_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(5));

-- Location: FF_X84_Y28_N34
\SUM2[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[5]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(5),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[5]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N30
\SUM2[6]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[6]~reg0feeder_combout\ = ( TEMPROOT2(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(6),
	combout => \SUM2[6]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N18
\Div0|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~25_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~22\ ))
-- \Div0|auto_generated|divider|op_1~26\ = CARRY(( \Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~22\,
	sumout => \Div0|auto_generated|divider|op_1~25_sumout\,
	cout => \Div0|auto_generated|divider|op_1~26\);

-- Location: MLABCELL_X87_Y31_N3
\Div0|auto_generated|divider|quotient[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[6]~5_combout\ = ( \Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~25_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \Div0|auto_generated|divider|quotient[6]~5_combout\);

-- Location: FF_X87_Y31_N4
\PECAHAN_KOMA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[6]~5_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(6));

-- Location: FF_X84_Y28_N31
\SUM2[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[6]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(6),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[6]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N3
\SUM2[7]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[7]~reg0feeder_combout\ = ( TEMPROOT2(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(7),
	combout => \SUM2[7]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N21
\Div0|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~29_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~26\ ))
-- \Div0|auto_generated|divider|op_1~30\ = CARRY(( \Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~26\,
	sumout => \Div0|auto_generated|divider|op_1~29_sumout\,
	cout => \Div0|auto_generated|divider|op_1~30\);

-- Location: MLABCELL_X87_Y31_N33
\Div0|auto_generated|divider|quotient[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[7]~6_combout\ = ( \Div0|auto_generated|divider|op_1~29_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~29_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_18~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \Div0|auto_generated|divider|quotient[7]~6_combout\);

-- Location: FF_X87_Y31_N35
\PECAHAN_KOMA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[7]~6_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(7));

-- Location: FF_X84_Y28_N4
\SUM2[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[7]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(7),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[7]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N6
\SUM2[8]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[8]~reg0feeder_combout\ = TEMPROOT2(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(8),
	combout => \SUM2[8]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N24
\Div0|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~33_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~30\ ))
-- \Div0|auto_generated|divider|op_1~34\ = CARRY(( \Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~30\,
	sumout => \Div0|auto_generated|divider|op_1~33_sumout\,
	cout => \Div0|auto_generated|divider|op_1~34\);

-- Location: MLABCELL_X87_Y31_N27
\Div0|auto_generated|divider|quotient[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[8]~7_combout\ = ( \Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div0|auto_generated|divider|op_1~33_sumout\ & ( \Add3~1_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \Div0|auto_generated|divider|op_1~33_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~33_sumout\ & ( !\Add3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \Div0|auto_generated|divider|quotient[8]~7_combout\);

-- Location: FF_X87_Y31_N28
\PECAHAN_KOMA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[8]~7_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(8));

-- Location: FF_X84_Y28_N7
\SUM2[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[8]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(8),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[8]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N36
\SUM2[9]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[9]~reg0feeder_combout\ = ( TEMPROOT2(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(9),
	combout => \SUM2[9]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N27
\Div0|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~37_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~34\ ))
-- \Div0|auto_generated|divider|op_1~38\ = CARRY(( \Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~34\,
	sumout => \Div0|auto_generated|divider|op_1~37_sumout\,
	cout => \Div0|auto_generated|divider|op_1~38\);

-- Location: MLABCELL_X87_Y31_N9
\Div0|auto_generated|divider|quotient[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[9]~8_combout\ = ( \Div0|auto_generated|divider|op_1~37_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~37_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \Div0|auto_generated|divider|quotient[9]~8_combout\);

-- Location: FF_X87_Y31_N10
\PECAHAN_KOMA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[9]~8_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(9));

-- Location: FF_X84_Y28_N38
\SUM2[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[9]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(9),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[9]~reg0_q\);

-- Location: LABCELL_X85_Y29_N36
\SUM2[10]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[10]~reg0feeder_combout\ = ( TEMPROOT2(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(10),
	combout => \SUM2[10]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N30
\Div0|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~41_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~38\ ))
-- \Div0|auto_generated|divider|op_1~42\ = CARRY(( \Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~38\,
	sumout => \Div0|auto_generated|divider|op_1~41_sumout\,
	cout => \Div0|auto_generated|divider|op_1~42\);

-- Location: MLABCELL_X87_Y31_N0
\Div0|auto_generated|divider|quotient[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[10]~9_combout\ = ( \Div0|auto_generated|divider|op_1~41_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~41_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \Div0|auto_generated|divider|quotient[10]~9_combout\);

-- Location: FF_X87_Y31_N1
\PECAHAN_KOMA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[10]~9_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(10));

-- Location: FF_X85_Y29_N37
\SUM2[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[10]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(10),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[10]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N18
\SUM2[11]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[11]~reg0feeder_combout\ = ( TEMPROOT2(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(11),
	combout => \SUM2[11]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N33
\Div0|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~45_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~42\ ))
-- \Div0|auto_generated|divider|op_1~46\ = CARRY(( \Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~42\,
	sumout => \Div0|auto_generated|divider|op_1~45_sumout\,
	cout => \Div0|auto_generated|divider|op_1~46\);

-- Location: MLABCELL_X87_Y31_N45
\Div0|auto_generated|divider|quotient[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[11]~10_combout\ = ( \Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div0|auto_generated|divider|op_1~45_sumout\ & ( \Add3~1_sumout\ ) ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \Div0|auto_generated|divider|op_1~45_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( !\Div0|auto_generated|divider|op_1~45_sumout\ & ( !\Add3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \Div0|auto_generated|divider|quotient[11]~10_combout\);

-- Location: FF_X87_Y31_N46
\PECAHAN_KOMA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[11]~10_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(11));

-- Location: FF_X84_Y28_N19
\SUM2[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[11]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(11),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[11]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N21
\SUM2[12]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[12]~reg0feeder_combout\ = TEMPROOT2(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(12),
	combout => \SUM2[12]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N36
\Div0|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~49_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~46\ ))
-- \Div0|auto_generated|divider|op_1~50\ = CARRY(( \Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~46\,
	sumout => \Div0|auto_generated|divider|op_1~49_sumout\,
	cout => \Div0|auto_generated|divider|op_1~50\);

-- Location: MLABCELL_X87_Y31_N15
\Div0|auto_generated|divider|quotient[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[12]~11_combout\ = ( \Div0|auto_generated|divider|op_1~49_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~49_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \Div0|auto_generated|divider|quotient[12]~11_combout\);

-- Location: FF_X87_Y31_N17
\PECAHAN_KOMA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[12]~11_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(12));

-- Location: FF_X84_Y28_N22
\SUM2[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[12]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(12),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[12]~reg0_q\);

-- Location: MLABCELL_X84_Y32_N24
\SUM2[13]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[13]~reg0feeder_combout\ = ( TEMPROOT2(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(13),
	combout => \SUM2[13]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N39
\Div0|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~53_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~50\ ))
-- \Div0|auto_generated|divider|op_1~54\ = CARRY(( \Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~50\,
	sumout => \Div0|auto_generated|divider|op_1~53_sumout\,
	cout => \Div0|auto_generated|divider|op_1~54\);

-- Location: MLABCELL_X84_Y30_N15
\Div0|auto_generated|divider|quotient[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[13]~12_combout\ = ( \Div0|auto_generated|divider|op_1~53_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~53_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \Div0|auto_generated|divider|quotient[13]~12_combout\);

-- Location: FF_X84_Y30_N16
\PECAHAN_KOMA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[13]~12_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(13));

-- Location: FF_X84_Y32_N25
\SUM2[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[13]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(13),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[13]~reg0_q\);

-- Location: LABCELL_X88_Y29_N27
\SUM2[14]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[14]~reg0feeder_combout\ = TEMPROOT2(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(14),
	combout => \SUM2[14]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N42
\Div0|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~57_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~54\ ))
-- \Div0|auto_generated|divider|op_1~58\ = CARRY(( \Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~54\,
	sumout => \Div0|auto_generated|divider|op_1~57_sumout\,
	cout => \Div0|auto_generated|divider|op_1~58\);

-- Location: MLABCELL_X87_Y31_N12
\Div0|auto_generated|divider|quotient[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[14]~13_combout\ = ( \Div0|auto_generated|divider|op_1~57_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~57_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \Div0|auto_generated|divider|quotient[14]~13_combout\);

-- Location: FF_X87_Y31_N13
\PECAHAN_KOMA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[14]~13_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(14));

-- Location: FF_X88_Y29_N28
\SUM2[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[14]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(14),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[14]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N48
\SUM2[15]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[15]~reg0feeder_combout\ = ( TEMPROOT2(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(15),
	combout => \SUM2[15]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N45
\Div0|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~61_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~58\ ))
-- \Div0|auto_generated|divider|op_1~62\ = CARRY(( \Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~58\,
	sumout => \Div0|auto_generated|divider|op_1~61_sumout\,
	cout => \Div0|auto_generated|divider|op_1~62\);

-- Location: MLABCELL_X87_Y31_N30
\Div0|auto_generated|divider|quotient[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[15]~14_combout\ = ( \Div0|auto_generated|divider|op_1~61_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~61_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	combout => \Div0|auto_generated|divider|quotient[15]~14_combout\);

-- Location: FF_X87_Y31_N31
\PECAHAN_KOMA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[15]~14_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(15));

-- Location: FF_X84_Y28_N49
\SUM2[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[15]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(15),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[15]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N51
\SUM2[16]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[16]~reg0feeder_combout\ = TEMPROOT2(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(16),
	combout => \SUM2[16]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N48
\Div0|auto_generated|divider|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~65_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~62\ ))
-- \Div0|auto_generated|divider|op_1~66\ = CARRY(( \Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~62\,
	sumout => \Div0|auto_generated|divider|op_1~65_sumout\,
	cout => \Div0|auto_generated|divider|op_1~66\);

-- Location: MLABCELL_X87_Y31_N51
\Div0|auto_generated|divider|quotient[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[16]~15_combout\ = ( \Div0|auto_generated|divider|op_1~65_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~65_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\,
	combout => \Div0|auto_generated|divider|quotient[16]~15_combout\);

-- Location: FF_X87_Y31_N52
\PECAHAN_KOMA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[16]~15_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(16));

-- Location: FF_X84_Y28_N53
\SUM2[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[16]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(16),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[16]~reg0_q\);

-- Location: MLABCELL_X87_Y32_N39
\SUM2[17]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[17]~reg0feeder_combout\ = TEMPROOT2(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(17),
	combout => \SUM2[17]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N51
\Div0|auto_generated|divider|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~69_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~66\ ))
-- \Div0|auto_generated|divider|op_1~70\ = CARRY(( \Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~66\,
	sumout => \Div0|auto_generated|divider|op_1~69_sumout\,
	cout => \Div0|auto_generated|divider|op_1~70\);

-- Location: MLABCELL_X87_Y31_N54
\Div0|auto_generated|divider|quotient[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[17]~16_combout\ = ( \Div0|auto_generated|divider|op_1~69_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~69_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\,
	combout => \Div0|auto_generated|divider|quotient[17]~16_combout\);

-- Location: FF_X87_Y31_N55
\PECAHAN_KOMA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[17]~16_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(17));

-- Location: FF_X87_Y32_N40
\SUM2[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[17]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(17),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[17]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N39
\SUM2[18]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[18]~reg0feeder_combout\ = TEMPROOT2(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(18),
	combout => \SUM2[18]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N54
\Div0|auto_generated|divider|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~73_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~70\ ))
-- \Div0|auto_generated|divider|op_1~74\ = CARRY(( \Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~70\,
	sumout => \Div0|auto_generated|divider|op_1~73_sumout\,
	cout => \Div0|auto_generated|divider|op_1~74\);

-- Location: MLABCELL_X87_Y31_N57
\Div0|auto_generated|divider|quotient[18]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[18]~17_combout\ = ( \Div0|auto_generated|divider|op_1~73_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~73_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~73_sumout\,
	combout => \Div0|auto_generated|divider|quotient[18]~17_combout\);

-- Location: FF_X87_Y31_N58
\PECAHAN_KOMA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[18]~17_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(18));

-- Location: FF_X84_Y28_N40
\SUM2[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[18]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(18),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[18]~reg0_q\);

-- Location: MLABCELL_X84_Y28_N57
\SUM2[19]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[19]~reg0feeder_combout\ = TEMPROOT2(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(19),
	combout => \SUM2[19]~reg0feeder_combout\);

-- Location: LABCELL_X85_Y31_N57
\Div0|auto_generated|divider|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~77_sumout\ = SUM(( \Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \Div0|auto_generated|divider|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Div0|auto_generated|divider|op_1~74\,
	sumout => \Div0|auto_generated|divider|op_1~77_sumout\);

-- Location: MLABCELL_X87_Y31_N21
\Div0|auto_generated|divider|quotient[19]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[19]~18_combout\ = ( \Div0|auto_generated|divider|op_1~77_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|op_1~77_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|ALT_INV_op_1~77_sumout\,
	combout => \Div0|auto_generated|divider|quotient[19]~18_combout\);

-- Location: FF_X87_Y31_N22
\PECAHAN_KOMA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|quotient[19]~18_combout\,
	sclr => \ALT_INV_SEL1[2]~input_o\,
	ena => \PECAHAN_KOMA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => PECAHAN_KOMA(19));

-- Location: FF_X84_Y28_N58
\SUM2[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[19]~reg0feeder_combout\,
	asdata => PECAHAN_KOMA(19),
	sclr => \ALT_INV_SEL1[2]~input_o\,
	sload => \ALT_INV_SEL1[1]~input_o\,
	ena => \SUM2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[19]~reg0_q\);

-- Location: IOIBUF_X36_Y81_N1
\A[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(0),
	o => \A[0]~input_o\);

-- Location: IOIBUF_X8_Y0_N52
\A[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(1),
	o => \A[1]~input_o\);

-- Location: IOIBUF_X66_Y81_N58
\A[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(2),
	o => \A[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N52
\A[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(3),
	o => \A[3]~input_o\);

-- Location: IOIBUF_X60_Y0_N35
\A[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(4),
	o => \A[4]~input_o\);

-- Location: IOIBUF_X54_Y81_N35
\A[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(5),
	o => \A[5]~input_o\);

-- Location: IOIBUF_X52_Y0_N18
\A[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(6),
	o => \A[6]~input_o\);

-- Location: IOIBUF_X60_Y81_N52
\B[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(0),
	o => \B[0]~input_o\);

-- Location: IOIBUF_X38_Y0_N18
\B[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(1),
	o => \B[1]~input_o\);

-- Location: IOIBUF_X30_Y0_N52
\B[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(2),
	o => \B[2]~input_o\);

-- Location: IOIBUF_X34_Y0_N75
\B[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(3),
	o => \B[3]~input_o\);

-- Location: IOIBUF_X32_Y0_N35
\B[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(4),
	o => \B[4]~input_o\);

-- Location: IOIBUF_X58_Y0_N41
\B[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(5),
	o => \B[5]~input_o\);

-- Location: IOIBUF_X6_Y0_N18
\B[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(6),
	o => \B[6]~input_o\);

-- Location: LABCELL_X18_Y44_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


