OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/lab5_project/runs/RUN_2025.05.31_15.34.51/tmp/routing/23-fill.odb'…
Reading design constraints file at '/nix/store/xpc7xd67rslanlqh566s6jph53bn830w-openlane1-1.1.1/bin/scripts/base.sdc'…
[INFO]: Setting output delay to: 10.0
[INFO]: Setting input delay to: 10.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top_module_project5
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     102846
Number of terminals:      48
Number of snets:          2
Number of nets:           2109

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 350.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 583786.
[INFO DRT-0033] mcon shape region query size = 1227048.
[INFO DRT-0033] met1 shape region query size = 213965.
[INFO DRT-0033] via shape region query size = 12600.
[INFO DRT-0033] met2 shape region query size = 7560.
[INFO DRT-0033] via2 shape region query size = 10080.
[INFO DRT-0033] met3 shape region query size = 7606.
[INFO DRT-0033] via3 shape region query size = 10080.
[INFO DRT-0033] met4 shape region query size = 2646.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1176 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 332 unique inst patterns.
[INFO DRT-0084]   Complete 5287 groups.
#scanned instances     = 102846
#unique  instances     = 350
#stdCellGenAp          = 9576
#stdCellValidPlanarAp  = 89
#stdCellValidViaAp     = 6752
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 6376
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:20, memory = 368.28 (MB), peak = 392.97 (MB)

Number of guides:     32613

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8056.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 9413.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5771.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 382.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 151.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 13978 vertical wires in 3 frboxes and 9795 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 690 vertical wires in 3 frboxes and 1927 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 551.22 (MB), peak = 614.24 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 573.72 (MB), peak = 614.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 770.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 1095.97 (MB).
    Completing 30% with 362 violations.
    elapsed time = 00:00:13, memory = 1305.97 (MB).
    Completing 40% with 362 violations.
    elapsed time = 00:00:17, memory = 1305.97 (MB).
    Completing 50% with 362 violations.
    elapsed time = 00:00:22, memory = 1305.97 (MB).
    Completing 60% with 716 violations.
    elapsed time = 00:00:27, memory = 1306.34 (MB).
    Completing 70% with 716 violations.
    elapsed time = 00:00:31, memory = 1306.34 (MB).
    Completing 80% with 1031 violations.
    elapsed time = 00:00:36, memory = 1306.34 (MB).
    Completing 90% with 1031 violations.
    elapsed time = 00:00:41, memory = 1306.34 (MB).
    Completing 100% with 1325 violations.
    elapsed time = 00:00:46, memory = 1306.34 (MB).
[INFO DRT-0199]   Number of violations = 1659.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing       23      0    150     40      4
Min Hole             0      0      1      0      0
Recheck              0      0    259     73      2
Short                0      0   1046     60      0
[INFO DRT-0267] cpu time = 00:01:30, elapsed time = 00:00:47, memory = 1306.47 (MB), peak = 1306.47 (MB)
Total wire length = 1558043 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 722247 um.
Total wire length on LAYER met2 = 714440 um.
Total wire length on LAYER met3 = 59369 um.
Total wire length on LAYER met4 = 61985 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25562.
Up-via summary (total 25562):

------------------------
 FR_MASTERSLICE        0
            li1     9929
           met1    14906
           met2      440
           met3      287
           met4        0
------------------------
                   25562


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1659 violations.
    elapsed time = 00:00:03, memory = 1306.47 (MB).
    Completing 20% with 1659 violations.
    elapsed time = 00:00:07, memory = 1306.47 (MB).
    Completing 30% with 1462 violations.
    elapsed time = 00:00:13, memory = 1306.47 (MB).
    Completing 40% with 1462 violations.
    elapsed time = 00:00:20, memory = 1306.47 (MB).
    Completing 50% with 1462 violations.
    elapsed time = 00:00:26, memory = 1306.47 (MB).
    Completing 60% with 1177 violations.
    elapsed time = 00:00:33, memory = 1306.47 (MB).
    Completing 70% with 1177 violations.
    elapsed time = 00:00:39, memory = 1306.47 (MB).
    Completing 80% with 873 violations.
    elapsed time = 00:00:53, memory = 1306.47 (MB).
    Completing 90% with 873 violations.
    elapsed time = 00:01:04, memory = 1306.47 (MB).
    Completing 100% with 692 violations.
    elapsed time = 00:01:15, memory = 1306.47 (MB).
[INFO DRT-0199]   Number of violations = 721.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          2      0      0      0      0
Metal Spacing        0     38     17      0      2
Min Hole             0      2      0      0      0
Recheck              0     18     10      1      0
Short                0    605     25      0      1
[INFO DRT-0267] cpu time = 00:02:27, elapsed time = 00:01:15, memory = 1306.47 (MB), peak = 1306.47 (MB)
Total wire length = 1558056 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 722287 um.
Total wire length on LAYER met2 = 714698 um.
Total wire length on LAYER met3 = 59414 um.
Total wire length on LAYER met4 = 61654 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26047.
Up-via summary (total 26047):

------------------------
 FR_MASTERSLICE        0
            li1     9929
           met1    15335
           met2      475
           met3      308
           met4        0
------------------------
                   26047


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 721 violations.
    elapsed time = 00:00:04, memory = 1306.47 (MB).
    Completing 20% with 721 violations.
    elapsed time = 00:00:10, memory = 1306.47 (MB).
    Completing 30% with 660 violations.
    elapsed time = 00:00:12, memory = 1306.47 (MB).
    Completing 40% with 660 violations.
    elapsed time = 00:00:18, memory = 1306.47 (MB).
    Completing 50% with 660 violations.
    elapsed time = 00:00:23, memory = 1306.47 (MB).
    Completing 60% with 537 violations.
    elapsed time = 00:00:30, memory = 1306.47 (MB).
    Completing 70% with 537 violations.
    elapsed time = 00:00:36, memory = 1306.47 (MB).
    Completing 80% with 489 violations.
    elapsed time = 00:00:39, memory = 1306.47 (MB).
    Completing 90% with 489 violations.
    elapsed time = 00:00:43, memory = 1306.47 (MB).
    Completing 100% with 457 violations.
    elapsed time = 00:00:46, memory = 1306.47 (MB).
[INFO DRT-0199]   Number of violations = 470.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     25     18
Recheck              0     11      5
Short                0    401      9
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:47, memory = 1306.47 (MB), peak = 1306.47 (MB)
Total wire length = 1557940 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 722266 um.
Total wire length on LAYER met2 = 714322 um.
Total wire length on LAYER met3 = 59390 um.
Total wire length on LAYER met4 = 61960 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25976.
Up-via summary (total 25976):

------------------------
 FR_MASTERSLICE        0
            li1     9929
           met1    15276
           met2      466
           met3      305
           met4        0
------------------------
                   25976


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 470 violations.
    elapsed time = 00:00:01, memory = 1306.47 (MB).
    Completing 20% with 470 violations.
    elapsed time = 00:00:05, memory = 1306.47 (MB).
    Completing 30% with 332 violations.
    elapsed time = 00:00:06, memory = 1306.47 (MB).
    Completing 40% with 332 violations.
    elapsed time = 00:00:09, memory = 1306.47 (MB).
    Completing 50% with 332 violations.
    elapsed time = 00:00:11, memory = 1306.47 (MB).
    Completing 60% with 198 violations.
    elapsed time = 00:00:14, memory = 1306.47 (MB).
    Completing 70% with 198 violations.
    elapsed time = 00:00:15, memory = 1306.47 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:16, memory = 1306.47 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:18, memory = 1306.47 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:20, memory = 1306.47 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:21, memory = 1306.47 (MB), peak = 1306.47 (MB)
Total wire length = 1558039 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 721152 um.
Total wire length on LAYER met2 = 714612 um.
Total wire length on LAYER met3 = 60282 um.
Total wire length on LAYER met4 = 61992 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26787.
Up-via summary (total 26787):

------------------------
 FR_MASTERSLICE        0
            li1     9929
           met1    15887
           met2      660
           met3      311
           met4        0
------------------------
                   26787


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1306.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1306.47 (MB), peak = 1306.47 (MB)
Total wire length = 1558040 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 721145 um.
Total wire length on LAYER met2 = 714613 um.
Total wire length on LAYER met3 = 60289 um.
Total wire length on LAYER met4 = 61992 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26791.
Up-via summary (total 26791):

------------------------
 FR_MASTERSLICE        0
            li1     9929
           met1    15889
           met2      662
           met3      311
           met4        0
------------------------
                   26791


[INFO DRT-0198] Complete detail routing.
Total wire length = 1558040 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 721145 um.
Total wire length on LAYER met2 = 714613 um.
Total wire length on LAYER met3 = 60289 um.
Total wire length on LAYER met4 = 61992 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 26791.
Up-via summary (total 26791):

------------------------
 FR_MASTERSLICE        0
            li1     9929
           met1    15889
           met2      662
           met3      311
           met4        0
------------------------
                   26791


[INFO DRT-0267] cpu time = 00:06:13, elapsed time = 00:03:11, memory = 1306.47 (MB), peak = 1306.47 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/lab5_project/runs/RUN_2025.05.31_15.34.51/results/routing/top_module_project5.odb'…
Writing netlist to '/openlane/designs/lab5_project/runs/RUN_2025.05.31_15.34.51/results/routing/top_module_project5.nl.v'…
Writing powered netlist to '/openlane/designs/lab5_project/runs/RUN_2025.05.31_15.34.51/results/routing/top_module_project5.pnl.v'…
Writing layout to '/openlane/designs/lab5_project/runs/RUN_2025.05.31_15.34.51/results/routing/top_module_project5.def'…
