$date
	Wed Oct 16 19:43:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module logic_cell_tb $end
$var wire 1 ! test_out $end
$var reg 2 " test_S [1:0] $end
$var reg 1 # test_a $end
$var reg 1 $ test_b $end
$scope module logic_cell1 $end
$var wire 2 % S [1:0] $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & result1 $end
$var wire 1 ' result2 $end
$var wire 1 ( result3 $end
$var wire 1 ) result4 $end
$var wire 1 ! out $end
$scope module mux4_11 $end
$var wire 2 * S [1:0] $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
1)
0(
0'
0&
b0 %
0$
0#
b0 "
0!
$end
#2000
b1 "
b1 %
b1 *
#4000
b10 "
b10 %
b10 *
#6000
1!
b11 "
b11 %
b11 *
#8000
0!
1'
1(
b0 "
b0 %
b0 *
1$
#10000
1!
b1 "
b1 %
b1 *
#12000
b10 "
b10 %
b10 *
#14000
b11 "
b11 %
b11 *
#16000
0!
0)
b0 "
b0 %
b0 *
0$
1#
#18000
1!
b1 "
b1 %
b1 *
#20000
b10 "
b10 %
b10 *
#22000
0!
b11 "
b11 %
b11 *
#24000
1!
1&
0(
b0 "
b0 %
b0 *
1$
#26000
b1 "
b1 %
b1 *
#28000
0!
b10 "
b10 %
b10 *
#30000
b11 "
b11 %
b11 *
#32000
