#### HDLBits example: Module_shift8
This repo contains the RTL implementation and testbench files in verilog. They are simulated in iVerilog and visualized in GTKWave.  
[](../shiftreg8/assets/gtkwave.png)