Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ad/src/netlist_1/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4828
Number of terminals:      128
Number of snets:          2
Number of nets:           1521

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 287.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 86135.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 17852.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 678.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 684.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1118 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 281 unique inst patterns.
[INFO DRT-0084]   Complete 1444 groups.
#scanned instances     = 4828
#unique  instances     = 287
#stdCellGenAp          = 9316
#stdCellValidPlanarAp  = 397
#stdCellValidViaAp     = 6682
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5796
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:04, memory = 139.70 (MB), peak = 139.70 (MB)

Number of guides:     19462

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6230.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 5671.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3195.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 244.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 39.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 9464 vertical wires in 1 frboxes and 5915 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 800 vertical wires in 1 frboxes and 2066 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.20 (MB), peak = 170.95 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.27 (MB), peak = 170.95 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 206.53 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 259.34 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 296.91 (MB).
    Completing 40% with 370 violations.
    elapsed time = 00:00:01, memory = 321.45 (MB).
    Completing 50% with 370 violations.
    elapsed time = 00:00:02, memory = 379.11 (MB).
    Completing 60% with 679 violations.
    elapsed time = 00:00:03, memory = 388.81 (MB).
    Completing 70% with 679 violations.
    elapsed time = 00:00:03, memory = 393.28 (MB).
    Completing 80% with 679 violations.
    elapsed time = 00:00:04, memory = 404.77 (MB).
    Completing 90% with 963 violations.
    elapsed time = 00:00:05, memory = 475.23 (MB).
    Completing 100% with 1245 violations.
    elapsed time = 00:00:06, memory = 472.41 (MB).
[INFO DRT-0199]   Number of violations = 1987.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing       13    225     47     10      0
NS Metal             1      0      0      0      0
Recheck              1    518    203     18      2
Short                0    845    101      3      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:06, memory = 494.39 (MB), peak = 728.34 (MB)
Total wire length = 99881 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47680 um.
Total wire length on LAYER met2 = 44259 um.
Total wire length on LAYER met3 = 6079 um.
Total wire length on LAYER met4 = 1861 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17978.
Up-via summary (total 17978):.

------------------------
 FR_MASTERSLICE        0
            li1     7593
           met1     9813
           met2      502
           met3       70
           met4        0
------------------------
                   17978


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1987 violations.
    elapsed time = 00:00:00, memory = 508.22 (MB).
    Completing 20% with 1987 violations.
    elapsed time = 00:00:00, memory = 513.56 (MB).
    Completing 30% with 1987 violations.
    elapsed time = 00:00:01, memory = 516.92 (MB).
    Completing 40% with 1653 violations.
    elapsed time = 00:00:01, memory = 528.33 (MB).
    Completing 50% with 1653 violations.
    elapsed time = 00:00:02, memory = 546.70 (MB).
    Completing 60% with 1314 violations.
    elapsed time = 00:00:02, memory = 545.55 (MB).
    Completing 70% with 1314 violations.
    elapsed time = 00:00:02, memory = 549.08 (MB).
    Completing 80% with 1314 violations.
    elapsed time = 00:00:04, memory = 553.75 (MB).
    Completing 90% with 900 violations.
    elapsed time = 00:00:05, memory = 555.52 (MB).
    Completing 100% with 549 violations.
    elapsed time = 00:00:05, memory = 554.62 (MB).
[INFO DRT-0199]   Number of violations = 557.
Viol/Layer        met1   met2   met3
Metal Spacing       88     31      6
Min Hole             2      0      0
Recheck              4      4      0
Short              408     14      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:05, memory = 563.38 (MB), peak = 791.88 (MB)
Total wire length = 98982 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47433 um.
Total wire length on LAYER met2 = 43758 um.
Total wire length on LAYER met3 = 5907 um.
Total wire length on LAYER met4 = 1883 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17926.
Up-via summary (total 17926):.

------------------------
 FR_MASTERSLICE        0
            li1     7590
           met1     9776
           met2      493
           met3       67
           met4        0
------------------------
                   17926


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 557 violations.
    elapsed time = 00:00:00, memory = 563.38 (MB).
    Completing 20% with 557 violations.
    elapsed time = 00:00:00, memory = 563.38 (MB).
    Completing 30% with 557 violations.
    elapsed time = 00:00:01, memory = 563.45 (MB).
    Completing 40% with 589 violations.
    elapsed time = 00:00:01, memory = 563.45 (MB).
    Completing 50% with 589 violations.
    elapsed time = 00:00:02, memory = 565.72 (MB).
    Completing 60% with 589 violations.
    elapsed time = 00:00:03, memory = 566.70 (MB).
    Completing 70% with 589 violations.
    elapsed time = 00:00:03, memory = 568.83 (MB).
    Completing 80% with 589 violations.
    elapsed time = 00:00:04, memory = 568.89 (MB).
    Completing 90% with 623 violations.
    elapsed time = 00:00:05, memory = 583.67 (MB).
    Completing 100% with 599 violations.
    elapsed time = 00:00:06, memory = 584.11 (MB).
[INFO DRT-0199]   Number of violations = 600.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0    101     30
Recheck              0      1      0
Short                0    438     29
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:06, memory = 588.30 (MB), peak = 816.48 (MB)
Total wire length = 98486 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 47056 um.
Total wire length on LAYER met2 = 43681 um.
Total wire length on LAYER met3 = 5892 um.
Total wire length on LAYER met4 = 1856 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 17805.
Up-via summary (total 17805):.

------------------------
 FR_MASTERSLICE        0
            li1     7590
           met1     9646
           met2      501
           met3       68
           met4        0
------------------------
                   17805


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 600 violations.
    elapsed time = 00:00:00, memory = 588.30 (MB).
    Completing 20% with 600 violations.
    elapsed time = 00:00:00, memory = 588.30 (MB).
    Completing 30% with 600 violations.
    elapsed time = 00:00:01, memory = 588.41 (MB).
    Completing 40% with 442 violations.
    elapsed time = 00:00:01, memory = 588.41 (MB).
    Completing 50% with 442 violations.
    elapsed time = 00:00:02, memory = 589.00 (MB).
    Completing 60% with 311 violations.
    elapsed time = 00:00:02, memory = 588.91 (MB).
    Completing 70% with 311 violations.
    elapsed time = 00:00:02, memory = 589.00 (MB).
    Completing 80% with 311 violations.
    elapsed time = 00:00:05, memory = 597.58 (MB).
    Completing 90% with 182 violations.
    elapsed time = 00:00:06, memory = 602.64 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:00:10, memory = 605.48 (MB).
[INFO DRT-0199]   Number of violations = 87.
Viol/Layer        met1   met2
Metal Spacing       10      8
Recheck             11      3
Short               22     33
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:11, memory = 619.72 (MB), peak = 848.72 (MB)
Total wire length = 98371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 44961 um.
Total wire length on LAYER met2 = 43693 um.
Total wire length on LAYER met3 = 7841 um.
Total wire length on LAYER met4 = 1875 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18203.
Up-via summary (total 18203):.

------------------------
 FR_MASTERSLICE        0
            li1     7590
           met1     9699
           met2      836
           met3       78
           met4        0
------------------------
                   18203


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 87 violations.
    elapsed time = 00:00:00, memory = 619.72 (MB).
    Completing 20% with 87 violations.
    elapsed time = 00:00:00, memory = 619.72 (MB).
    Completing 30% with 87 violations.
    elapsed time = 00:00:00, memory = 619.72 (MB).
    Completing 40% with 86 violations.
    elapsed time = 00:00:00, memory = 619.72 (MB).
    Completing 50% with 86 violations.
    elapsed time = 00:00:00, memory = 619.72 (MB).
    Completing 60% with 74 violations.
    elapsed time = 00:00:00, memory = 619.52 (MB).
    Completing 70% with 74 violations.
    elapsed time = 00:00:00, memory = 619.52 (MB).
    Completing 80% with 74 violations.
    elapsed time = 00:00:00, memory = 619.52 (MB).
    Completing 90% with 65 violations.
    elapsed time = 00:00:00, memory = 619.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 619.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 634.53 (MB), peak = 862.53 (MB)
Total wire length = 98329 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 44938 um.
Total wire length on LAYER met2 = 43632 um.
Total wire length on LAYER met3 = 7856 um.
Total wire length on LAYER met4 = 1902 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18183.
Up-via summary (total 18183):.

------------------------
 FR_MASTERSLICE        0
            li1     7590
           met1     9692
           met2      827
           met3       74
           met4        0
------------------------
                   18183


[INFO DRT-0198] Complete detail routing.
Total wire length = 98329 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 44938 um.
Total wire length on LAYER met2 = 43632 um.
Total wire length on LAYER met3 = 7856 um.
Total wire length on LAYER met4 = 1902 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18183.
Up-via summary (total 18183):.

------------------------
 FR_MASTERSLICE        0
            li1     7590
           met1     9692
           met2      827
           met3       74
           met4        0
------------------------
                   18183


[INFO DRT-0267] cpu time = 00:01:46, elapsed time = 00:00:30, memory = 634.53 (MB), peak = 862.53 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ad/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ad/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ad/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ad/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ad/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.sdc'…
