Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 28 02:46:54 2020
| Host         : DESKTOP-GMD0H7K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.256        0.000                      0                  570        0.152        0.000                      0                  570        4.500        0.000                       0                   288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.256        0.000                      0                  570        0.152        0.000                      0                  570        4.500        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 2.361ns (30.137%)  route 5.473ns (69.863%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=39, routed)          0.879     6.443    scene1/firstPage/t2/pixel_i_3__3[5]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.290 r  scene1/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.774     8.065    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=2, routed)           0.517     8.706    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.124     8.830 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=21, routed)          1.559    10.390    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.514 r  vga_sync_unit/g0_b4__0/O
                         net (fo=4, routed)           0.666    11.180    vga_sync_unit/scene1/firstPage/t3/fontAddress0[8]
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.124    11.304 r  vga_sync_unit/fontAddress_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    11.304    scene1/firstPage/t3/fontRow_reg_1[2]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.684 r  scene1/firstPage/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.684    scene1/firstPage/t3/fontAddress_carry__0_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.903 r  scene1/firstPage/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           1.076    12.979    scene1/firstPage/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.479    14.820    scene1/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    14.235    scene1/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -12.979    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 2.453ns (31.658%)  route 5.295ns (68.342%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=39, routed)          0.879     6.443    scene1/firstPage/t2/pixel_i_3__3[5]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.290 r  scene1/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.774     8.065    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=2, routed)           0.522     8.711    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     8.835 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.576    10.411    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  vga_sync_unit/g0_b0__0/O
                         net (fo=3, routed)           0.521    11.056    vga_sync_unit/out[0]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.124    11.180 r  vga_sync_unit/fontAddress_carry_i_1__5/O
                         net (fo=1, routed)           0.000    11.180    scene1/firstPage/t3/fontRow_reg[2]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.556 r  scene1/firstPage/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.556    scene1/firstPage/t3/fontAddress_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.871 r  scene1/firstPage/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           1.023    12.894    scene1/firstPage/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.479    14.820    scene1/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    14.223    scene1/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 3.110ns (39.781%)  route 4.708ns (60.219%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=53, routed)          0.999     6.600    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X2Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.724 r  vga_sync_unit/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.724    scene1/firstPage/t6/g0_b0__2_i_6[0]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.257 r  scene1/firstPage/t6/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    scene1/firstPage/t6/charPosition3_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  scene1/firstPage/t6/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    scene1/firstPage/t6/charPosition3_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.531 r  scene1/firstPage/t6/charPosition3_carry__1/CO[1]
                         net (fo=6, routed)           0.712     8.243    scene1/firstPage/t6/h_count_reg_reg[9][0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.332     8.575 r  scene1/firstPage/t6/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.502     9.077    vga_sync_unit/g0_b5__3_3
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.124     9.201 f  vga_sync_unit/g0_b0__2_i_5/O
                         net (fo=7, routed)           0.851    10.052    vga_sync_unit/g0_b0__2_i_5_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150    10.202 r  vga_sync_unit/g0_b1__2/O
                         net (fo=3, routed)           0.638    10.840    vga_sync_unit/scene1/firstPage/t6/fontAddress0[5]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.328    11.168 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.168    scene1/firstPage/t6/fontRow_reg_0[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  scene1/firstPage/t6/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.718    scene1/firstPage/t6/fontAddress_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.957 r  scene1/firstPage/t6/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           1.006    12.963    scene1/firstPage/t5/FontRom/ADDRBWRADDR[9]
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.481    14.822    scene1/firstPage/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.302    scene1/firstPage/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.205ns (41.278%)  route 4.559ns (58.722%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=53, routed)          0.999     6.600    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X2Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.724 r  vga_sync_unit/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.724    scene1/firstPage/t6/g0_b0__2_i_6[0]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.257 r  scene1/firstPage/t6/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    scene1/firstPage/t6/charPosition3_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  scene1/firstPage/t6/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    scene1/firstPage/t6/charPosition3_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.531 r  scene1/firstPage/t6/charPosition3_carry__1/CO[1]
                         net (fo=6, routed)           0.712     8.243    scene1/firstPage/t6/h_count_reg_reg[9][0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.332     8.575 r  scene1/firstPage/t6/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.502     9.077    vga_sync_unit/g0_b5__3_3
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.124     9.201 f  vga_sync_unit/g0_b0__2_i_5/O
                         net (fo=7, routed)           0.851    10.052    vga_sync_unit/g0_b0__2_i_5_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150    10.202 r  vga_sync_unit/g0_b1__2/O
                         net (fo=3, routed)           0.638    10.840    vga_sync_unit/scene1/firstPage/t6/fontAddress0[5]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.328    11.168 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.168    scene1/firstPage/t6/fontRow_reg_0[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  scene1/firstPage/t6/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.718    scene1/firstPage/t6/fontAddress_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.052 r  scene1/firstPage/t6/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.858    12.910    scene1/firstPage/t5/FontRom/ADDRBWRADDR[8]
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.481    14.822    scene1/firstPage/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    14.301    scene1/firstPage/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 2.377ns (30.911%)  route 5.313ns (69.089%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=39, routed)          0.879     6.443    scene1/firstPage/t2/pixel_i_3__3[5]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.290 r  scene1/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.774     8.065    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=2, routed)           0.522     8.711    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     8.835 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.576    10.411    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  vga_sync_unit/g0_b0__0/O
                         net (fo=3, routed)           0.521    11.056    vga_sync_unit/out[0]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.124    11.180 r  vga_sync_unit/fontAddress_carry_i_1__5/O
                         net (fo=1, routed)           0.000    11.180    scene1/firstPage/t3/fontRow_reg[2]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.556 r  scene1/firstPage/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.556    scene1/firstPage/t3/fontAddress_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.795 r  scene1/firstPage/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           1.040    12.835    scene1/firstPage/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.479    14.820    scene1/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    14.229    scene1/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 2.357ns (30.778%)  route 5.301ns (69.222%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=39, routed)          0.879     6.443    scene1/firstPage/t2/pixel_i_3__3[5]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.290 r  scene1/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.774     8.065    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=2, routed)           0.522     8.711    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     8.835 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.576    10.411    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  vga_sync_unit/g0_b0__0/O
                         net (fo=3, routed)           0.521    11.056    vga_sync_unit/out[0]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.124    11.180 r  vga_sync_unit/fontAddress_carry_i_1__5/O
                         net (fo=1, routed)           0.000    11.180    scene1/firstPage/t3/fontRow_reg[2]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.556 r  scene1/firstPage/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.556    scene1/firstPage/t3/fontAddress_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.775 r  scene1/firstPage/t3/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           1.028    12.803    scene1/firstPage/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.479    14.820    scene1/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    14.235    scene1/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 2.461ns (32.295%)  route 5.159ns (67.705%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=39, routed)          0.879     6.443    scene1/firstPage/t2/pixel_i_3__3[5]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.290 r  scene1/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.774     8.065    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=2, routed)           0.522     8.711    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     8.835 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=28, routed)          1.576    10.411    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  vga_sync_unit/g0_b0__0/O
                         net (fo=3, routed)           0.521    11.056    vga_sync_unit/out[0]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.124    11.180 r  vga_sync_unit/fontAddress_carry_i_1__5/O
                         net (fo=1, routed)           0.000    11.180    scene1/firstPage/t3/fontRow_reg[2]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.556 r  scene1/firstPage/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.556    scene1/firstPage/t3/fontAddress_carry_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.879 r  scene1/firstPage/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.887    12.766    scene1/firstPage/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.479    14.820    scene1/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    14.224    scene1/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 3.093ns (40.294%)  route 4.583ns (59.706%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=53, routed)          0.999     6.600    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X2Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.724 r  vga_sync_unit/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.724    scene1/firstPage/t6/g0_b0__2_i_6[0]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.257 r  scene1/firstPage/t6/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    scene1/firstPage/t6/charPosition3_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  scene1/firstPage/t6/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    scene1/firstPage/t6/charPosition3_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.531 r  scene1/firstPage/t6/charPosition3_carry__1/CO[1]
                         net (fo=6, routed)           0.712     8.243    scene1/firstPage/t6/h_count_reg_reg[9][0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.332     8.575 r  scene1/firstPage/t6/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.502     9.077    vga_sync_unit/g0_b5__3_3
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.124     9.201 f  vga_sync_unit/g0_b0__2_i_5/O
                         net (fo=7, routed)           0.851    10.052    vga_sync_unit/g0_b0__2_i_5_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150    10.202 r  vga_sync_unit/g0_b1__2/O
                         net (fo=3, routed)           0.638    10.840    vga_sync_unit/scene1/firstPage/t6/fontAddress0[5]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.328    11.168 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.168    scene1/firstPage/t6/fontRow_reg_0[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.718 r  scene1/firstPage/t6/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    11.718    scene1/firstPage/t6/fontAddress_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.940 r  scene1/firstPage/t6/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.882    12.821    scene1/firstPage/t5/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.481    14.822    scene1/firstPage/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    14.305    scene1/firstPage/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 2.116ns (27.944%)  route 5.456ns (72.056%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=39, routed)          0.879     6.443    scene1/firstPage/t2/pixel_i_3__3[5]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.290 r  scene1/firstPage/t2/charPosition3_carry__0/CO[3]
                         net (fo=6, routed)           0.917     8.207    vga_sync_unit/g0_b6__1_1[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.331 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=28, routed)          2.056    10.387    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.152    10.539 r  vga_sync_unit/g0_b6__1/O
                         net (fo=1, routed)           0.613    11.152    vga_sync_unit/scene1/firstPage/t4/fontAddress0[10]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.326    11.478 r  vga_sync_unit/fontAddress_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000    11.478    scene1/firstPage/t4/fontRow_reg_2[2]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.726 r  scene1/firstPage/t4/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.991    12.718    scene1/firstPage/t3/FontRom/ADDRBWRADDR[9]
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.482    14.823    scene1/firstPage/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  scene1/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.231    scene1/firstPage/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 2.901ns (38.075%)  route 4.718ns (61.925%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624     5.145    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=53, routed)          0.999     6.600    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X2Y17          LUT1 (Prop_lut1_I0_O)        0.124     6.724 r  vga_sync_unit/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.724    scene1/firstPage/t6/g0_b0__2_i_6[0]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.257 r  scene1/firstPage/t6/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    scene1/firstPage/t6/charPosition3_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.374 r  scene1/firstPage/t6/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.374    scene1/firstPage/t6/charPosition3_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.531 r  scene1/firstPage/t6/charPosition3_carry__1/CO[1]
                         net (fo=6, routed)           0.712     8.243    scene1/firstPage/t6/h_count_reg_reg[9][0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.332     8.575 r  scene1/firstPage/t6/g0_b0__2_i_8/O
                         net (fo=1, routed)           0.502     9.077    vga_sync_unit/g0_b5__3_3
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.124     9.201 f  vga_sync_unit/g0_b0__2_i_5/O
                         net (fo=7, routed)           0.851    10.052    vga_sync_unit/g0_b0__2_i_5_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.150    10.202 r  vga_sync_unit/g0_b1__2/O
                         net (fo=3, routed)           0.638    10.840    vga_sync_unit/scene1/firstPage/t6/fontAddress0[5]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.328    11.168 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.168    scene1/firstPage/t6/fontRow_reg_0[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.748 r  scene1/firstPage/t6/fontAddress_carry/O[2]
                         net (fo=1, routed)           1.017    12.764    scene1/firstPage/t5/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.481    14.822    scene1/firstPage/t5/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  scene1/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.744    14.302    scene1/firstPage/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                  1.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.592     1.475    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  uart_fifo/uart_inst/rx_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_fifo/uart_inst/rx_countdown_reg[0]/Q
                         net (fo=3, routed)           0.099     1.715    uart_fifo/uart_inst/rx_countdown[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  uart_fifo/uart_inst/rx_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    uart_fifo/uart_inst/rx_countdown_0[2]
    SLICE_X2Y37          FDRE                                         r  uart_fifo/uart_inst/rx_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.862     1.989    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  uart_fifo/uart_inst/rx_countdown_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120     1.608    uart_fifo/uart_inst/rx_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_bits_remaining_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.590     1.473    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  uart_fifo/uart_inst/tx_bits_remaining_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  uart_fifo/uart_inst/tx_bits_remaining_reg[3]/Q
                         net (fo=3, routed)           0.076     1.690    uart_fifo/uart_inst/tx_bits_remaining_reg_n_0_[3]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  uart_fifo/uart_inst/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.735    uart_fifo/uart_inst/tx_out_i_2_n_0
    SLICE_X5Y37          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.860     1.987    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     1.577    uart_fifo/uart_inst/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.562     1.445    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  uart_fifo/rx_fifo/memory_reg[6][4]/Q
                         net (fo=2, routed)           0.062     1.671    uart_fifo/rx_fifo/memory_reg[6][4]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.716 r  uart_fifo/rx_fifo/tx_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.716    rx_fifo/memory[4]
    SLICE_X11Y36         FDRE                                         r  tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X11Y36         FDRE                                         r  tx_byte_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092     1.550    tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.976%)  route 0.136ns (49.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     1.474    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/uart_inst/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.136     1.751    uart_fifo/rx_fifo/Q[6]
    SLICE_X5Y34          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     1.985    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[3][6]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.070     1.577    uart_fifo/rx_fifo/memory_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.872%)  route 0.136ns (49.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     1.474    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/uart_inst/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.136     1.751    uart_fifo/rx_fifo/Q[6]
    SLICE_X5Y33          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.857     1.984    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][6]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.066     1.572    uart_fifo/rx_fifo/memory_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.263%)  route 0.157ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     1.474    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_fifo/uart_inst/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.157     1.772    uart_fifo/rx_fifo/Q[5]
    SLICE_X5Y33          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.857     1.984    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][5]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.070     1.576    uart_fifo/rx_fifo/memory_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.562     1.445    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  uart_fifo/rx_fifo/memory_reg[6][2]/Q
                         net (fo=2, routed)           0.094     1.703    uart_fifo/rx_fifo/memory_reg[6][2]
    SLICE_X11Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  uart_fifo/rx_fifo/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.748    rx_fifo/memory[2]
    SLICE_X11Y36         FDRE                                         r  tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X11Y36         FDRE                                         r  tx_byte_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.091     1.549    tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.486%)  route 0.155ns (45.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.560     1.443    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_fifo/rx_fifo/memory_reg[7][0]/Q
                         net (fo=2, routed)           0.155     1.739    uart_fifo/rx_fifo/memory_reg[7][0]
    SLICE_X10Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.784 r  uart_fifo/rx_fifo/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    rx_fifo/memory[0]
    SLICE_X10Y33         FDRE                                         r  tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  tx_byte_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.120     1.578    tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.169%)  route 0.157ns (45.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.560     1.443    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_fifo/rx_fifo/memory_reg[7][1]/Q
                         net (fo=2, routed)           0.157     1.741    uart_fifo/rx_fifo/memory_reg[7][1]
    SLICE_X10Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  uart_fifo/rx_fifo/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    rx_fifo/memory[1]
    SLICE_X10Y33         FDRE                                         r  tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  tx_byte_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.121     1.579    tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 scene1/center_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/center_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.559     1.442    scene1/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  scene1/center_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  scene1/center_y_reg[6]/Q
                         net (fo=7, routed)           0.177     1.760    scene1/center_y_reg_n_0_[6]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  scene1/center_y[9]_i_2/O
                         net (fo=1, routed)           0.000     1.805    scene1/center_y[9]
    SLICE_X10Y18         FDRE                                         r  scene1/center_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.827     1.954    scene1/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  scene1/center_y_reg[9]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.120     1.596    scene1/center_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   scene1/firstPage/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   scene1/firstPage/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8    scene1/firstPage/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8    scene1/firstPage/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    scene1/firstPage/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    scene1/firstPage/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9    scene1/heathText/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9    scene1/heathText/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y33    kbControl_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35   kbControl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35   kbControl_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35   kbControl_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y36    transmit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y36   tx_byte_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y35   tx_byte_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y36   tx_byte_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36    uart_fifo/rx_fifo/memory_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36    uart_fifo/rx_fifo/memory_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36    uart_fifo/rx_fifo/memory_reg[4][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y33    kbControl_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y33    kbControl_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30   scene1/center_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30   scene1/center_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30   scene1/center_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y30   scene1/center_x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31   scene1/center_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31   scene1/center_x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31   scene1/center_x_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31   scene1/center_x_reg[9]/C



