arch                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	stereovision3.v	13ad12d     	success   	     	287                	317                  	121                 	60                    	7           	7            	19     	11    	30         	0           	0       	825                  	2.40862       	-166.578            	-2.40862            	24            	906              	16                                    	784                        	21                               	2.73447            	-184.791 	-2.73447 	0       	0       	1.07788e+06           	1.02399e+06          	59124.6                          	1206.62                             	77018.1                     	1571.80                        	0.20     	0.14      	0.34                     	0.05                	-1         	-1          	-1         
