

================================================================
== Vivado HLS Report for 'randombytes_1'
================================================================
* Date:           Tue Aug 25 23:03:39 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.620|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_AES256_CTR_DRBG_Upda_fu_173  |AES256_CTR_DRBG_Upda  |  6726|  6819|  6726|  6819|   none  |
        |grp_AES256_ECB_1_fu_185          |AES256_ECB_1          |  2203|  2203|  2203|  2203|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+
        |             |  Latency  |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?| 2210 ~ 2273 |          -|          -|       ?|    no    |
        | + Loop 1.1  |    2|   33|            2|          -|          -| 1 ~ 16 |    no    |
        | + Loop 1.2  |    0|   30|            2|          -|          -| 0 ~ 15 |    no    |
        | + Loop 1.3  |   32|   32|            2|          -|          -|      16|    no    |
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (tmp)
	3  / (!tmp)
3 --> 
	4  / (!tmp_27)
	5  / (tmp_27)
4 --> 
	3  / (tmp_24)
	5  / (!tmp_24)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!icmp & !exitcond)
	9  / (icmp & tmp_32)
	2  / (icmp & !tmp_32) | (!icmp & exitcond)
8 --> 
	7  / true
9 --> 
	7  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0 = alloca i64"   --->   Operation 11 'alloca' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.75ns)   --->   "%block = alloca [16 x i8], align 16"   --->   Operation 13 'alloca' 'block' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "store i32 0, i32* %i"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "store i64 32, i64* %p_0"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.45>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br label %.backedge" [rng.c:222]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_load = load i64* %p_0" [rng.c:248]   --->   Operation 17 'load' 'p_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.34ns)   --->   "%tmp = icmp eq i64 %p_0_load, 0" [rng.c:222]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %.preheader4.preheader" [rng.c:222]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.35ns)   --->   "br label %.preheader4" [rng.c:224]   --->   Operation 20 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V) nounwind" [rng.c:258]   --->   Operation 21 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_1, %2 ], [ 15, %.preheader4.preheader ]"   --->   Operation 22 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j_cast = sext i5 %j to i32" [rng.c:224]   --->   Operation 23 'sext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j, i32 4)" [rng.c:224]   --->   Operation 24 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %.loopexit.loopexit, label %1" [rng.c:224]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_23 = zext i32 %j_cast to i64" [rng.c:225]   --->   Operation 27 'zext' 'tmp_23' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%DRBG_ctx_V_addr = getelementptr [16 x i8]* @DRBG_ctx_V, i64 0, i64 %tmp_23" [rng.c:225]   --->   Operation 28 'getelementptr' 'DRBG_ctx_V_addr' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [rng.c:225]   --->   Operation 29 'load' 'DRBG_ctx_V_load' <Predicate = (!tmp_27)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (tmp_27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 31 [1/2] (1.75ns)   --->   "%DRBG_ctx_V_load = load i8* %DRBG_ctx_V_addr, align 1" [rng.c:225]   --->   Operation 31 'load' 'DRBG_ctx_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 32 [1/1] (1.24ns)   --->   "%tmp_24 = icmp eq i8 %DRBG_ctx_V_load, -1" [rng.c:225]   --->   Operation 32 'icmp' 'tmp_24' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %2, label %3" [rng.c:225]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.75ns)   --->   "store i8 0, i8* %DRBG_ctx_V_addr, align 1" [rng.c:226]   --->   Operation 34 'store' <Predicate = (tmp_24)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/1] (1.54ns)   --->   "%j_1 = add i5 %j, -1" [rng.c:224]   --->   Operation 35 'add' 'j_1' <Predicate = (tmp_24)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader4" [rng.c:224]   --->   Operation 36 'br' <Predicate = (tmp_24)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.71ns)   --->   "%tmp_28 = add i8 %DRBG_ctx_V_load, 1" [rng.c:228]   --->   Operation 37 'add' 'tmp_28' <Predicate = (!tmp_24)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.75ns)   --->   "store i8 %tmp_28, i8* %DRBG_ctx_V_addr, align 1" [rng.c:228]   --->   Operation 38 'store' <Predicate = (!tmp_24)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit" [rng.c:229]   --->   Operation 39 'br' <Predicate = (!tmp_24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block) nounwind" [rng.c:232]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%i_load_1 = load i32* %i" [rng.c:246]   --->   Operation 41 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB.1([32 x i8]* @DRBG_ctx_Key, [16 x i8]* @DRBG_ctx_V, [16 x i8]* %block) nounwind" [rng.c:232]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_29 = call i60 @_ssdm_op_PartSelect.i60.i64.i32.i32(i64 %p_0_load, i32 4, i32 63)" [rng.c:242]   --->   Operation 43 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (2.34ns)   --->   "%icmp = icmp eq i60 %tmp_29, 0" [rng.c:242]   --->   Operation 44 'icmp' 'icmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %i_load_1 to i12" [rng.c:246]   --->   Operation 45 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp, label %.preheader.preheader, label %.preheader3.preheader" [rng.c:242]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.35ns)   --->   "br label %.preheader3" [rng.c:245]   --->   Operation 47 'br' <Predicate = (!icmp)> <Delay = 1.35>
ST_6 : Operation 48 [1/1] (1.35ns)   --->   "br label %.preheader" [rng.c:252]   --->   Operation 48 'br' <Predicate = (icmp)> <Delay = 1.35>

State 7 <SV = 6> <Delay = 4.44>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%loop = phi i5 [ %loop_1, %4 ], [ 0, %.preheader3.preheader ]"   --->   Operation 49 'phi' 'loop' <Predicate = (!icmp)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %loop, -16" [rng.c:245]   --->   Operation 50 'icmp' 'exitcond' <Predicate = (!icmp)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 51 'speclooptripcount' 'empty_31' <Predicate = (!icmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.54ns)   --->   "%loop_1 = add i5 %loop, 1" [rng.c:245]   --->   Operation 52 'add' 'loop_1' <Predicate = (!icmp)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [rng.c:245]   --->   Operation 53 'br' <Predicate = (!icmp)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_33 = zext i5 %loop to i64" [rng.c:246]   --->   Operation 54 'zext' 'tmp_33' <Predicate = (!icmp & !exitcond)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %tmp_33" [rng.c:246]   --->   Operation 55 'getelementptr' 'block_addr' <Predicate = (!icmp & !exitcond)> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [rng.c:246]   --->   Operation 56 'load' 'block_load' <Predicate = (!icmp & !exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%i_load = load i32* %i" [rng.c:247]   --->   Operation 57 'load' 'i_load' <Predicate = (!icmp & exitcond)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (2.18ns)   --->   "%i_8 = add nsw i32 %i_load, 16" [rng.c:247]   --->   Operation 58 'add' 'i_8' <Predicate = (!icmp & exitcond)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (2.99ns)   --->   "%xlen_assign = add i64 %p_0_load, -16" [rng.c:248]   --->   Operation 59 'add' 'xlen_assign' <Predicate = (!icmp & exitcond)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (1.35ns)   --->   "store i32 %i_8, i32* %i" [rng.c:247]   --->   Operation 60 'store' <Predicate = (!icmp & exitcond)> <Delay = 1.35>
ST_7 : Operation 61 [1/1] (1.45ns)   --->   "store i64 %xlen_assign, i64* %p_0" [rng.c:248]   --->   Operation 61 'store' <Predicate = (!icmp & exitcond)> <Delay = 1.45>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.backedge.backedge" [rng.c:249]   --->   Operation 62 'br' <Predicate = (!icmp & exitcond)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%loop1 = phi i4 [ %loop_2, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 63 'phi' 'loop1' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_31 = zext i4 %loop1 to i64" [rng.c:252]   --->   Operation 64 'zext' 'tmp_31' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (2.34ns)   --->   "%tmp_32 = icmp ult i64 %tmp_31, %p_0_load" [rng.c:252]   --->   Operation 65 'icmp' 'tmp_32' <Predicate = (icmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)"   --->   Operation 66 'speclooptripcount' 'empty_32' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.49ns)   --->   "%loop_2 = add i4 %loop1, 1" [rng.c:252]   --->   Operation 67 'add' 'loop_2' <Predicate = (icmp)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %6, label %.backedge.loopexit" [rng.c:252]   --->   Operation 68 'br' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %tmp_31" [rng.c:253]   --->   Operation 69 'getelementptr' 'block_addr_1' <Predicate = (icmp & tmp_32)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (1.75ns)   --->   "%block_load_1 = load i8* %block_addr_1, align 1" [rng.c:253]   --->   Operation 70 'load' 'block_load_1' <Predicate = (icmp & tmp_32)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 71 [1/1] (1.45ns)   --->   "store i64 0, i64* %p_0"   --->   Operation 71 'store' <Predicate = (icmp & !tmp_32)> <Delay = 1.45>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %.backedge.backedge"   --->   Operation 72 'br' <Predicate = (icmp & !tmp_32)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 73 'br' <Predicate = (icmp & !tmp_32) | (!icmp & exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 74 [1/2] (1.75ns)   --->   "%block_load = load i8* %block_addr, align 1" [rng.c:246]   --->   Operation 74 'load' 'block_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_25 = zext i5 %loop to i12" [rng.c:246]   --->   Operation 75 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_102_cast = add i12 %tmp_30, %tmp_25" [rng.c:246]   --->   Operation 76 'add' 'tmp_102_cast' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [1/1] (3.16ns) (root node of TernaryAdder)   --->   "%sum = add i12 %tmp_102_cast, 1558" [rng.c:246]   --->   Operation 77 'add' 'sum' <Predicate = true> <Delay = 3.16> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sum_cast = sext i12 %sum to i64" [rng.c:246]   --->   Operation 78 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [1590 x i8]* %x, i64 0, i64 %sum_cast" [rng.c:246]   --->   Operation 79 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (2.77ns)   --->   "store i8 %block_load, i8* %x_addr, align 1" [rng.c:246]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader3" [rng.c:245]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.94>
ST_9 : Operation 82 [1/2] (1.75ns)   --->   "%block_load_1 = load i8* %block_addr_1, align 1" [rng.c:253]   --->   Operation 82 'load' 'block_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_26 = zext i4 %loop1 to i12" [rng.c:253]   --->   Operation 83 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_104_cast = add i12 %tmp_26, %tmp_30" [rng.c:253]   --->   Operation 84 'add' 'tmp_104_cast' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 85 [1/1] (3.16ns) (root node of TernaryAdder)   --->   "%sum2 = add i12 %tmp_104_cast, 1558" [rng.c:253]   --->   Operation 85 'add' 'sum2' <Predicate = true> <Delay = 3.16> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%sum2_cast = sext i12 %sum2 to i64" [rng.c:253]   --->   Operation 86 'sext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [1590 x i8]* %x, i64 0, i64 %sum2_cast" [rng.c:253]   --->   Operation 87 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (2.77ns)   --->   "store i8 %block_load_1, i8* %x_addr_1, align 1" [rng.c:253]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [rng.c:252]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.18>
ST_10 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @AES256_CTR_DRBG_Upda([16 x i8]* @DRBG_ctx_V) nounwind" [rng.c:258]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%DRBG_ctx_reseed_coun_1 = load i32* @DRBG_ctx_reseed_coun, align 4" [rng.c:259]   --->   Operation 91 'load' 'DRBG_ctx_reseed_coun_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (2.18ns)   --->   "%tmp_s = add nsw i32 %DRBG_ctx_reseed_coun_1, 1" [rng.c:259]   --->   Operation 92 'add' 'tmp_s' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @DRBG_ctx_reseed_coun, align 4" [rng.c:259]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_Key]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_reseed_coun]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0                    (alloca           ) [ 01111111110]
i                      (alloca           ) [ 01111111110]
block                  (alloca           ) [ 00111111110]
StgValue_14            (store            ) [ 00000000000]
StgValue_15            (store            ) [ 00000000000]
StgValue_16            (br               ) [ 00000000000]
p_0_load               (load             ) [ 00011111110]
tmp                    (icmp             ) [ 00111111110]
StgValue_19            (br               ) [ 00000000000]
StgValue_20            (br               ) [ 00111111110]
j                      (phi              ) [ 00011000000]
j_cast                 (sext             ) [ 00000000000]
tmp_27                 (bitselect        ) [ 00111111110]
empty                  (speclooptripcount) [ 00000000000]
StgValue_26            (br               ) [ 00000000000]
tmp_23                 (zext             ) [ 00000000000]
DRBG_ctx_V_addr        (getelementptr    ) [ 00001000000]
StgValue_30            (br               ) [ 00000000000]
DRBG_ctx_V_load        (load             ) [ 00000000000]
tmp_24                 (icmp             ) [ 00111111110]
StgValue_33            (br               ) [ 00000000000]
StgValue_34            (store            ) [ 00000000000]
j_1                    (add              ) [ 00111111110]
StgValue_36            (br               ) [ 00111111110]
tmp_28                 (add              ) [ 00000000000]
StgValue_38            (store            ) [ 00000000000]
StgValue_39            (br               ) [ 00000000000]
i_load_1               (load             ) [ 00000000000]
StgValue_42            (call             ) [ 00000000000]
tmp_29                 (partselect       ) [ 00000000000]
icmp                   (icmp             ) [ 00111111110]
tmp_30                 (trunc            ) [ 00000001110]
StgValue_46            (br               ) [ 00000000000]
StgValue_47            (br               ) [ 00111111110]
StgValue_48            (br               ) [ 00111111110]
loop                   (phi              ) [ 00000001110]
exitcond               (icmp             ) [ 00111111110]
empty_31               (speclooptripcount) [ 00000000000]
loop_1                 (add              ) [ 00111111110]
StgValue_53            (br               ) [ 00000000000]
tmp_33                 (zext             ) [ 00000000000]
block_addr             (getelementptr    ) [ 00000000100]
i_load                 (load             ) [ 00000000000]
i_8                    (add              ) [ 00000000000]
xlen_assign            (add              ) [ 00000000000]
StgValue_60            (store            ) [ 00000000000]
StgValue_61            (store            ) [ 00000000000]
StgValue_62            (br               ) [ 00000000000]
loop1                  (phi              ) [ 00000001110]
tmp_31                 (zext             ) [ 00000000000]
tmp_32                 (icmp             ) [ 00111111110]
empty_32               (speclooptripcount) [ 00000000000]
loop_2                 (add              ) [ 00111111110]
StgValue_68            (br               ) [ 00000000000]
block_addr_1           (getelementptr    ) [ 00000000010]
StgValue_71            (store            ) [ 00000000000]
StgValue_72            (br               ) [ 00000000000]
StgValue_73            (br               ) [ 00000000000]
block_load             (load             ) [ 00000000000]
tmp_25                 (zext             ) [ 00000000000]
tmp_102_cast           (add              ) [ 00000000000]
sum                    (add              ) [ 00000000000]
sum_cast               (sext             ) [ 00000000000]
x_addr                 (getelementptr    ) [ 00000000000]
StgValue_80            (store            ) [ 00000000000]
StgValue_81            (br               ) [ 00111111110]
block_load_1           (load             ) [ 00000000000]
tmp_26                 (zext             ) [ 00000000000]
tmp_104_cast           (add              ) [ 00000000000]
sum2                   (add              ) [ 00000000000]
sum2_cast              (sext             ) [ 00000000000]
x_addr_1               (getelementptr    ) [ 00000000000]
StgValue_88            (store            ) [ 00000000000]
StgValue_89            (br               ) [ 00111111110]
StgValue_90            (call             ) [ 00000000000]
DRBG_ctx_reseed_coun_1 (load             ) [ 00000000000]
tmp_s                  (add              ) [ 00000000000]
StgValue_93            (store            ) [ 00000000000]
StgValue_94            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DRBG_ctx_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Rcon">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DRBG_ctx_Key">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_Key"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DRBG_ctx_reseed_coun">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_reseed_coun"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES256_CTR_DRBG_Upda"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES256_ECB.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="block_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="DRBG_ctx_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DRBG_ctx_V_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DRBG_ctx_V_load/3 StgValue_34/4 StgValue_38/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="block_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_load/7 block_load_1/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="block_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr_1/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/8 StgValue_88/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="12" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/9 "/>
</bind>
</comp>

<comp id="137" class="1005" name="j_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="loop_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="1"/>
<pin id="151" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="loop_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop/7 "/>
</bind>
</comp>

<comp id="161" class="1005" name="loop1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="loop1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="loop1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop1/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_AES256_CTR_DRBG_Upda_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="0" index="4" bw="8" slack="0"/>
<pin id="179" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_AES256_ECB_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="4" bw="8" slack="0"/>
<pin id="191" dir="0" index="5" bw="8" slack="0"/>
<pin id="192" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="5"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load_1/6 i_load/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_14_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_15_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_0_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_27_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_23_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_24_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_28_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_29_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="60" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="4"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="60" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_30_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="loop_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_1/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_33_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xlen_assign_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="5"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xlen_assign/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="StgValue_60_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="6"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="StgValue_61_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="6"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_31_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_32_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="5"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="loop_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_2/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="StgValue_71_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="6"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_25_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="1"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_102_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="2"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_102_cast/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sum_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="12" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sum_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_26_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_104_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="12" slack="2"/>
<pin id="361" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104_cast/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sum2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sum2_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum2_cast/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="DRBG_ctx_reseed_coun_1_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DRBG_ctx_reseed_coun_1/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_s_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="StgValue_93_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/10 "/>
</bind>
</comp>

<comp id="390" class="1005" name="p_0_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="405" class="1005" name="p_0_load_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="4"/>
<pin id="407" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_0_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="DRBG_ctx_V_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DRBG_ctx_V_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="j_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="icmp_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_30_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="2"/>
<pin id="437" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="444" class="1005" name="loop_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="block_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="loop_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="block_addr_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="108" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="102" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="185" pin=4"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="185" pin=5"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="141" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="141" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="220" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="241"><net_src comp="89" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="137" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="89" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="256" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="198" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="153" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="153" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="153" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="296"><net_src comp="198" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="292" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="298" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="165" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="165" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="149" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="357"><net_src comp="161" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="70" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="401"><net_src comp="74" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="408"><net_src comp="211" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="421"><net_src comp="82" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="429"><net_src comp="243" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="434"><net_src comp="265" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="271" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="447"><net_src comp="281" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="452"><net_src comp="96" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="460"><net_src comp="323" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="465"><net_src comp="108" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {8 9 }
	Port: DRBG_ctx_V | {2 4 10 }
	Port: DRBG_ctx_Key | {2 10 }
	Port: DRBG_ctx_reseed_coun | {10 }
 - Input state : 
	Port: randombytes.1 : DRBG_ctx_V | {2 3 4 5 6 10 }
	Port: randombytes.1 : sbox | {2 5 6 10 }
	Port: randombytes.1 : Rcon | {2 5 6 10 }
	Port: randombytes.1 : DRBG_ctx_Key | {2 5 6 10 }
	Port: randombytes.1 : DRBG_ctx_reseed_coun | {10 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
	State 2
		tmp : 1
		StgValue_19 : 2
	State 3
		j_cast : 1
		tmp_27 : 1
		StgValue_26 : 2
		tmp_23 : 2
		DRBG_ctx_V_addr : 3
		DRBG_ctx_V_load : 4
	State 4
		tmp_24 : 1
		StgValue_33 : 2
		tmp_28 : 1
		StgValue_38 : 2
	State 5
	State 6
		icmp : 1
		tmp_30 : 1
		StgValue_46 : 2
	State 7
		exitcond : 1
		loop_1 : 1
		StgValue_53 : 2
		tmp_33 : 1
		block_addr : 2
		block_load : 3
		i_8 : 1
		StgValue_60 : 2
		StgValue_61 : 1
		tmp_31 : 1
		tmp_32 : 2
		loop_2 : 1
		StgValue_68 : 3
		block_addr_1 : 2
		block_load_1 : 3
	State 8
		tmp_102_cast : 1
		sum : 2
		sum_cast : 3
		x_addr : 4
		StgValue_80 : 5
	State 9
		tmp_104_cast : 1
		sum2 : 2
		sum2_cast : 3
		x_addr_1 : 4
		StgValue_88 : 5
	State 10
		tmp_s : 1
		StgValue_93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_AES256_CTR_DRBG_Upda_fu_173 |    3    | 58.3446 |   1037  |   1927  |
|          |     grp_AES256_ECB_1_fu_185     |    2    | 48.4876 |   909   |   1504  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            j_1_fu_243           |    0    |    0    |    0    |    15   |
|          |          tmp_28_fu_249          |    0    |    0    |    0    |    15   |
|          |          loop_1_fu_281          |    0    |    0    |    0    |    15   |
|          |            i_8_fu_292           |    0    |    0    |    0    |    39   |
|          |        xlen_assign_fu_298       |    0    |    0    |    0    |    71   |
|    add   |          loop_2_fu_323          |    0    |    0    |    0    |    13   |
|          |       tmp_102_cast_fu_338       |    0    |    0    |    0    |    12   |
|          |            sum_fu_343           |    0    |    0    |    0    |    12   |
|          |       tmp_104_cast_fu_358       |    0    |    0    |    0    |    12   |
|          |           sum2_fu_363           |    0    |    0    |    0    |    12   |
|          |           tmp_s_fu_378          |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_214           |    0    |    0    |    0    |    29   |
|          |          tmp_24_fu_237          |    0    |    0    |    0    |    11   |
|   icmp   |           icmp_fu_265           |    0    |    0    |    0    |    29   |
|          |         exitcond_fu_275         |    0    |    0    |    0    |    11   |
|          |          tmp_32_fu_318          |    0    |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          j_cast_fu_220          |    0    |    0    |    0    |    0    |
|   sext   |         sum_cast_fu_349         |    0    |    0    |    0    |    0    |
|          |         sum2_cast_fu_369        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
| bitselect|          tmp_27_fu_224          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_23_fu_232          |    0    |    0    |    0    |    0    |
|          |          tmp_33_fu_287          |    0    |    0    |    0    |    0    |
|   zext   |          tmp_31_fu_313          |    0    |    0    |    0    |    0    |
|          |          tmp_25_fu_334          |    0    |    0    |    0    |    0    |
|          |          tmp_26_fu_354          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|          tmp_29_fu_256          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |          tmp_30_fu_271          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    5    | 106.832 |   1946  |   3795  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|block|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|DRBG_ctx_V_addr_reg_418|    4   |
|  block_addr_1_reg_462 |    4   |
|   block_addr_reg_449  |    4   |
|       i_reg_398       |   32   |
|      icmp_reg_431     |    1   |
|      j_1_reg_426      |    5   |
|       j_reg_137       |    5   |
|     loop1_reg_161     |    4   |
|     loop_1_reg_444    |    5   |
|     loop_2_reg_457    |    4   |
|      loop_reg_149     |    5   |
|    p_0_load_reg_405   |   64   |
|      p_0_reg_390      |   64   |
|     tmp_30_reg_435    |   12   |
+-----------------------+--------+
|         Total         |   213  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_89 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_102 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_122 |  p0  |   2  |  11  |   22   ||    9    |
|     j_reg_137     |  p0  |   2  |   5  |   10   ||    9    |
|    loop_reg_149   |  p0  |   2  |   5  |   10   ||    9    |
|   loop1_reg_161   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||  9.6535 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |   106  |  1946  |  3795  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   75   |
|  Register |    -   |    -   |   213  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   116  |  2159  |  3870  |
+-----------+--------+--------+--------+--------+
