# ğŸ”„ 4-bit Universal Shift Register (USR)

## ğŸ“Œ Description

This project implements a 4-bit Universal Shift Register (USR) in Verilog using Intel Quartus Prime. The register supports four operations:

## ğŸ–¼ï¸ RTL Schematic


> ![RTL](https://github.com/Nithyanand-b/4-Bit-Universal-Shift-Register/blob/main/Screenshot%202025-05-30%20212127.png)

---
## ğŸ’¡ Mode Control Table

| Mode | Operation     |
|------|---------------|
| 00   | Hold          |
| 01   | Shift Right   |
| 10   | Shift Left    |
| 11   | Parallel Load |
## ğŸ”§ Technologies Used

- Verilog HDL  
- Intel Quartus Prime Lite Edition


## ğŸ“‚ Project Files

- `four_bit_USR.v` â€” Verilog source code  
- `four_bit_USR.qsf` / `four_bit_USR.qpf` â€” Quartus project and settings files  
- `output_files/*.sof` â€” FPGA programming file  
- `pin_assignments.txt` â€” Pin mappings (if using an FPGA board)

---

## ğŸ‘¨â€ğŸ’» Author

Designed by Nithyanand Boopathi
ğŸ“… Date: April 30 2025

