// Seed: 496996109
module module_0 ();
  assign id_1[1] = (id_1[1'h0]);
  logic [7:0] id_2;
  assign id_2[""] = 1'd0;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1
    , id_13,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    output uwire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    output supply1 id_11
);
  tri1 id_14 = id_7;
  assign id_11 = 1;
  wire id_15;
  module_0();
  assign id_11 = id_13;
  assign id_1  = 1 ? ~id_13 : id_10;
endmodule
