$date
	Tue Nov 12 23:38:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Moore5_20 $end
$var wire 1 ! t_y_out $end
$var wire 1 " B $end
$var wire 1 # A $end
$var reg 1 $ t_clock $end
$var reg 1 % t_reset $end
$var reg 1 & t_x_in $end
$scope module M2 $end
$var wire 1 ' TA $end
$var wire 1 ( TB $end
$var wire 1 $ clk $end
$var wire 1 % res $end
$var wire 1 & x_in $end
$var wire 1 ! y_out $end
$var wire 1 " B $end
$var wire 1 # A $end
$scope module t1 $end
$var wire 1 $ Clk $end
$var wire 1 ) DT $end
$var wire 1 ' T $end
$var wire 1 % rst $end
$var wire 1 # Q $end
$scope module TF1 $end
$var wire 1 $ Clk $end
$var wire 1 ) D $end
$var wire 1 % rst $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$scope module t2 $end
$var wire 1 $ Clk $end
$var wire 1 * DT $end
$var wire 1 ( T $end
$var wire 1 % rst $end
$var wire 1 " Q $end
$scope module TF1 $end
$var wire 1 $ Clk $end
$var wire 1 * D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1%
#10
1$
#15
1*
0$
1(
1&
#20
1)
0*
1'
1"
1$
#25
0)
0'
1*
0$
0(
0&
#30
1$
#35
1)
1'
0*
0$
1(
1&
#40
1*
0'
1#
0"
1$
#45
0*
0$
0(
0&
#50
1$
#55
1*
0$
1(
1&
#60
0)
0*
1!
1'
1"
1$
#65
1)
0'
1*
0$
0(
0&
#70
1$
#75
0)
1'
0*
0$
1(
1&
#80
1*
0!
0'
0#
0"
1$
#85
0*
0$
0(
0&
#95
1*
1(
1&
#100
