{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686246228614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686246228621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 01:43:48 2023 " "Processing started: Fri Jun 09 01:43:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686246228621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246228621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off manualAdder -c manualAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off manualAdder -c manualAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246228621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686246228879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686246228879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manualadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file manualadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manualAdder-bhv " "Found design unit 1: manualAdder-bhv" {  } { { "manualAdder.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/manualAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234272 ""} { "Info" "ISGN_ENTITY_NAME" "1 manualAdder " "Found entity 1: manualAdder" {  } { { "manualAdder.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/manualAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246234272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_trigger-bhv " "Found design unit 1: d_trigger-bhv" {  } { { "d_trigger.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/d_trigger.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234273 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_trigger " "Found entity 1: d_trigger" {  } { { "d_trigger.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/d_trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246234273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_transformer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_transformer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_transformer-bhv " "Found design unit 1: output_transformer-bhv" {  } { { "output_transformer.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/output_transformer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234302 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_transformer " "Found entity 1: output_transformer" {  } { { "output_transformer.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/output_transformer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246234302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ntl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ntl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ntl-bhv " "Found design unit 1: ntl-bhv" {  } { { "ntl.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/ntl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ntl " "Found entity 1: ntl" {  } { { "ntl.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/ntl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246234303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-bhv " "Found design unit 1: counter_trigger-bhv" {  } { { "counter_trigger.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/counter_trigger.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234304 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "counter_trigger.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/counter_trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686246234304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246234304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "manualAdder " "Elaborating entity \"manualAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686246234321 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r manualAdder.vhd(42) " "VHDL Process Statement warning at manualAdder.vhd(42): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "manualAdder.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/manualAdder.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686246234322 "|manualAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_trigger counter_trigger:d1 " "Elaborating entity \"counter_trigger\" for hierarchy \"counter_trigger:d1\"" {  } { { "manualAdder.vhd" "d1" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/manualAdder.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686246234322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trigger d_trigger:d2 " "Elaborating entity \"d_trigger\" for hierarchy \"d_trigger:d2\"" {  } { { "manualAdder.vhd" "d2" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/manualAdder.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686246234323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_transformer output_transformer:out1 " "Elaborating entity \"output_transformer\" for hierarchy \"output_transformer:out1\"" {  } { { "manualAdder.vhd" "out1" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/manualAdder.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686246234324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 output_transformer.vhd(49) " "VHDL Process Statement warning at output_transformer.vhd(49): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_transformer.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/output_transformer.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686246234326 "|manualAdder|output_transformer:out1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ntl output_transformer:out1\|ntl:n1 " "Elaborating entity \"ntl\" for hierarchy \"output_transformer:out1\|ntl:n1\"" {  } { { "output_transformer.vhd" "n1" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/output_transformer.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686246234326 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "d_trigger.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/d_trigger.vhd" 9 -1 0 } } { "counter_trigger.vhd" "" { Text "D:/GitHub/VHDL2023/manualAdder 2/manualAdder 2/counter_trigger.vhd" 9 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686246234530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686246234590 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686246234590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686246234590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686246234590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686246234669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 01:43:54 2023 " "Processing ended: Fri Jun 09 01:43:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686246234669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686246234669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686246234669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686246234669 ""}
