ARM GAS  /tmp/cc4XWuYB.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32u5xx_hal_cortex.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c"
  21              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  22              		.align	1
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	__NVIC_EnableIRQ:
  28              	.LVL0:
  29              	.LFB124:
  30              		.file 2 "Drivers/CMSIS/Include/core_cm33.h"
   1:Drivers/CMSIS/Include/core_cm33.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm33.h ****  * @file     core_cm33.h
   3:Drivers/CMSIS/Include/core_cm33.h ****  * @brief    CMSIS Cortex-M33 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm33.h ****  * @version  V5.2.3
   5:Drivers/CMSIS/Include/core_cm33.h ****  * @date     13. October 2021
   6:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm33.h **** /*
   8:Drivers/CMSIS/Include/core_cm33.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm33.h ****  *
  10:Drivers/CMSIS/Include/core_cm33.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm33.h ****  *
  12:Drivers/CMSIS/Include/core_cm33.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm33.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm33.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm33.h ****  *
  16:Drivers/CMSIS/Include/core_cm33.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm33.h ****  *
  18:Drivers/CMSIS/Include/core_cm33.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm33.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm33.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm33.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm33.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm33.h ****  */
  24:Drivers/CMSIS/Include/core_cm33.h **** 
  25:Drivers/CMSIS/Include/core_cm33.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm33.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  27:Drivers/CMSIS/Include/core_cm33.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm33.h ****   #pragma clang system_header                   /* treat file as system include file */
ARM GAS  /tmp/cc4XWuYB.s 			page 2


  29:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __GNUC__ )
  30:Drivers/CMSIS/Include/core_cm33.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  31:Drivers/CMSIS/Include/core_cm33.h **** #endif
  32:Drivers/CMSIS/Include/core_cm33.h **** 
  33:Drivers/CMSIS/Include/core_cm33.h **** #ifndef __CORE_CM33_H_GENERIC
  34:Drivers/CMSIS/Include/core_cm33.h **** #define __CORE_CM33_H_GENERIC
  35:Drivers/CMSIS/Include/core_cm33.h **** 
  36:Drivers/CMSIS/Include/core_cm33.h **** #include <stdint.h>
  37:Drivers/CMSIS/Include/core_cm33.h **** 
  38:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
  39:Drivers/CMSIS/Include/core_cm33.h ****  extern "C" {
  40:Drivers/CMSIS/Include/core_cm33.h **** #endif
  41:Drivers/CMSIS/Include/core_cm33.h **** 
  42:Drivers/CMSIS/Include/core_cm33.h **** /**
  43:Drivers/CMSIS/Include/core_cm33.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  44:Drivers/CMSIS/Include/core_cm33.h ****   CMSIS violates the following MISRA-C:2004 rules:
  45:Drivers/CMSIS/Include/core_cm33.h **** 
  46:Drivers/CMSIS/Include/core_cm33.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  47:Drivers/CMSIS/Include/core_cm33.h ****      Function definitions in header files are used to allow 'inlining'.
  48:Drivers/CMSIS/Include/core_cm33.h **** 
  49:Drivers/CMSIS/Include/core_cm33.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  50:Drivers/CMSIS/Include/core_cm33.h ****      Unions are used for effective representation of core registers.
  51:Drivers/CMSIS/Include/core_cm33.h **** 
  52:Drivers/CMSIS/Include/core_cm33.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  53:Drivers/CMSIS/Include/core_cm33.h ****      Function-like macros are used to allow more efficient code.
  54:Drivers/CMSIS/Include/core_cm33.h ****  */
  55:Drivers/CMSIS/Include/core_cm33.h **** 
  56:Drivers/CMSIS/Include/core_cm33.h **** 
  57:Drivers/CMSIS/Include/core_cm33.h **** /*******************************************************************************
  58:Drivers/CMSIS/Include/core_cm33.h ****  *                 CMSIS definitions
  59:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
  60:Drivers/CMSIS/Include/core_cm33.h **** /**
  61:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup Cortex_M33
  62:Drivers/CMSIS/Include/core_cm33.h ****   @{
  63:Drivers/CMSIS/Include/core_cm33.h ****  */
  64:Drivers/CMSIS/Include/core_cm33.h **** 
  65:Drivers/CMSIS/Include/core_cm33.h **** #include "cmsis_version.h"
  66:Drivers/CMSIS/Include/core_cm33.h **** 
  67:Drivers/CMSIS/Include/core_cm33.h **** /*  CMSIS CM33 definitions */
  68:Drivers/CMSIS/Include/core_cm33.h **** #define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31
  69:Drivers/CMSIS/Include/core_cm33.h **** #define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15
  70:Drivers/CMSIS/Include/core_cm33.h **** #define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN << 16U) | \
  71:Drivers/CMSIS/Include/core_cm33.h ****                                      __CM33_CMSIS_VERSION_SUB           )      /*!< \deprecated CMS
  72:Drivers/CMSIS/Include/core_cm33.h **** 
  73:Drivers/CMSIS/Include/core_cm33.h **** #define __CORTEX_M                 (33U)                                       /*!< Cortex-M Core *
  74:Drivers/CMSIS/Include/core_cm33.h **** 
  75:Drivers/CMSIS/Include/core_cm33.h **** /** __FPU_USED indicates whether an FPU is used or not.
  76:Drivers/CMSIS/Include/core_cm33.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  77:Drivers/CMSIS/Include/core_cm33.h **** */
  78:Drivers/CMSIS/Include/core_cm33.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__TARGET_FPU_VFP)
  80:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  81:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
  82:Drivers/CMSIS/Include/core_cm33.h ****     #else
  83:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  84:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
  85:Drivers/CMSIS/Include/core_cm33.h ****     #endif
ARM GAS  /tmp/cc4XWuYB.s 			page 3


  86:Drivers/CMSIS/Include/core_cm33.h ****   #else
  87:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
  88:Drivers/CMSIS/Include/core_cm33.h ****   #endif
  89:Drivers/CMSIS/Include/core_cm33.h **** 
  90:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
  91:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  92:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
  93:Drivers/CMSIS/Include/core_cm33.h ****     #else
  94:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  95:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
  96:Drivers/CMSIS/Include/core_cm33.h ****     #endif
  97:Drivers/CMSIS/Include/core_cm33.h ****   #else
  98:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
  99:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 100:Drivers/CMSIS/Include/core_cm33.h **** 
 101:Drivers/CMSIS/Include/core_cm33.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 102:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FP)
 103:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 104:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 105:Drivers/CMSIS/Include/core_cm33.h ****     #else
 106:Drivers/CMSIS/Include/core_cm33.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 107:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 108:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 109:Drivers/CMSIS/Include/core_cm33.h ****   #else
 110:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 111:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm33.h **** 
 113:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 114:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
 116:Drivers/CMSIS/Include/core_cm33.h ****     #else
 117:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 118:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
 119:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm33.h ****   #else
 121:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
 122:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm33.h **** 
 124:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __GNUC__ )
 125:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 126:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm33.h ****     #else
 129:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm33.h ****   #else
 133:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm33.h **** 
 136:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 137:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 138:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
 139:Drivers/CMSIS/Include/core_cm33.h ****     #else
 140:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 141:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
 142:Drivers/CMSIS/Include/core_cm33.h ****     #endif
ARM GAS  /tmp/cc4XWuYB.s 			page 4


 143:Drivers/CMSIS/Include/core_cm33.h ****   #else
 144:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
 145:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 146:Drivers/CMSIS/Include/core_cm33.h **** 
 147:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __ICCARM__ )
 148:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARMVFP__)
 149:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 150:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 151:Drivers/CMSIS/Include/core_cm33.h ****     #else
 152:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 153:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 154:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 155:Drivers/CMSIS/Include/core_cm33.h ****   #else
 156:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 157:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 158:Drivers/CMSIS/Include/core_cm33.h **** 
 159:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 160:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 161:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
 162:Drivers/CMSIS/Include/core_cm33.h ****     #else
 163:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 164:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
 165:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 166:Drivers/CMSIS/Include/core_cm33.h ****   #else
 167:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
 168:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 169:Drivers/CMSIS/Include/core_cm33.h **** 
 170:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __TI_ARM__ )
 171:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__TI_VFP_SUPPORT__)
 172:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 173:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 174:Drivers/CMSIS/Include/core_cm33.h ****     #else
 175:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 177:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 178:Drivers/CMSIS/Include/core_cm33.h ****   #else
 179:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 180:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 181:Drivers/CMSIS/Include/core_cm33.h **** 
 182:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __TASKING__ )
 183:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__FPU_VFP__)
 184:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 185:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 186:Drivers/CMSIS/Include/core_cm33.h ****     #else
 187:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 188:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 189:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 190:Drivers/CMSIS/Include/core_cm33.h ****   #else
 191:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 192:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 193:Drivers/CMSIS/Include/core_cm33.h **** 
 194:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __CSMC__ )
 195:Drivers/CMSIS/Include/core_cm33.h ****   #if ( __CSMC__ & 0x400U)
 196:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 197:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 198:Drivers/CMSIS/Include/core_cm33.h ****     #else
 199:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /tmp/cc4XWuYB.s 			page 5


 200:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 201:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 202:Drivers/CMSIS/Include/core_cm33.h ****   #else
 203:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 204:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 205:Drivers/CMSIS/Include/core_cm33.h **** 
 206:Drivers/CMSIS/Include/core_cm33.h **** #endif
 207:Drivers/CMSIS/Include/core_cm33.h **** 
 208:Drivers/CMSIS/Include/core_cm33.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 209:Drivers/CMSIS/Include/core_cm33.h **** 
 210:Drivers/CMSIS/Include/core_cm33.h **** 
 211:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
 212:Drivers/CMSIS/Include/core_cm33.h **** }
 213:Drivers/CMSIS/Include/core_cm33.h **** #endif
 214:Drivers/CMSIS/Include/core_cm33.h **** 
 215:Drivers/CMSIS/Include/core_cm33.h **** #endif /* __CORE_CM33_H_GENERIC */
 216:Drivers/CMSIS/Include/core_cm33.h **** 
 217:Drivers/CMSIS/Include/core_cm33.h **** #ifndef __CMSIS_GENERIC
 218:Drivers/CMSIS/Include/core_cm33.h **** 
 219:Drivers/CMSIS/Include/core_cm33.h **** #ifndef __CORE_CM33_H_DEPENDANT
 220:Drivers/CMSIS/Include/core_cm33.h **** #define __CORE_CM33_H_DEPENDANT
 221:Drivers/CMSIS/Include/core_cm33.h **** 
 222:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
 223:Drivers/CMSIS/Include/core_cm33.h ****  extern "C" {
 224:Drivers/CMSIS/Include/core_cm33.h **** #endif
 225:Drivers/CMSIS/Include/core_cm33.h **** 
 226:Drivers/CMSIS/Include/core_cm33.h **** /* check device defines and use defaults */
 227:Drivers/CMSIS/Include/core_cm33.h **** #if defined __CHECK_DEVICE_DEFINES
 228:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __CM33_REV
 229:Drivers/CMSIS/Include/core_cm33.h ****     #define __CM33_REV                0x0000U
 230:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__CM33_REV not defined in device header file; using default!"
 231:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 232:Drivers/CMSIS/Include/core_cm33.h **** 
 233:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __FPU_PRESENT
 234:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_PRESENT             0U
 235:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 236:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 237:Drivers/CMSIS/Include/core_cm33.h **** 
 238:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __MPU_PRESENT
 239:Drivers/CMSIS/Include/core_cm33.h ****     #define __MPU_PRESENT             0U
 240:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 241:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 242:Drivers/CMSIS/Include/core_cm33.h **** 
 243:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __SAUREGION_PRESENT
 244:Drivers/CMSIS/Include/core_cm33.h ****     #define __SAUREGION_PRESENT       0U
 245:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 246:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 247:Drivers/CMSIS/Include/core_cm33.h **** 
 248:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __DSP_PRESENT
 249:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_PRESENT             0U
 250:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 251:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 252:Drivers/CMSIS/Include/core_cm33.h **** 
 253:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __VTOR_PRESENT
 254:Drivers/CMSIS/Include/core_cm33.h ****     #define __VTOR_PRESENT             1U
 255:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 256:Drivers/CMSIS/Include/core_cm33.h ****   #endif
ARM GAS  /tmp/cc4XWuYB.s 			page 6


 257:Drivers/CMSIS/Include/core_cm33.h **** 
 258:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __NVIC_PRIO_BITS
 259:Drivers/CMSIS/Include/core_cm33.h ****     #define __NVIC_PRIO_BITS          3U
 260:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 261:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 262:Drivers/CMSIS/Include/core_cm33.h **** 
 263:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __Vendor_SysTickConfig
 264:Drivers/CMSIS/Include/core_cm33.h ****     #define __Vendor_SysTickConfig    0U
 265:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 266:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 267:Drivers/CMSIS/Include/core_cm33.h **** #endif
 268:Drivers/CMSIS/Include/core_cm33.h **** 
 269:Drivers/CMSIS/Include/core_cm33.h **** /* IO definitions (access restrictions to peripheral registers) */
 270:Drivers/CMSIS/Include/core_cm33.h **** /**
 271:Drivers/CMSIS/Include/core_cm33.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 272:Drivers/CMSIS/Include/core_cm33.h **** 
 273:Drivers/CMSIS/Include/core_cm33.h ****     <strong>IO Type Qualifiers</strong> are used
 274:Drivers/CMSIS/Include/core_cm33.h ****     \li to specify the access to peripheral variables.
 275:Drivers/CMSIS/Include/core_cm33.h ****     \li for automatic generation of peripheral register debug information.
 276:Drivers/CMSIS/Include/core_cm33.h **** */
 277:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
 278:Drivers/CMSIS/Include/core_cm33.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 279:Drivers/CMSIS/Include/core_cm33.h **** #else
 280:Drivers/CMSIS/Include/core_cm33.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 281:Drivers/CMSIS/Include/core_cm33.h **** #endif
 282:Drivers/CMSIS/Include/core_cm33.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 283:Drivers/CMSIS/Include/core_cm33.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 284:Drivers/CMSIS/Include/core_cm33.h **** 
 285:Drivers/CMSIS/Include/core_cm33.h **** /* following defines should be used for structure members */
 286:Drivers/CMSIS/Include/core_cm33.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 287:Drivers/CMSIS/Include/core_cm33.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 288:Drivers/CMSIS/Include/core_cm33.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 289:Drivers/CMSIS/Include/core_cm33.h **** 
 290:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group Cortex_M33 */
 291:Drivers/CMSIS/Include/core_cm33.h **** 
 292:Drivers/CMSIS/Include/core_cm33.h **** 
 293:Drivers/CMSIS/Include/core_cm33.h **** 
 294:Drivers/CMSIS/Include/core_cm33.h **** /*******************************************************************************
 295:Drivers/CMSIS/Include/core_cm33.h ****  *                 Register Abstraction
 296:Drivers/CMSIS/Include/core_cm33.h ****   Core Register contain:
 297:Drivers/CMSIS/Include/core_cm33.h ****   - Core Register
 298:Drivers/CMSIS/Include/core_cm33.h ****   - Core NVIC Register
 299:Drivers/CMSIS/Include/core_cm33.h ****   - Core SCB Register
 300:Drivers/CMSIS/Include/core_cm33.h ****   - Core SysTick Register
 301:Drivers/CMSIS/Include/core_cm33.h ****   - Core Debug Register
 302:Drivers/CMSIS/Include/core_cm33.h ****   - Core MPU Register
 303:Drivers/CMSIS/Include/core_cm33.h ****   - Core SAU Register
 304:Drivers/CMSIS/Include/core_cm33.h ****   - Core FPU Register
 305:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
 306:Drivers/CMSIS/Include/core_cm33.h **** /**
 307:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 308:Drivers/CMSIS/Include/core_cm33.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 309:Drivers/CMSIS/Include/core_cm33.h **** */
 310:Drivers/CMSIS/Include/core_cm33.h **** 
 311:Drivers/CMSIS/Include/core_cm33.h **** /**
 312:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
 313:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
ARM GAS  /tmp/cc4XWuYB.s 			page 7


 314:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Core Register type definitions.
 315:Drivers/CMSIS/Include/core_cm33.h ****   @{
 316:Drivers/CMSIS/Include/core_cm33.h ****  */
 317:Drivers/CMSIS/Include/core_cm33.h **** 
 318:Drivers/CMSIS/Include/core_cm33.h **** /**
 319:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 320:Drivers/CMSIS/Include/core_cm33.h ****  */
 321:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 322:Drivers/CMSIS/Include/core_cm33.h **** {
 323:Drivers/CMSIS/Include/core_cm33.h ****   struct
 324:Drivers/CMSIS/Include/core_cm33.h ****   {
 325:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 326:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 327:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 328:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 329:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 330:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 331:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 332:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 333:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 334:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 335:Drivers/CMSIS/Include/core_cm33.h **** } APSR_Type;
 336:Drivers/CMSIS/Include/core_cm33.h **** 
 337:Drivers/CMSIS/Include/core_cm33.h **** /* APSR Register Definitions */
 338:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 339:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 340:Drivers/CMSIS/Include/core_cm33.h **** 
 341:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 342:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 343:Drivers/CMSIS/Include/core_cm33.h **** 
 344:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 345:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 346:Drivers/CMSIS/Include/core_cm33.h **** 
 347:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 348:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 349:Drivers/CMSIS/Include/core_cm33.h **** 
 350:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 351:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 352:Drivers/CMSIS/Include/core_cm33.h **** 
 353:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 354:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 355:Drivers/CMSIS/Include/core_cm33.h **** 
 356:Drivers/CMSIS/Include/core_cm33.h **** 
 357:Drivers/CMSIS/Include/core_cm33.h **** /**
 358:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 359:Drivers/CMSIS/Include/core_cm33.h ****  */
 360:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 361:Drivers/CMSIS/Include/core_cm33.h **** {
 362:Drivers/CMSIS/Include/core_cm33.h ****   struct
 363:Drivers/CMSIS/Include/core_cm33.h ****   {
 364:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 365:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 366:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 367:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 368:Drivers/CMSIS/Include/core_cm33.h **** } IPSR_Type;
 369:Drivers/CMSIS/Include/core_cm33.h **** 
 370:Drivers/CMSIS/Include/core_cm33.h **** /* IPSR Register Definitions */
ARM GAS  /tmp/cc4XWuYB.s 			page 8


 371:Drivers/CMSIS/Include/core_cm33.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 372:Drivers/CMSIS/Include/core_cm33.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 373:Drivers/CMSIS/Include/core_cm33.h **** 
 374:Drivers/CMSIS/Include/core_cm33.h **** 
 375:Drivers/CMSIS/Include/core_cm33.h **** /**
 376:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 377:Drivers/CMSIS/Include/core_cm33.h ****  */
 378:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 379:Drivers/CMSIS/Include/core_cm33.h **** {
 380:Drivers/CMSIS/Include/core_cm33.h ****   struct
 381:Drivers/CMSIS/Include/core_cm33.h ****   {
 382:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 383:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 384:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 385:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 386:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 387:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 388:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 389:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 390:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 391:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 392:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 393:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 394:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 395:Drivers/CMSIS/Include/core_cm33.h **** } xPSR_Type;
 396:Drivers/CMSIS/Include/core_cm33.h **** 
 397:Drivers/CMSIS/Include/core_cm33.h **** /* xPSR Register Definitions */
 398:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 399:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 400:Drivers/CMSIS/Include/core_cm33.h **** 
 401:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 402:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 403:Drivers/CMSIS/Include/core_cm33.h **** 
 404:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 405:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 406:Drivers/CMSIS/Include/core_cm33.h **** 
 407:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 408:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 409:Drivers/CMSIS/Include/core_cm33.h **** 
 410:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 411:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 412:Drivers/CMSIS/Include/core_cm33.h **** 
 413:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 414:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 415:Drivers/CMSIS/Include/core_cm33.h **** 
 416:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 417:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 418:Drivers/CMSIS/Include/core_cm33.h **** 
 419:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 420:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 421:Drivers/CMSIS/Include/core_cm33.h **** 
 422:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 423:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 424:Drivers/CMSIS/Include/core_cm33.h **** 
 425:Drivers/CMSIS/Include/core_cm33.h **** 
 426:Drivers/CMSIS/Include/core_cm33.h **** /**
 427:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Control Registers (CONTROL).
ARM GAS  /tmp/cc4XWuYB.s 			page 9


 428:Drivers/CMSIS/Include/core_cm33.h ****  */
 429:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 430:Drivers/CMSIS/Include/core_cm33.h **** {
 431:Drivers/CMSIS/Include/core_cm33.h ****   struct
 432:Drivers/CMSIS/Include/core_cm33.h ****   {
 433:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 434:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 435:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 436:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 437:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 438:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 439:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 440:Drivers/CMSIS/Include/core_cm33.h **** } CONTROL_Type;
 441:Drivers/CMSIS/Include/core_cm33.h **** 
 442:Drivers/CMSIS/Include/core_cm33.h **** /* CONTROL Register Definitions */
 443:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 444:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 445:Drivers/CMSIS/Include/core_cm33.h **** 
 446:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 447:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 448:Drivers/CMSIS/Include/core_cm33.h **** 
 449:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 450:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 451:Drivers/CMSIS/Include/core_cm33.h **** 
 452:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 453:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 454:Drivers/CMSIS/Include/core_cm33.h **** 
 455:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_CORE */
 456:Drivers/CMSIS/Include/core_cm33.h **** 
 457:Drivers/CMSIS/Include/core_cm33.h **** 
 458:Drivers/CMSIS/Include/core_cm33.h **** /**
 459:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
 460:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 461:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Type definitions for the NVIC Registers
 462:Drivers/CMSIS/Include/core_cm33.h ****   @{
 463:Drivers/CMSIS/Include/core_cm33.h ****  */
 464:Drivers/CMSIS/Include/core_cm33.h **** 
 465:Drivers/CMSIS/Include/core_cm33.h **** /**
 466:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 467:Drivers/CMSIS/Include/core_cm33.h ****  */
 468:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
 469:Drivers/CMSIS/Include/core_cm33.h **** {
 470:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 471:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[16U];
 472:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 473:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RSERVED1[16U];
 474:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 475:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[16U];
 476:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 477:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[16U];
 478:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 479:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[16U];
 480:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 481:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[16U];
 482:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 483:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[580U];
 484:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
ARM GAS  /tmp/cc4XWuYB.s 			page 10


 485:Drivers/CMSIS/Include/core_cm33.h **** }  NVIC_Type;
 486:Drivers/CMSIS/Include/core_cm33.h **** 
 487:Drivers/CMSIS/Include/core_cm33.h **** /* Software Triggered Interrupt Register Definitions */
 488:Drivers/CMSIS/Include/core_cm33.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 489:Drivers/CMSIS/Include/core_cm33.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 490:Drivers/CMSIS/Include/core_cm33.h **** 
 491:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_NVIC */
 492:Drivers/CMSIS/Include/core_cm33.h **** 
 493:Drivers/CMSIS/Include/core_cm33.h **** 
 494:Drivers/CMSIS/Include/core_cm33.h **** /**
 495:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
 496:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 497:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the System Control Block Registers
 498:Drivers/CMSIS/Include/core_cm33.h ****   @{
 499:Drivers/CMSIS/Include/core_cm33.h ****  */
 500:Drivers/CMSIS/Include/core_cm33.h **** 
 501:Drivers/CMSIS/Include/core_cm33.h **** /**
 502:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the System Control Block (SCB).
 503:Drivers/CMSIS/Include/core_cm33.h ****  */
 504:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
 505:Drivers/CMSIS/Include/core_cm33.h **** {
 506:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 507:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 508:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 509:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 510:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 511:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 512:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 513:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 514:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 515:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 516:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 517:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 518:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 519:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 520:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 521:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 522:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 523:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 524:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 525:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 526:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 527:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 528:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 529:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 530:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 531:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED7[21U];
 532:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 533:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 534:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[69U];
 535:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 536:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[15U];
 537:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 538:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 539:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 540:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[1U];
 541:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
ARM GAS  /tmp/cc4XWuYB.s 			page 11


 542:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[1U];
 543:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 544:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 545:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 546:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 547:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 548:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 549:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 550:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 551:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 552:Drivers/CMSIS/Include/core_cm33.h **** } SCB_Type;
 553:Drivers/CMSIS/Include/core_cm33.h **** 
 554:Drivers/CMSIS/Include/core_cm33.h **** /* SCB CPUID Register Definitions */
 555:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm33.h **** 
 558:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm33.h **** 
 561:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm33.h **** 
 564:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm33.h **** 
 567:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm33.h **** 
 570:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Interrupt Control State Register Definitions */
 571:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm33.h **** 
 574:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm33.h **** 
 577:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm33.h **** 
 580:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm33.h **** 
 583:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm33.h **** 
 586:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm33.h **** 
 589:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm33.h **** 
 592:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm33.h **** 
 595:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm33.h **** 
 598:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
ARM GAS  /tmp/cc4XWuYB.s 			page 12


 599:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm33.h **** 
 601:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm33.h **** 
 604:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm33.h **** 
 607:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm33.h **** 
 610:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Vector Table Offset Register Definitions */
 611:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm33.h **** 
 614:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 615:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm33.h **** 
 618:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm33.h **** 
 621:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm33.h **** 
 624:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm33.h **** 
 627:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm33.h **** 
 630:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm33.h **** 
 633:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm33.h **** 
 636:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm33.h **** 
 639:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm33.h **** 
 642:Drivers/CMSIS/Include/core_cm33.h **** /* SCB System Control Register Definitions */
 643:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm33.h **** 
 646:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm33.h **** 
 649:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm33.h **** 
 652:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm33.h **** 
 655:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Configuration Control Register Definitions */
ARM GAS  /tmp/cc4XWuYB.s 			page 13


 656:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm33.h **** 
 659:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm33.h **** 
 662:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm33.h **** 
 665:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm33.h **** 
 668:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm33.h **** 
 671:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm33.h **** 
 674:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm33.h **** 
 677:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm33.h **** 
 680:Drivers/CMSIS/Include/core_cm33.h **** /* SCB System Handler Control and State Register Definitions */
 681:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm33.h **** 
 684:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm33.h **** 
 687:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm33.h **** 
 690:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm33.h **** 
 693:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm33.h **** 
 696:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm33.h **** 
 699:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm33.h **** 
 702:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm33.h **** 
 705:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm33.h **** 
 708:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm33.h **** 
 711:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 712:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
ARM GAS  /tmp/cc4XWuYB.s 			page 14


 713:Drivers/CMSIS/Include/core_cm33.h **** 
 714:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 715:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 716:Drivers/CMSIS/Include/core_cm33.h **** 
 717:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 718:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 719:Drivers/CMSIS/Include/core_cm33.h **** 
 720:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 721:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 722:Drivers/CMSIS/Include/core_cm33.h **** 
 723:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 724:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 725:Drivers/CMSIS/Include/core_cm33.h **** 
 726:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 727:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 728:Drivers/CMSIS/Include/core_cm33.h **** 
 729:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 730:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 731:Drivers/CMSIS/Include/core_cm33.h **** 
 732:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 733:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 734:Drivers/CMSIS/Include/core_cm33.h **** 
 735:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 736:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 737:Drivers/CMSIS/Include/core_cm33.h **** 
 738:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 739:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 740:Drivers/CMSIS/Include/core_cm33.h **** 
 741:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Configurable Fault Status Register Definitions */
 742:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 743:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 744:Drivers/CMSIS/Include/core_cm33.h **** 
 745:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 746:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 747:Drivers/CMSIS/Include/core_cm33.h **** 
 748:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 749:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 750:Drivers/CMSIS/Include/core_cm33.h **** 
 751:Drivers/CMSIS/Include/core_cm33.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 752:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 753:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 754:Drivers/CMSIS/Include/core_cm33.h **** 
 755:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 756:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 757:Drivers/CMSIS/Include/core_cm33.h **** 
 758:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 759:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 760:Drivers/CMSIS/Include/core_cm33.h **** 
 761:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 762:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 763:Drivers/CMSIS/Include/core_cm33.h **** 
 764:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 765:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 766:Drivers/CMSIS/Include/core_cm33.h **** 
 767:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 768:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 769:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 15


 770:Drivers/CMSIS/Include/core_cm33.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 771:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 772:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 773:Drivers/CMSIS/Include/core_cm33.h **** 
 774:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 775:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 776:Drivers/CMSIS/Include/core_cm33.h **** 
 777:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 778:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 779:Drivers/CMSIS/Include/core_cm33.h **** 
 780:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 781:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 782:Drivers/CMSIS/Include/core_cm33.h **** 
 783:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 784:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 785:Drivers/CMSIS/Include/core_cm33.h **** 
 786:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 787:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 788:Drivers/CMSIS/Include/core_cm33.h **** 
 789:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 790:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 791:Drivers/CMSIS/Include/core_cm33.h **** 
 792:Drivers/CMSIS/Include/core_cm33.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 793:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 794:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 795:Drivers/CMSIS/Include/core_cm33.h **** 
 796:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 797:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 798:Drivers/CMSIS/Include/core_cm33.h **** 
 799:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 800:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 801:Drivers/CMSIS/Include/core_cm33.h **** 
 802:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 803:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 804:Drivers/CMSIS/Include/core_cm33.h **** 
 805:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 806:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 807:Drivers/CMSIS/Include/core_cm33.h **** 
 808:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 809:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 810:Drivers/CMSIS/Include/core_cm33.h **** 
 811:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 812:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 813:Drivers/CMSIS/Include/core_cm33.h **** 
 814:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Hard Fault Status Register Definitions */
 815:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 816:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 817:Drivers/CMSIS/Include/core_cm33.h **** 
 818:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 819:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 820:Drivers/CMSIS/Include/core_cm33.h **** 
 821:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 822:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 823:Drivers/CMSIS/Include/core_cm33.h **** 
 824:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Debug Fault Status Register Definitions */
 825:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 826:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
ARM GAS  /tmp/cc4XWuYB.s 			page 16


 827:Drivers/CMSIS/Include/core_cm33.h **** 
 828:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 829:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 830:Drivers/CMSIS/Include/core_cm33.h **** 
 831:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 832:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 833:Drivers/CMSIS/Include/core_cm33.h **** 
 834:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 835:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 836:Drivers/CMSIS/Include/core_cm33.h **** 
 837:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 838:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 839:Drivers/CMSIS/Include/core_cm33.h **** 
 840:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Non-Secure Access Control Register Definitions */
 841:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 842:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 843:Drivers/CMSIS/Include/core_cm33.h **** 
 844:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 845:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 846:Drivers/CMSIS/Include/core_cm33.h **** 
 847:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB 
 848:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB 
 849:Drivers/CMSIS/Include/core_cm33.h **** 
 850:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Level ID Register Definitions */
 851:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 852:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 853:Drivers/CMSIS/Include/core_cm33.h **** 
 854:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 855:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 856:Drivers/CMSIS/Include/core_cm33.h **** 
 857:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Type Register Definitions */
 858:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 859:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 860:Drivers/CMSIS/Include/core_cm33.h **** 
 861:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 862:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 863:Drivers/CMSIS/Include/core_cm33.h **** 
 864:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 865:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 866:Drivers/CMSIS/Include/core_cm33.h **** 
 867:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 868:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 869:Drivers/CMSIS/Include/core_cm33.h **** 
 870:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 871:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 872:Drivers/CMSIS/Include/core_cm33.h **** 
 873:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Size ID Register Definitions */
 874:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 875:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 876:Drivers/CMSIS/Include/core_cm33.h **** 
 877:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 878:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 879:Drivers/CMSIS/Include/core_cm33.h **** 
 880:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 881:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 882:Drivers/CMSIS/Include/core_cm33.h **** 
 883:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
ARM GAS  /tmp/cc4XWuYB.s 			page 17


 884:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 885:Drivers/CMSIS/Include/core_cm33.h **** 
 886:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 887:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 888:Drivers/CMSIS/Include/core_cm33.h **** 
 889:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 890:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 891:Drivers/CMSIS/Include/core_cm33.h **** 
 892:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 893:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 894:Drivers/CMSIS/Include/core_cm33.h **** 
 895:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Size Selection Register Definitions */
 896:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 897:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 898:Drivers/CMSIS/Include/core_cm33.h **** 
 899:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 900:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 901:Drivers/CMSIS/Include/core_cm33.h **** 
 902:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Software Triggered Interrupt Register Definitions */
 903:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 904:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 905:Drivers/CMSIS/Include/core_cm33.h **** 
 906:Drivers/CMSIS/Include/core_cm33.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 907:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 908:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 909:Drivers/CMSIS/Include/core_cm33.h **** 
 910:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 911:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 912:Drivers/CMSIS/Include/core_cm33.h **** 
 913:Drivers/CMSIS/Include/core_cm33.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 914:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 915:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 916:Drivers/CMSIS/Include/core_cm33.h **** 
 917:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 918:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 919:Drivers/CMSIS/Include/core_cm33.h **** 
 920:Drivers/CMSIS/Include/core_cm33.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 921:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 922:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 923:Drivers/CMSIS/Include/core_cm33.h **** 
 924:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 925:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 926:Drivers/CMSIS/Include/core_cm33.h **** 
 927:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SCB */
 928:Drivers/CMSIS/Include/core_cm33.h **** 
 929:Drivers/CMSIS/Include/core_cm33.h **** 
 930:Drivers/CMSIS/Include/core_cm33.h **** /**
 931:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
 932:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 933:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 934:Drivers/CMSIS/Include/core_cm33.h ****   @{
 935:Drivers/CMSIS/Include/core_cm33.h ****  */
 936:Drivers/CMSIS/Include/core_cm33.h **** 
 937:Drivers/CMSIS/Include/core_cm33.h **** /**
 938:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 939:Drivers/CMSIS/Include/core_cm33.h ****  */
 940:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
ARM GAS  /tmp/cc4XWuYB.s 			page 18


 941:Drivers/CMSIS/Include/core_cm33.h **** {
 942:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1U];
 943:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 944:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 945:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
 946:Drivers/CMSIS/Include/core_cm33.h **** } SCnSCB_Type;
 947:Drivers/CMSIS/Include/core_cm33.h **** 
 948:Drivers/CMSIS/Include/core_cm33.h **** /* Interrupt Controller Type Register Definitions */
 949:Drivers/CMSIS/Include/core_cm33.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 950:Drivers/CMSIS/Include/core_cm33.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 951:Drivers/CMSIS/Include/core_cm33.h **** 
 952:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SCnotSCB */
 953:Drivers/CMSIS/Include/core_cm33.h **** 
 954:Drivers/CMSIS/Include/core_cm33.h **** 
 955:Drivers/CMSIS/Include/core_cm33.h **** /**
 956:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
 957:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 958:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the System Timer Registers.
 959:Drivers/CMSIS/Include/core_cm33.h ****   @{
 960:Drivers/CMSIS/Include/core_cm33.h ****  */
 961:Drivers/CMSIS/Include/core_cm33.h **** 
 962:Drivers/CMSIS/Include/core_cm33.h **** /**
 963:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the System Timer (SysTick).
 964:Drivers/CMSIS/Include/core_cm33.h ****  */
 965:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
 966:Drivers/CMSIS/Include/core_cm33.h **** {
 967:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 968:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 969:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 970:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 971:Drivers/CMSIS/Include/core_cm33.h **** } SysTick_Type;
 972:Drivers/CMSIS/Include/core_cm33.h **** 
 973:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Control / Status Register Definitions */
 974:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 975:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 976:Drivers/CMSIS/Include/core_cm33.h **** 
 977:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 978:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 979:Drivers/CMSIS/Include/core_cm33.h **** 
 980:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 981:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 982:Drivers/CMSIS/Include/core_cm33.h **** 
 983:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 984:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 985:Drivers/CMSIS/Include/core_cm33.h **** 
 986:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Reload Register Definitions */
 987:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 988:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 989:Drivers/CMSIS/Include/core_cm33.h **** 
 990:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Current Register Definitions */
 991:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 992:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 993:Drivers/CMSIS/Include/core_cm33.h **** 
 994:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Calibration Register Definitions */
 995:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 996:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 997:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 19


 998:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 999:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1000:Drivers/CMSIS/Include/core_cm33.h **** 
1001:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1002:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1003:Drivers/CMSIS/Include/core_cm33.h **** 
1004:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SysTick */
1005:Drivers/CMSIS/Include/core_cm33.h **** 
1006:Drivers/CMSIS/Include/core_cm33.h **** 
1007:Drivers/CMSIS/Include/core_cm33.h **** /**
1008:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1009:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1010:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1011:Drivers/CMSIS/Include/core_cm33.h ****   @{
1012:Drivers/CMSIS/Include/core_cm33.h ****  */
1013:Drivers/CMSIS/Include/core_cm33.h **** 
1014:Drivers/CMSIS/Include/core_cm33.h **** /**
1015:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1016:Drivers/CMSIS/Include/core_cm33.h ****  */
1017:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1018:Drivers/CMSIS/Include/core_cm33.h **** {
1019:Drivers/CMSIS/Include/core_cm33.h ****   __OM  union
1020:Drivers/CMSIS/Include/core_cm33.h ****   {
1021:Drivers/CMSIS/Include/core_cm33.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1022:Drivers/CMSIS/Include/core_cm33.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1023:Drivers/CMSIS/Include/core_cm33.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1024:Drivers/CMSIS/Include/core_cm33.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1025:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[864U];
1026:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1027:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED1[15U];
1028:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1029:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[15U];
1030:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1031:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[32U];
1032:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[43U];
1033:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1034:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1035:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[1U];
1036:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register
1037:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[4U];
1038:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1039:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1040:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1041:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1042:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1043:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1044:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1045:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1046:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1047:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1048:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1049:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1050:Drivers/CMSIS/Include/core_cm33.h **** } ITM_Type;
1051:Drivers/CMSIS/Include/core_cm33.h **** 
1052:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Stimulus Port Register Definitions */
1053:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1054:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM 
ARM GAS  /tmp/cc4XWuYB.s 			page 20


1055:Drivers/CMSIS/Include/core_cm33.h **** 
1056:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1057:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM 
1058:Drivers/CMSIS/Include/core_cm33.h **** 
1059:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Trace Privilege Register Definitions */
1060:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1061:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1062:Drivers/CMSIS/Include/core_cm33.h **** 
1063:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Trace Control Register Definitions */
1064:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1065:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1066:Drivers/CMSIS/Include/core_cm33.h **** 
1067:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1068:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1069:Drivers/CMSIS/Include/core_cm33.h **** 
1070:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1071:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1072:Drivers/CMSIS/Include/core_cm33.h **** 
1073:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1074:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1075:Drivers/CMSIS/Include/core_cm33.h **** 
1076:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1077:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1078:Drivers/CMSIS/Include/core_cm33.h **** 
1079:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1080:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1081:Drivers/CMSIS/Include/core_cm33.h **** 
1082:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1083:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1084:Drivers/CMSIS/Include/core_cm33.h **** 
1085:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1086:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1087:Drivers/CMSIS/Include/core_cm33.h **** 
1088:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1089:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1090:Drivers/CMSIS/Include/core_cm33.h **** 
1091:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1092:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1093:Drivers/CMSIS/Include/core_cm33.h **** 
1094:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Lock Status Register Definitions */
1095:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1096:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1097:Drivers/CMSIS/Include/core_cm33.h **** 
1098:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1099:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1100:Drivers/CMSIS/Include/core_cm33.h **** 
1101:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1102:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1103:Drivers/CMSIS/Include/core_cm33.h **** 
1104:Drivers/CMSIS/Include/core_cm33.h **** /*@}*/ /* end of group CMSIS_ITM */
1105:Drivers/CMSIS/Include/core_cm33.h **** 
1106:Drivers/CMSIS/Include/core_cm33.h **** 
1107:Drivers/CMSIS/Include/core_cm33.h **** /**
1108:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1109:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1110:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1111:Drivers/CMSIS/Include/core_cm33.h ****   @{
ARM GAS  /tmp/cc4XWuYB.s 			page 21


1112:Drivers/CMSIS/Include/core_cm33.h ****  */
1113:Drivers/CMSIS/Include/core_cm33.h **** 
1114:Drivers/CMSIS/Include/core_cm33.h **** /**
1115:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1116:Drivers/CMSIS/Include/core_cm33.h ****  */
1117:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1118:Drivers/CMSIS/Include/core_cm33.h **** {
1119:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1120:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1121:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1122:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1123:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1124:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1125:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1126:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1127:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1128:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED1[1U];
1129:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1130:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[1U];
1131:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1132:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[1U];
1133:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1134:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[1U];
1135:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1136:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[1U];
1137:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1138:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[1U];
1139:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1140:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED7[1U];
1141:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1142:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED8[1U];
1143:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1144:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED9[1U];
1145:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1146:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED10[1U];
1147:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1148:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED11[1U];
1149:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1150:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED12[1U];
1151:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1152:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED13[1U];
1153:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1154:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED14[1U];
1155:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1156:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED15[1U];
1157:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1158:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED16[1U];
1159:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
1160:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED17[1U];
1161:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
1162:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED18[1U];
1163:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
1164:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED19[1U];
1165:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
1166:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED20[1U];
1167:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
1168:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED21[1U];
ARM GAS  /tmp/cc4XWuYB.s 			page 22


1169:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
1170:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED22[1U];
1171:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
1172:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED23[1U];
1173:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
1174:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED24[1U];
1175:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
1176:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED25[1U];
1177:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
1178:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED26[1U];
1179:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
1180:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED27[1U];
1181:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
1182:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED28[1U];
1183:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
1184:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED29[1U];
1185:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
1186:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED30[1U];
1187:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
1188:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED31[1U];
1189:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
1190:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED32[934U];
1191:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1192:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED33[1U];
1193:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1194:Drivers/CMSIS/Include/core_cm33.h **** } DWT_Type;
1195:Drivers/CMSIS/Include/core_cm33.h **** 
1196:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Control Register Definitions */
1197:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1198:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1199:Drivers/CMSIS/Include/core_cm33.h **** 
1200:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1201:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1202:Drivers/CMSIS/Include/core_cm33.h **** 
1203:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1204:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1205:Drivers/CMSIS/Include/core_cm33.h **** 
1206:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1207:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1208:Drivers/CMSIS/Include/core_cm33.h **** 
1209:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1210:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1211:Drivers/CMSIS/Include/core_cm33.h **** 
1212:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1213:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTR
1214:Drivers/CMSIS/Include/core_cm33.h **** 
1215:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1216:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1217:Drivers/CMSIS/Include/core_cm33.h **** 
1218:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1219:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1220:Drivers/CMSIS/Include/core_cm33.h **** 
1221:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1222:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1223:Drivers/CMSIS/Include/core_cm33.h **** 
1224:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1225:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
ARM GAS  /tmp/cc4XWuYB.s 			page 23


1226:Drivers/CMSIS/Include/core_cm33.h **** 
1227:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1228:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1229:Drivers/CMSIS/Include/core_cm33.h **** 
1230:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1231:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1232:Drivers/CMSIS/Include/core_cm33.h **** 
1233:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1234:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1235:Drivers/CMSIS/Include/core_cm33.h **** 
1236:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1237:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1238:Drivers/CMSIS/Include/core_cm33.h **** 
1239:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1240:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1241:Drivers/CMSIS/Include/core_cm33.h **** 
1242:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1243:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1244:Drivers/CMSIS/Include/core_cm33.h **** 
1245:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1246:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1247:Drivers/CMSIS/Include/core_cm33.h **** 
1248:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1249:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1250:Drivers/CMSIS/Include/core_cm33.h **** 
1251:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1252:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1253:Drivers/CMSIS/Include/core_cm33.h **** 
1254:Drivers/CMSIS/Include/core_cm33.h **** /* DWT CPI Count Register Definitions */
1255:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1256:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1257:Drivers/CMSIS/Include/core_cm33.h **** 
1258:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Exception Overhead Count Register Definitions */
1259:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1260:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1261:Drivers/CMSIS/Include/core_cm33.h **** 
1262:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Sleep Count Register Definitions */
1263:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1264:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1265:Drivers/CMSIS/Include/core_cm33.h **** 
1266:Drivers/CMSIS/Include/core_cm33.h **** /* DWT LSU Count Register Definitions */
1267:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1268:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1269:Drivers/CMSIS/Include/core_cm33.h **** 
1270:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Folded-instruction Count Register Definitions */
1271:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1272:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1273:Drivers/CMSIS/Include/core_cm33.h **** 
1274:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Comparator Function Register Definitions */
1275:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1276:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1277:Drivers/CMSIS/Include/core_cm33.h **** 
1278:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1279:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1280:Drivers/CMSIS/Include/core_cm33.h **** 
1281:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1282:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
ARM GAS  /tmp/cc4XWuYB.s 			page 24


1283:Drivers/CMSIS/Include/core_cm33.h **** 
1284:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1285:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1286:Drivers/CMSIS/Include/core_cm33.h **** 
1287:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1288:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1289:Drivers/CMSIS/Include/core_cm33.h **** 
1290:Drivers/CMSIS/Include/core_cm33.h **** /*@}*/ /* end of group CMSIS_DWT */
1291:Drivers/CMSIS/Include/core_cm33.h **** 
1292:Drivers/CMSIS/Include/core_cm33.h **** 
1293:Drivers/CMSIS/Include/core_cm33.h **** /**
1294:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1295:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1296:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1297:Drivers/CMSIS/Include/core_cm33.h ****   @{
1298:Drivers/CMSIS/Include/core_cm33.h ****  */
1299:Drivers/CMSIS/Include/core_cm33.h **** 
1300:Drivers/CMSIS/Include/core_cm33.h **** /**
1301:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1302:Drivers/CMSIS/Include/core_cm33.h ****  */
1303:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1304:Drivers/CMSIS/Include/core_cm33.h **** {
1305:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1306:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1307:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[2U];
1308:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1309:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED1[55U];
1310:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1311:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[131U];
1312:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1313:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1314:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1315:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[759U];
1316:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1317:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 
1318:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Reg
1319:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[1U];
1320:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Reg
1321:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 
1322:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1323:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[39U];
1324:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1325:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1326:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED7[8U];
1327:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
1328:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1329:Drivers/CMSIS/Include/core_cm33.h **** } TPI_Type;
1330:Drivers/CMSIS/Include/core_cm33.h **** 
1331:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1332:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1333:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1334:Drivers/CMSIS/Include/core_cm33.h **** 
1335:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Selected Pin Protocol Register Definitions */
1336:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1337:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1338:Drivers/CMSIS/Include/core_cm33.h **** 
1339:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Formatter and Flush Status Register Definitions */
ARM GAS  /tmp/cc4XWuYB.s 			page 25


1340:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1341:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1342:Drivers/CMSIS/Include/core_cm33.h **** 
1343:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1344:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1345:Drivers/CMSIS/Include/core_cm33.h **** 
1346:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1347:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1348:Drivers/CMSIS/Include/core_cm33.h **** 
1349:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1350:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1351:Drivers/CMSIS/Include/core_cm33.h **** 
1352:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Formatter and Flush Control Register Definitions */
1353:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1354:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1355:Drivers/CMSIS/Include/core_cm33.h **** 
1356:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
1357:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
1358:Drivers/CMSIS/Include/core_cm33.h **** 
1359:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1360:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1361:Drivers/CMSIS/Include/core_cm33.h **** 
1362:Drivers/CMSIS/Include/core_cm33.h **** /* TPI TRIGGER Register Definitions */
1363:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1364:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1365:Drivers/CMSIS/Include/core_cm33.h **** 
1366:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test FIFO Test Data 0 Register Definitions */
1367:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
1368:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
1369:Drivers/CMSIS/Include/core_cm33.h **** 
1370:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
1371:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI IT
1372:Drivers/CMSIS/Include/core_cm33.h **** 
1373:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
1374:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
1375:Drivers/CMSIS/Include/core_cm33.h **** 
1376:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
1377:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI IT
1378:Drivers/CMSIS/Include/core_cm33.h **** 
1379:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITF
1380:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
1381:Drivers/CMSIS/Include/core_cm33.h **** 
1382:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITF
1383:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
1384:Drivers/CMSIS/Include/core_cm33.h **** 
1385:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI IT
1386:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI I
1387:Drivers/CMSIS/Include/core_cm33.h **** 
1388:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test ATB Control Register 2 Register Definitions */
1389:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITA
1390:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITA
1391:Drivers/CMSIS/Include/core_cm33.h **** 
1392:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITA
1393:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITA
1394:Drivers/CMSIS/Include/core_cm33.h **** 
1395:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITA
1396:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITA
ARM GAS  /tmp/cc4XWuYB.s 			page 26


1397:Drivers/CMSIS/Include/core_cm33.h **** 
1398:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITA
1399:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITA
1400:Drivers/CMSIS/Include/core_cm33.h **** 
1401:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test FIFO Test Data 1 Register Definitions */
1402:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
1403:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
1404:Drivers/CMSIS/Include/core_cm33.h **** 
1405:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
1406:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI IT
1407:Drivers/CMSIS/Include/core_cm33.h **** 
1408:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
1409:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
1410:Drivers/CMSIS/Include/core_cm33.h **** 
1411:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
1412:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI IT
1413:Drivers/CMSIS/Include/core_cm33.h **** 
1414:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITF
1415:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
1416:Drivers/CMSIS/Include/core_cm33.h **** 
1417:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITF
1418:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
1419:Drivers/CMSIS/Include/core_cm33.h **** 
1420:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI IT
1421:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI I
1422:Drivers/CMSIS/Include/core_cm33.h **** 
1423:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test ATB Control Register 0 Definitions */
1424:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITA
1425:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITA
1426:Drivers/CMSIS/Include/core_cm33.h **** 
1427:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITA
1428:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITA
1429:Drivers/CMSIS/Include/core_cm33.h **** 
1430:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITA
1431:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITA
1432:Drivers/CMSIS/Include/core_cm33.h **** 
1433:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITA
1434:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITA
1435:Drivers/CMSIS/Include/core_cm33.h **** 
1436:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Mode Control Register Definitions */
1437:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1438:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1439:Drivers/CMSIS/Include/core_cm33.h **** 
1440:Drivers/CMSIS/Include/core_cm33.h **** /* TPI DEVID Register Definitions */
1441:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1442:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1443:Drivers/CMSIS/Include/core_cm33.h **** 
1444:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1445:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1446:Drivers/CMSIS/Include/core_cm33.h **** 
1447:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1448:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1449:Drivers/CMSIS/Include/core_cm33.h **** 
1450:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
1451:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
1452:Drivers/CMSIS/Include/core_cm33.h **** 
1453:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
ARM GAS  /tmp/cc4XWuYB.s 			page 27


1454:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1455:Drivers/CMSIS/Include/core_cm33.h **** 
1456:Drivers/CMSIS/Include/core_cm33.h **** /* TPI DEVTYPE Register Definitions */
1457:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1458:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1459:Drivers/CMSIS/Include/core_cm33.h **** 
1460:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1461:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1462:Drivers/CMSIS/Include/core_cm33.h **** 
1463:Drivers/CMSIS/Include/core_cm33.h **** /*@}*/ /* end of group CMSIS_TPI */
1464:Drivers/CMSIS/Include/core_cm33.h **** 
1465:Drivers/CMSIS/Include/core_cm33.h **** 
1466:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1467:Drivers/CMSIS/Include/core_cm33.h **** /**
1468:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1469:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1470:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1471:Drivers/CMSIS/Include/core_cm33.h ****   @{
1472:Drivers/CMSIS/Include/core_cm33.h ****  */
1473:Drivers/CMSIS/Include/core_cm33.h **** 
1474:Drivers/CMSIS/Include/core_cm33.h **** /**
1475:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1476:Drivers/CMSIS/Include/core_cm33.h ****  */
1477:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1478:Drivers/CMSIS/Include/core_cm33.h **** {
1479:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1480:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1481:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
1482:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1483:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
1484:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
1485:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
1486:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
1487:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
1488:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
1489:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
1490:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1];
1491:Drivers/CMSIS/Include/core_cm33.h ****   union {
1492:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MAIR[2];
1493:Drivers/CMSIS/Include/core_cm33.h ****   struct {
1494:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
1495:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
1496:Drivers/CMSIS/Include/core_cm33.h ****   };
1497:Drivers/CMSIS/Include/core_cm33.h ****   };
1498:Drivers/CMSIS/Include/core_cm33.h **** } MPU_Type;
1499:Drivers/CMSIS/Include/core_cm33.h **** 
1500:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_RALIASES                  4U
1501:Drivers/CMSIS/Include/core_cm33.h **** 
1502:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Type Register Definitions */
1503:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1504:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1505:Drivers/CMSIS/Include/core_cm33.h **** 
1506:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1507:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1508:Drivers/CMSIS/Include/core_cm33.h **** 
1509:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1510:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
ARM GAS  /tmp/cc4XWuYB.s 			page 28


1511:Drivers/CMSIS/Include/core_cm33.h **** 
1512:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Control Register Definitions */
1513:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1514:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1515:Drivers/CMSIS/Include/core_cm33.h **** 
1516:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1517:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1518:Drivers/CMSIS/Include/core_cm33.h **** 
1519:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1520:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1521:Drivers/CMSIS/Include/core_cm33.h **** 
1522:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Region Number Register Definitions */
1523:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1524:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1525:Drivers/CMSIS/Include/core_cm33.h **** 
1526:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Region Base Address Register Definitions */
1527:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
1528:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
1529:Drivers/CMSIS/Include/core_cm33.h **** 
1530:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
1531:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
1532:Drivers/CMSIS/Include/core_cm33.h **** 
1533:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
1534:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
1535:Drivers/CMSIS/Include/core_cm33.h **** 
1536:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
1537:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
1538:Drivers/CMSIS/Include/core_cm33.h **** 
1539:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Region Limit Address Register Definitions */
1540:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
1541:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
1542:Drivers/CMSIS/Include/core_cm33.h **** 
1543:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
1544:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
1545:Drivers/CMSIS/Include/core_cm33.h **** 
1546:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
1547:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
1548:Drivers/CMSIS/Include/core_cm33.h **** 
1549:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
1550:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
1551:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
1552:Drivers/CMSIS/Include/core_cm33.h **** 
1553:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
1554:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
1555:Drivers/CMSIS/Include/core_cm33.h **** 
1556:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
1557:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
1558:Drivers/CMSIS/Include/core_cm33.h **** 
1559:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
1560:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
1561:Drivers/CMSIS/Include/core_cm33.h **** 
1562:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
1563:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
1564:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
1565:Drivers/CMSIS/Include/core_cm33.h **** 
1566:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
1567:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
ARM GAS  /tmp/cc4XWuYB.s 			page 29


1568:Drivers/CMSIS/Include/core_cm33.h **** 
1569:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
1570:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
1571:Drivers/CMSIS/Include/core_cm33.h **** 
1572:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
1573:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
1574:Drivers/CMSIS/Include/core_cm33.h **** 
1575:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_MPU */
1576:Drivers/CMSIS/Include/core_cm33.h **** #endif
1577:Drivers/CMSIS/Include/core_cm33.h **** 
1578:Drivers/CMSIS/Include/core_cm33.h **** 
1579:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1580:Drivers/CMSIS/Include/core_cm33.h **** /**
1581:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1582:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
1583:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
1584:Drivers/CMSIS/Include/core_cm33.h ****   @{
1585:Drivers/CMSIS/Include/core_cm33.h ****  */
1586:Drivers/CMSIS/Include/core_cm33.h **** 
1587:Drivers/CMSIS/Include/core_cm33.h **** /**
1588:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
1589:Drivers/CMSIS/Include/core_cm33.h ****  */
1590:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1591:Drivers/CMSIS/Include/core_cm33.h **** {
1592:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
1593:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
1594:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1595:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
1596:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
1597:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
1598:Drivers/CMSIS/Include/core_cm33.h **** #else
1599:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[3];
1600:Drivers/CMSIS/Include/core_cm33.h **** #endif
1601:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
1602:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
1603:Drivers/CMSIS/Include/core_cm33.h **** } SAU_Type;
1604:Drivers/CMSIS/Include/core_cm33.h **** 
1605:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Control Register Definitions */
1606:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
1607:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
1608:Drivers/CMSIS/Include/core_cm33.h **** 
1609:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
1610:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
1611:Drivers/CMSIS/Include/core_cm33.h **** 
1612:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Type Register Definitions */
1613:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
1614:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
1615:Drivers/CMSIS/Include/core_cm33.h **** 
1616:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1617:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Region Number Register Definitions */
1618:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
1619:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
1620:Drivers/CMSIS/Include/core_cm33.h **** 
1621:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Region Base Address Register Definitions */
1622:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
1623:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
1624:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 30


1625:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Region Limit Address Register Definitions */
1626:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
1627:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
1628:Drivers/CMSIS/Include/core_cm33.h **** 
1629:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
1630:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
1631:Drivers/CMSIS/Include/core_cm33.h **** 
1632:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
1633:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
1634:Drivers/CMSIS/Include/core_cm33.h **** 
1635:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
1636:Drivers/CMSIS/Include/core_cm33.h **** 
1637:Drivers/CMSIS/Include/core_cm33.h **** /* Secure Fault Status Register Definitions */
1638:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
1639:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
1640:Drivers/CMSIS/Include/core_cm33.h **** 
1641:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
1642:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
1643:Drivers/CMSIS/Include/core_cm33.h **** 
1644:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
1645:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
1646:Drivers/CMSIS/Include/core_cm33.h **** 
1647:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
1648:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
1649:Drivers/CMSIS/Include/core_cm33.h **** 
1650:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
1651:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
1652:Drivers/CMSIS/Include/core_cm33.h **** 
1653:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
1654:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
1655:Drivers/CMSIS/Include/core_cm33.h **** 
1656:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
1657:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
1658:Drivers/CMSIS/Include/core_cm33.h **** 
1659:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
1660:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
1661:Drivers/CMSIS/Include/core_cm33.h **** 
1662:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SAU */
1663:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1664:Drivers/CMSIS/Include/core_cm33.h **** 
1665:Drivers/CMSIS/Include/core_cm33.h **** 
1666:Drivers/CMSIS/Include/core_cm33.h **** /**
1667:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1668:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1669:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1670:Drivers/CMSIS/Include/core_cm33.h ****   @{
1671:Drivers/CMSIS/Include/core_cm33.h ****  */
1672:Drivers/CMSIS/Include/core_cm33.h **** 
1673:Drivers/CMSIS/Include/core_cm33.h **** /**
1674:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1675:Drivers/CMSIS/Include/core_cm33.h ****  */
1676:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1677:Drivers/CMSIS/Include/core_cm33.h **** {
1678:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1U];
1679:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1680:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1681:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
ARM GAS  /tmp/cc4XWuYB.s 			page 31


1682:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
1683:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
1684:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
1685:Drivers/CMSIS/Include/core_cm33.h **** } FPU_Type;
1686:Drivers/CMSIS/Include/core_cm33.h **** 
1687:Drivers/CMSIS/Include/core_cm33.h **** /* Floating-Point Context Control Register Definitions */
1688:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1689:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1690:Drivers/CMSIS/Include/core_cm33.h **** 
1691:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1692:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1693:Drivers/CMSIS/Include/core_cm33.h **** 
1694:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
1695:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
1696:Drivers/CMSIS/Include/core_cm33.h **** 
1697:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
1698:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
1699:Drivers/CMSIS/Include/core_cm33.h **** 
1700:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
1701:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
1702:Drivers/CMSIS/Include/core_cm33.h **** 
1703:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
1704:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
1705:Drivers/CMSIS/Include/core_cm33.h **** 
1706:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
1707:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
1708:Drivers/CMSIS/Include/core_cm33.h **** 
1709:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
1710:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
1711:Drivers/CMSIS/Include/core_cm33.h **** 
1712:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1713:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1714:Drivers/CMSIS/Include/core_cm33.h **** 
1715:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
1716:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
1717:Drivers/CMSIS/Include/core_cm33.h **** 
1718:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1719:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1720:Drivers/CMSIS/Include/core_cm33.h **** 
1721:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1722:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1723:Drivers/CMSIS/Include/core_cm33.h **** 
1724:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1725:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1726:Drivers/CMSIS/Include/core_cm33.h **** 
1727:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1728:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1729:Drivers/CMSIS/Include/core_cm33.h **** 
1730:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
1731:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
1732:Drivers/CMSIS/Include/core_cm33.h **** 
1733:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1734:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1735:Drivers/CMSIS/Include/core_cm33.h **** 
1736:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1737:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1738:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 32


1739:Drivers/CMSIS/Include/core_cm33.h **** /* Floating-Point Context Address Register Definitions */
1740:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1741:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1742:Drivers/CMSIS/Include/core_cm33.h **** 
1743:Drivers/CMSIS/Include/core_cm33.h **** /* Floating-Point Default Status Control Register Definitions */
1744:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1745:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1746:Drivers/CMSIS/Include/core_cm33.h **** 
1747:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1748:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1749:Drivers/CMSIS/Include/core_cm33.h **** 
1750:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1751:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1752:Drivers/CMSIS/Include/core_cm33.h **** 
1753:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1754:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1755:Drivers/CMSIS/Include/core_cm33.h **** 
1756:Drivers/CMSIS/Include/core_cm33.h **** /* Media and VFP Feature Register 0 Definitions */
1757:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1758:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1759:Drivers/CMSIS/Include/core_cm33.h **** 
1760:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1761:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1762:Drivers/CMSIS/Include/core_cm33.h **** 
1763:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1764:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1765:Drivers/CMSIS/Include/core_cm33.h **** 
1766:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1767:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1768:Drivers/CMSIS/Include/core_cm33.h **** 
1769:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1770:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1771:Drivers/CMSIS/Include/core_cm33.h **** 
1772:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1773:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1774:Drivers/CMSIS/Include/core_cm33.h **** 
1775:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1776:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1777:Drivers/CMSIS/Include/core_cm33.h **** 
1778:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1779:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1780:Drivers/CMSIS/Include/core_cm33.h **** 
1781:Drivers/CMSIS/Include/core_cm33.h **** /* Media and VFP Feature Register 1 Definitions */
1782:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1783:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1784:Drivers/CMSIS/Include/core_cm33.h **** 
1785:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1786:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1787:Drivers/CMSIS/Include/core_cm33.h **** 
1788:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1789:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1790:Drivers/CMSIS/Include/core_cm33.h **** 
1791:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1792:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1793:Drivers/CMSIS/Include/core_cm33.h **** 
1794:Drivers/CMSIS/Include/core_cm33.h **** /* Media and VFP Feature Register 2 Definitions */
1795:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
ARM GAS  /tmp/cc4XWuYB.s 			page 33


1796:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
1797:Drivers/CMSIS/Include/core_cm33.h **** 
1798:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_FPU */
1799:Drivers/CMSIS/Include/core_cm33.h **** 
1800:Drivers/CMSIS/Include/core_cm33.h **** /* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
1801:Drivers/CMSIS/Include/core_cm33.h **** /**
1802:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1803:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1804:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Core Debug Registers
1805:Drivers/CMSIS/Include/core_cm33.h ****   @{
1806:Drivers/CMSIS/Include/core_cm33.h ****  */
1807:Drivers/CMSIS/Include/core_cm33.h **** 
1808:Drivers/CMSIS/Include/core_cm33.h **** /**
1809:Drivers/CMSIS/Include/core_cm33.h ****   \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
1810:Drivers/CMSIS/Include/core_cm33.h ****  */
1811:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1812:Drivers/CMSIS/Include/core_cm33.h **** {
1813:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1814:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1815:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1816:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1817:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1U];
1818:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
1819:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
1820:Drivers/CMSIS/Include/core_cm33.h **** } CoreDebug_Type;
1821:Drivers/CMSIS/Include/core_cm33.h **** 
1822:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Halting Control and Status Register Definitions */
1823:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \dep
1824:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \dep
1825:Drivers/CMSIS/Include/core_cm33.h **** 
1826:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \dep
1827:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \dep
1828:Drivers/CMSIS/Include/core_cm33.h **** 
1829:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \dep
1830:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \dep
1831:Drivers/CMSIS/Include/core_cm33.h **** 
1832:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \dep
1833:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \dep
1834:Drivers/CMSIS/Include/core_cm33.h **** 
1835:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \dep
1836:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \dep
1837:Drivers/CMSIS/Include/core_cm33.h **** 
1838:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \dep
1839:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \dep
1840:Drivers/CMSIS/Include/core_cm33.h **** 
1841:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \dep
1842:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \dep
1843:Drivers/CMSIS/Include/core_cm33.h **** 
1844:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \dep
1845:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \dep
1846:Drivers/CMSIS/Include/core_cm33.h **** 
1847:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \dep
1848:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \dep
1849:Drivers/CMSIS/Include/core_cm33.h **** 
1850:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \dep
1851:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \dep
1852:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 34


1853:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \dep
1854:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \dep
1855:Drivers/CMSIS/Include/core_cm33.h **** 
1856:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \dep
1857:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \dep
1858:Drivers/CMSIS/Include/core_cm33.h **** 
1859:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \dep
1860:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \dep
1861:Drivers/CMSIS/Include/core_cm33.h **** 
1862:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Core Register Selector Register Definitions */
1863:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \dep
1864:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \dep
1865:Drivers/CMSIS/Include/core_cm33.h **** 
1866:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \dep
1867:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \dep
1868:Drivers/CMSIS/Include/core_cm33.h **** 
1869:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Exception and Monitor Control Register Definitions */
1870:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \dep
1871:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \dep
1872:Drivers/CMSIS/Include/core_cm33.h **** 
1873:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \dep
1874:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \dep
1875:Drivers/CMSIS/Include/core_cm33.h **** 
1876:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \dep
1877:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \dep
1878:Drivers/CMSIS/Include/core_cm33.h **** 
1879:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \dep
1880:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \dep
1881:Drivers/CMSIS/Include/core_cm33.h **** 
1882:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \dep
1883:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \dep
1884:Drivers/CMSIS/Include/core_cm33.h **** 
1885:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \dep
1886:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \dep
1887:Drivers/CMSIS/Include/core_cm33.h **** 
1888:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \dep
1889:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \dep
1890:Drivers/CMSIS/Include/core_cm33.h **** 
1891:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \dep
1892:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \dep
1893:Drivers/CMSIS/Include/core_cm33.h **** 
1894:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \dep
1895:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \dep
1896:Drivers/CMSIS/Include/core_cm33.h **** 
1897:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \dep
1898:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \dep
1899:Drivers/CMSIS/Include/core_cm33.h **** 
1900:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \dep
1901:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \dep
1902:Drivers/CMSIS/Include/core_cm33.h **** 
1903:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \dep
1904:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \dep
1905:Drivers/CMSIS/Include/core_cm33.h **** 
1906:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \dep
1907:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \dep
1908:Drivers/CMSIS/Include/core_cm33.h **** 
1909:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Authentication Control Register Definitions */
ARM GAS  /tmp/cc4XWuYB.s 			page 35


1910:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \dep
1911:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \dep
1912:Drivers/CMSIS/Include/core_cm33.h **** 
1913:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \dep
1914:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \dep
1915:Drivers/CMSIS/Include/core_cm33.h **** 
1916:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \dep
1917:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \dep
1918:Drivers/CMSIS/Include/core_cm33.h **** 
1919:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \dep
1920:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \dep
1921:Drivers/CMSIS/Include/core_cm33.h **** 
1922:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Security Control and Status Register Definitions */
1923:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \dep
1924:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \dep
1925:Drivers/CMSIS/Include/core_cm33.h **** 
1926:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \dep
1927:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \dep
1928:Drivers/CMSIS/Include/core_cm33.h **** 
1929:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \dep
1930:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \dep
1931:Drivers/CMSIS/Include/core_cm33.h **** 
1932:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_CoreDebug */
1933:Drivers/CMSIS/Include/core_cm33.h **** 
1934:Drivers/CMSIS/Include/core_cm33.h **** 
1935:Drivers/CMSIS/Include/core_cm33.h **** /**
1936:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
1937:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_DCB       Debug Control Block
1938:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Debug Control Block Registers
1939:Drivers/CMSIS/Include/core_cm33.h ****   @{
1940:Drivers/CMSIS/Include/core_cm33.h ****  */
1941:Drivers/CMSIS/Include/core_cm33.h **** 
1942:Drivers/CMSIS/Include/core_cm33.h **** /**
1943:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
1944:Drivers/CMSIS/Include/core_cm33.h ****  */
1945:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1946:Drivers/CMSIS/Include/core_cm33.h **** {
1947:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1948:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1949:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1950:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1951:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1U];
1952:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
1953:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
1954:Drivers/CMSIS/Include/core_cm33.h **** } DCB_Type;
1955:Drivers/CMSIS/Include/core_cm33.h **** 
1956:Drivers/CMSIS/Include/core_cm33.h **** /* DHCSR, Debug Halting Control and Status Register Definitions */
1957:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
1958:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
1959:Drivers/CMSIS/Include/core_cm33.h **** 
1960:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
1961:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB 
1962:Drivers/CMSIS/Include/core_cm33.h **** 
1963:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
1964:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB 
1965:Drivers/CMSIS/Include/core_cm33.h **** 
1966:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
ARM GAS  /tmp/cc4XWuYB.s 			page 36


1967:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB 
1968:Drivers/CMSIS/Include/core_cm33.h **** 
1969:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
1970:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB 
1971:Drivers/CMSIS/Include/core_cm33.h **** 
1972:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
1973:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB 
1974:Drivers/CMSIS/Include/core_cm33.h **** 
1975:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
1976:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB 
1977:Drivers/CMSIS/Include/core_cm33.h **** 
1978:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
1979:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB 
1980:Drivers/CMSIS/Include/core_cm33.h **** 
1981:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
1982:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB 
1983:Drivers/CMSIS/Include/core_cm33.h **** 
1984:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
1985:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB 
1986:Drivers/CMSIS/Include/core_cm33.h **** 
1987:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
1988:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB 
1989:Drivers/CMSIS/Include/core_cm33.h **** 
1990:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
1991:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB 
1992:Drivers/CMSIS/Include/core_cm33.h **** 
1993:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
1994:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB 
1995:Drivers/CMSIS/Include/core_cm33.h **** 
1996:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
1997:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB 
1998:Drivers/CMSIS/Include/core_cm33.h **** 
1999:Drivers/CMSIS/Include/core_cm33.h **** /* DCRSR, Debug Core Register Select Register Definitions */
2000:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
2001:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB 
2002:Drivers/CMSIS/Include/core_cm33.h **** 
2003:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
2004:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
2005:Drivers/CMSIS/Include/core_cm33.h **** 
2006:Drivers/CMSIS/Include/core_cm33.h **** /* DCRDR, Debug Core Register Data Register Definitions */
2007:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
2008:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
2009:Drivers/CMSIS/Include/core_cm33.h **** 
2010:Drivers/CMSIS/Include/core_cm33.h **** /* DEMCR, Debug Exception and Monitor Control Register Definitions */
2011:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
2012:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB 
2013:Drivers/CMSIS/Include/core_cm33.h **** 
2014:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
2015:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB 
2016:Drivers/CMSIS/Include/core_cm33.h **** 
2017:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
2018:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB 
2019:Drivers/CMSIS/Include/core_cm33.h **** 
2020:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
2021:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB 
2022:Drivers/CMSIS/Include/core_cm33.h **** 
2023:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
ARM GAS  /tmp/cc4XWuYB.s 			page 37


2024:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB 
2025:Drivers/CMSIS/Include/core_cm33.h **** 
2026:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
2027:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB 
2028:Drivers/CMSIS/Include/core_cm33.h **** 
2029:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
2030:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB 
2031:Drivers/CMSIS/Include/core_cm33.h **** 
2032:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
2033:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB 
2034:Drivers/CMSIS/Include/core_cm33.h **** 
2035:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
2036:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB 
2037:Drivers/CMSIS/Include/core_cm33.h **** 
2038:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
2039:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB 
2040:Drivers/CMSIS/Include/core_cm33.h **** 
2041:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
2042:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB 
2043:Drivers/CMSIS/Include/core_cm33.h **** 
2044:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
2045:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB 
2046:Drivers/CMSIS/Include/core_cm33.h **** 
2047:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
2048:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB 
2049:Drivers/CMSIS/Include/core_cm33.h **** 
2050:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
2051:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB 
2052:Drivers/CMSIS/Include/core_cm33.h **** 
2053:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
2054:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB 
2055:Drivers/CMSIS/Include/core_cm33.h **** 
2056:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
2057:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB 
2058:Drivers/CMSIS/Include/core_cm33.h **** 
2059:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
2060:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB 
2061:Drivers/CMSIS/Include/core_cm33.h **** 
2062:Drivers/CMSIS/Include/core_cm33.h **** /* DAUTHCTRL, Debug Authentication Control Register Definitions */
2063:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
2064:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB 
2065:Drivers/CMSIS/Include/core_cm33.h **** 
2066:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
2067:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB 
2068:Drivers/CMSIS/Include/core_cm33.h **** 
2069:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
2070:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB 
2071:Drivers/CMSIS/Include/core_cm33.h **** 
2072:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
2073:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB 
2074:Drivers/CMSIS/Include/core_cm33.h **** 
2075:Drivers/CMSIS/Include/core_cm33.h **** /* DSCSR, Debug Security Control and Status Register Definitions */
2076:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
2077:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB 
2078:Drivers/CMSIS/Include/core_cm33.h **** 
2079:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
2080:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB 
ARM GAS  /tmp/cc4XWuYB.s 			page 38


2081:Drivers/CMSIS/Include/core_cm33.h **** 
2082:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
2083:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB 
2084:Drivers/CMSIS/Include/core_cm33.h **** 
2085:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
2086:Drivers/CMSIS/Include/core_cm33.h **** #define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB 
2087:Drivers/CMSIS/Include/core_cm33.h **** 
2088:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_DCB */
2089:Drivers/CMSIS/Include/core_cm33.h **** 
2090:Drivers/CMSIS/Include/core_cm33.h **** 
2091:Drivers/CMSIS/Include/core_cm33.h **** 
2092:Drivers/CMSIS/Include/core_cm33.h **** /**
2093:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
2094:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_DIB       Debug Identification Block
2095:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Debug Identification Block Registers
2096:Drivers/CMSIS/Include/core_cm33.h ****   @{
2097:Drivers/CMSIS/Include/core_cm33.h ****  */
2098:Drivers/CMSIS/Include/core_cm33.h **** 
2099:Drivers/CMSIS/Include/core_cm33.h **** /**
2100:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
2101:Drivers/CMSIS/Include/core_cm33.h ****  */
2102:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
2103:Drivers/CMSIS/Include/core_cm33.h **** {
2104:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Registe
2105:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Registe
2106:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
2107:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
2108:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
2109:Drivers/CMSIS/Include/core_cm33.h **** } DIB_Type;
2110:Drivers/CMSIS/Include/core_cm33.h **** 
2111:Drivers/CMSIS/Include/core_cm33.h **** /* DLAR, SCS Software Lock Access Register Definitions */
2112:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB 
2113:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB 
2114:Drivers/CMSIS/Include/core_cm33.h **** 
2115:Drivers/CMSIS/Include/core_cm33.h **** /* DLSR, SCS Software Lock Status Register Definitions */
2116:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB 
2117:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB 
2118:Drivers/CMSIS/Include/core_cm33.h **** 
2119:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB 
2120:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB 
2121:Drivers/CMSIS/Include/core_cm33.h **** 
2122:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB 
2123:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB 
2124:Drivers/CMSIS/Include/core_cm33.h **** 
2125:Drivers/CMSIS/Include/core_cm33.h **** /* DAUTHSTATUS, Debug Authentication Status Register Definitions */
2126:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
2127:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
2128:Drivers/CMSIS/Include/core_cm33.h **** 
2129:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
2130:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
2131:Drivers/CMSIS/Include/core_cm33.h **** 
2132:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
2133:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
2134:Drivers/CMSIS/Include/core_cm33.h **** 
2135:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
2136:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
2137:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 39


2138:Drivers/CMSIS/Include/core_cm33.h **** /* DDEVARCH, SCS Device Architecture Register Definitions */
2139:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
2140:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
2141:Drivers/CMSIS/Include/core_cm33.h **** 
2142:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
2143:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
2144:Drivers/CMSIS/Include/core_cm33.h **** 
2145:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
2146:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
2147:Drivers/CMSIS/Include/core_cm33.h **** 
2148:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
2149:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
2150:Drivers/CMSIS/Include/core_cm33.h **** 
2151:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
2152:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
2153:Drivers/CMSIS/Include/core_cm33.h **** 
2154:Drivers/CMSIS/Include/core_cm33.h **** /* DDEVTYPE, SCS Device Type Register Definitions */
2155:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
2156:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
2157:Drivers/CMSIS/Include/core_cm33.h **** 
2158:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
2159:Drivers/CMSIS/Include/core_cm33.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
2160:Drivers/CMSIS/Include/core_cm33.h **** 
2161:Drivers/CMSIS/Include/core_cm33.h **** 
2162:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_DIB */
2163:Drivers/CMSIS/Include/core_cm33.h **** 
2164:Drivers/CMSIS/Include/core_cm33.h **** 
2165:Drivers/CMSIS/Include/core_cm33.h **** /**
2166:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
2167:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
2168:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
2169:Drivers/CMSIS/Include/core_cm33.h ****   @{
2170:Drivers/CMSIS/Include/core_cm33.h ****  */
2171:Drivers/CMSIS/Include/core_cm33.h **** 
2172:Drivers/CMSIS/Include/core_cm33.h **** /**
2173:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
2174:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] field  Name of the register bit field.
2175:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
2176:Drivers/CMSIS/Include/core_cm33.h ****   \return           Masked and shifted value.
2177:Drivers/CMSIS/Include/core_cm33.h **** */
2178:Drivers/CMSIS/Include/core_cm33.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
2179:Drivers/CMSIS/Include/core_cm33.h **** 
2180:Drivers/CMSIS/Include/core_cm33.h **** /**
2181:Drivers/CMSIS/Include/core_cm33.h ****   \brief     Mask and shift a register value to extract a bit filed value.
2182:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] field  Name of the register bit field.
2183:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
2184:Drivers/CMSIS/Include/core_cm33.h ****   \return           Masked and shifted bit field value.
2185:Drivers/CMSIS/Include/core_cm33.h **** */
2186:Drivers/CMSIS/Include/core_cm33.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
2187:Drivers/CMSIS/Include/core_cm33.h **** 
2188:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_core_bitfield */
2189:Drivers/CMSIS/Include/core_cm33.h **** 
2190:Drivers/CMSIS/Include/core_cm33.h **** 
2191:Drivers/CMSIS/Include/core_cm33.h **** /**
2192:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
2193:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_core_base     Core Definitions
2194:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Definitions for base addresses, unions, and structures.
ARM GAS  /tmp/cc4XWuYB.s 			page 40


2195:Drivers/CMSIS/Include/core_cm33.h ****   @{
2196:Drivers/CMSIS/Include/core_cm33.h ****  */
2197:Drivers/CMSIS/Include/core_cm33.h **** 
2198:Drivers/CMSIS/Include/core_cm33.h **** /* Memory mapping of Core Hardware */
2199:Drivers/CMSIS/Include/core_cm33.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
2200:Drivers/CMSIS/Include/core_cm33.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
2201:Drivers/CMSIS/Include/core_cm33.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
2202:Drivers/CMSIS/Include/core_cm33.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
2203:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debu
2204:Drivers/CMSIS/Include/core_cm33.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
2205:Drivers/CMSIS/Include/core_cm33.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
2206:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
2207:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
2208:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
2209:Drivers/CMSIS/Include/core_cm33.h **** 
2210:Drivers/CMSIS/Include/core_cm33.h ****   #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Regist
2211:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
2212:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
2213:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
2214:Drivers/CMSIS/Include/core_cm33.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
2215:Drivers/CMSIS/Include/core_cm33.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
2216:Drivers/CMSIS/Include/core_cm33.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
2217:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debu
2218:Drivers/CMSIS/Include/core_cm33.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
2219:Drivers/CMSIS/Include/core_cm33.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
2220:Drivers/CMSIS/Include/core_cm33.h **** 
2221:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2222:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
2223:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
2224:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2225:Drivers/CMSIS/Include/core_cm33.h **** 
2226:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2227:Drivers/CMSIS/Include/core_cm33.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
2228:Drivers/CMSIS/Include/core_cm33.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
2229:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2230:Drivers/CMSIS/Include/core_cm33.h **** 
2231:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
2232:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
2233:Drivers/CMSIS/Include/core_cm33.h **** 
2234:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2235:Drivers/CMSIS/Include/core_cm33.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
2236:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debu
2237:Drivers/CMSIS/Include/core_cm33.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
2238:Drivers/CMSIS/Include/core_cm33.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
2239:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
2240:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
2241:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
2242:Drivers/CMSIS/Include/core_cm33.h **** 
2243:Drivers/CMSIS/Include/core_cm33.h ****   #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Regist
2244:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
2245:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
2246:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
2247:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debu
2248:Drivers/CMSIS/Include/core_cm33.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
2249:Drivers/CMSIS/Include/core_cm33.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
2250:Drivers/CMSIS/Include/core_cm33.h **** 
2251:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  /tmp/cc4XWuYB.s 			page 41


2252:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
2253:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
2254:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2255:Drivers/CMSIS/Include/core_cm33.h **** 
2256:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
2257:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
2258:Drivers/CMSIS/Include/core_cm33.h **** 
2259:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2260:Drivers/CMSIS/Include/core_cm33.h **** /*@} */
2261:Drivers/CMSIS/Include/core_cm33.h **** 
2262:Drivers/CMSIS/Include/core_cm33.h **** 
2263:Drivers/CMSIS/Include/core_cm33.h **** /**
2264:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
2265:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
2266:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Register alias definitions for backwards compatibility.
2267:Drivers/CMSIS/Include/core_cm33.h ****   @{
2268:Drivers/CMSIS/Include/core_cm33.h ****  */
2269:Drivers/CMSIS/Include/core_cm33.h **** #define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
2270:Drivers/CMSIS/Include/core_cm33.h **** /*@} */
2271:Drivers/CMSIS/Include/core_cm33.h **** 
2272:Drivers/CMSIS/Include/core_cm33.h **** 
2273:Drivers/CMSIS/Include/core_cm33.h **** /*******************************************************************************
2274:Drivers/CMSIS/Include/core_cm33.h ****  *                Hardware Abstraction Layer
2275:Drivers/CMSIS/Include/core_cm33.h ****   Core Function Interface contains:
2276:Drivers/CMSIS/Include/core_cm33.h ****   - Core NVIC Functions
2277:Drivers/CMSIS/Include/core_cm33.h ****   - Core SysTick Functions
2278:Drivers/CMSIS/Include/core_cm33.h ****   - Core Debug Functions
2279:Drivers/CMSIS/Include/core_cm33.h ****   - Core Register Access Functions
2280:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
2281:Drivers/CMSIS/Include/core_cm33.h **** /**
2282:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
2283:Drivers/CMSIS/Include/core_cm33.h **** */
2284:Drivers/CMSIS/Include/core_cm33.h **** 
2285:Drivers/CMSIS/Include/core_cm33.h **** 
2286:Drivers/CMSIS/Include/core_cm33.h **** 
2287:Drivers/CMSIS/Include/core_cm33.h **** /* ##########################   NVIC functions  #################################### */
2288:Drivers/CMSIS/Include/core_cm33.h **** /**
2289:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_Core_FunctionInterface
2290:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
2291:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
2292:Drivers/CMSIS/Include/core_cm33.h ****   @{
2293:Drivers/CMSIS/Include/core_cm33.h ****  */
2294:Drivers/CMSIS/Include/core_cm33.h **** 
2295:Drivers/CMSIS/Include/core_cm33.h **** #ifdef CMSIS_NVIC_VIRTUAL
2296:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
2297:Drivers/CMSIS/Include/core_cm33.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
2298:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2299:Drivers/CMSIS/Include/core_cm33.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
2300:Drivers/CMSIS/Include/core_cm33.h **** #else
2301:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
2302:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
2303:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
2304:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
2305:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
2306:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
2307:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
2308:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
ARM GAS  /tmp/cc4XWuYB.s 			page 42


2309:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetActive              __NVIC_GetActive
2310:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
2311:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
2312:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
2313:Drivers/CMSIS/Include/core_cm33.h **** #endif /* CMSIS_NVIC_VIRTUAL */
2314:Drivers/CMSIS/Include/core_cm33.h **** 
2315:Drivers/CMSIS/Include/core_cm33.h **** #ifdef CMSIS_VECTAB_VIRTUAL
2316:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
2317:Drivers/CMSIS/Include/core_cm33.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
2318:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2319:Drivers/CMSIS/Include/core_cm33.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
2320:Drivers/CMSIS/Include/core_cm33.h **** #else
2321:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetVector              __NVIC_SetVector
2322:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetVector              __NVIC_GetVector
2323:Drivers/CMSIS/Include/core_cm33.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
2324:Drivers/CMSIS/Include/core_cm33.h **** 
2325:Drivers/CMSIS/Include/core_cm33.h **** #define NVIC_USER_IRQ_OFFSET          16
2326:Drivers/CMSIS/Include/core_cm33.h **** 
2327:Drivers/CMSIS/Include/core_cm33.h **** 
2328:Drivers/CMSIS/Include/core_cm33.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
2329:Drivers/CMSIS/Include/core_cm33.h **** 
2330:Drivers/CMSIS/Include/core_cm33.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
2331:Drivers/CMSIS/Include/core_cm33.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
2332:Drivers/CMSIS/Include/core_cm33.h **** 
2333:Drivers/CMSIS/Include/core_cm33.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
2334:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
2335:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
2336:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
2337:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
2338:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
2339:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
2340:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
2341:Drivers/CMSIS/Include/core_cm33.h **** 
2342:Drivers/CMSIS/Include/core_cm33.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
2343:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
2344:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
2345:Drivers/CMSIS/Include/core_cm33.h **** #else
2346:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
2347:Drivers/CMSIS/Include/core_cm33.h **** #endif
2348:Drivers/CMSIS/Include/core_cm33.h **** 
2349:Drivers/CMSIS/Include/core_cm33.h **** 
2350:Drivers/CMSIS/Include/core_cm33.h **** /**
2351:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Priority Grouping
2352:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the priority grouping field using the required unlock sequence.
2353:Drivers/CMSIS/Include/core_cm33.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
2354:Drivers/CMSIS/Include/core_cm33.h ****            Only values from 0..7 are used.
2355:Drivers/CMSIS/Include/core_cm33.h ****            In case of a conflict between priority grouping and available
2356:Drivers/CMSIS/Include/core_cm33.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2357:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      PriorityGroup  Priority grouping field.
2358:Drivers/CMSIS/Include/core_cm33.h ****  */
2359:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
2360:Drivers/CMSIS/Include/core_cm33.h **** {
2361:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t reg_value;
2362:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
2363:Drivers/CMSIS/Include/core_cm33.h **** 
2364:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
2365:Drivers/CMSIS/Include/core_cm33.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
ARM GAS  /tmp/cc4XWuYB.s 			page 43


2366:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
2367:Drivers/CMSIS/Include/core_cm33.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2368:Drivers/CMSIS/Include/core_cm33.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
2369:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR =  reg_value;
2370:Drivers/CMSIS/Include/core_cm33.h **** }
2371:Drivers/CMSIS/Include/core_cm33.h **** 
2372:Drivers/CMSIS/Include/core_cm33.h **** 
2373:Drivers/CMSIS/Include/core_cm33.h **** /**
2374:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Priority Grouping
2375:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
2376:Drivers/CMSIS/Include/core_cm33.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
2377:Drivers/CMSIS/Include/core_cm33.h ****  */
2378:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
2379:Drivers/CMSIS/Include/core_cm33.h **** {
2380:Drivers/CMSIS/Include/core_cm33.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
2381:Drivers/CMSIS/Include/core_cm33.h **** }
2382:Drivers/CMSIS/Include/core_cm33.h **** 
2383:Drivers/CMSIS/Include/core_cm33.h **** 
2384:Drivers/CMSIS/Include/core_cm33.h **** /**
2385:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Enable Interrupt
2386:Drivers/CMSIS/Include/core_cm33.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
2387:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2388:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2389:Drivers/CMSIS/Include/core_cm33.h ****  */
2390:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
2391:Drivers/CMSIS/Include/core_cm33.h **** {
  31              		.loc 2 2391 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
2392:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
  36              		.loc 2 2392 3 view .LVU1
  37              		.loc 2 2392 6 is_stmt 0 view .LVU2
  38 0000 0028     		cmp	r0, #0
  39              	.LVL1:
  40              		.loc 2 2392 6 view .LVU3
  41 0002 07DB     		blt	.L1
2393:Drivers/CMSIS/Include/core_cm33.h ****   {
2394:Drivers/CMSIS/Include/core_cm33.h ****     __COMPILER_BARRIER();
  42              		.loc 2 2394 5 is_stmt 1 view .LVU4
2395:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  43              		.loc 2 2395 5 view .LVU5
  44              		.loc 2 2395 81 is_stmt 0 view .LVU6
  45 0004 00F01F02 		and	r2, r0, #31
  46              		.loc 2 2395 34 view .LVU7
  47 0008 4009     		lsrs	r0, r0, #5
  48              		.loc 2 2395 45 view .LVU8
  49 000a 0123     		movs	r3, #1
  50 000c 9340     		lsls	r3, r3, r2
  51              		.loc 2 2395 43 view .LVU9
  52 000e 024A     		ldr	r2, .L3
  53 0010 42F82030 		str	r3, [r2, r0, lsl #2]
2396:Drivers/CMSIS/Include/core_cm33.h ****     __COMPILER_BARRIER();
  54              		.loc 2 2396 5 is_stmt 1 view .LVU10
  55              	.L1:
2397:Drivers/CMSIS/Include/core_cm33.h ****   }
ARM GAS  /tmp/cc4XWuYB.s 			page 44


2398:Drivers/CMSIS/Include/core_cm33.h **** }
  56              		.loc 2 2398 1 is_stmt 0 view .LVU11
  57 0014 7047     		bx	lr
  58              	.L4:
  59 0016 00BF     		.align	2
  60              	.L3:
  61 0018 00E100E0 		.word	-536813312
  62              		.cfi_endproc
  63              	.LFE124:
  65              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  66              		.align	1
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	__NVIC_DisableIRQ:
  72              	.LVL2:
  73              	.LFB126:
2399:Drivers/CMSIS/Include/core_cm33.h **** 
2400:Drivers/CMSIS/Include/core_cm33.h **** 
2401:Drivers/CMSIS/Include/core_cm33.h **** /**
2402:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Enable status
2403:Drivers/CMSIS/Include/core_cm33.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
2404:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2405:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt is not enabled.
2406:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt is enabled.
2407:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2408:Drivers/CMSIS/Include/core_cm33.h ****  */
2409:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
2410:Drivers/CMSIS/Include/core_cm33.h **** {
2411:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2412:Drivers/CMSIS/Include/core_cm33.h ****   {
2413:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2414:Drivers/CMSIS/Include/core_cm33.h ****   }
2415:Drivers/CMSIS/Include/core_cm33.h ****   else
2416:Drivers/CMSIS/Include/core_cm33.h ****   {
2417:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2418:Drivers/CMSIS/Include/core_cm33.h ****   }
2419:Drivers/CMSIS/Include/core_cm33.h **** }
2420:Drivers/CMSIS/Include/core_cm33.h **** 
2421:Drivers/CMSIS/Include/core_cm33.h **** 
2422:Drivers/CMSIS/Include/core_cm33.h **** /**
2423:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Disable Interrupt
2424:Drivers/CMSIS/Include/core_cm33.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
2425:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2426:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2427:Drivers/CMSIS/Include/core_cm33.h ****  */
2428:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
2429:Drivers/CMSIS/Include/core_cm33.h **** {
  74              		.loc 2 2429 1 is_stmt 1 view -0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
2430:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
  79              		.loc 2 2430 3 view .LVU13
  80              		.loc 2 2430 6 is_stmt 0 view .LVU14
  81 0000 0028     		cmp	r0, #0
ARM GAS  /tmp/cc4XWuYB.s 			page 45


  82              	.LVL3:
  83              		.loc 2 2430 6 view .LVU15
  84 0002 0CDB     		blt	.L5
2431:Drivers/CMSIS/Include/core_cm33.h ****   {
2432:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  85              		.loc 2 2432 5 is_stmt 1 view .LVU16
  86              		.loc 2 2432 81 is_stmt 0 view .LVU17
  87 0004 00F01F02 		and	r2, r0, #31
  88              		.loc 2 2432 34 view .LVU18
  89 0008 4009     		lsrs	r0, r0, #5
  90              		.loc 2 2432 45 view .LVU19
  91 000a 0123     		movs	r3, #1
  92 000c 9340     		lsls	r3, r3, r2
  93              		.loc 2 2432 43 view .LVU20
  94 000e 2030     		adds	r0, r0, #32
  95 0010 034A     		ldr	r2, .L7
  96 0012 42F82030 		str	r3, [r2, r0, lsl #2]
2433:Drivers/CMSIS/Include/core_cm33.h ****     __DSB();
  97              		.loc 2 2433 5 is_stmt 1 view .LVU21
  98              	.LBB40:
  99              	.LBI40:
 100              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  /tmp/cc4XWuYB.s 			page 46


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  /tmp/cc4XWuYB.s 			page 47


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
ARM GAS  /tmp/cc4XWuYB.s 			page 48


 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
ARM GAS  /tmp/cc4XWuYB.s 			page 49


 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 50


 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 101              		.loc 3 269 27 view .LVU22
 102              	.LBB41:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 103              		.loc 3 271 3 view .LVU23
 104              		.syntax unified
 105              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 106 0016 BFF34F8F 		dsb 0xF
 107              	@ 0 "" 2
 108              		.thumb
 109              		.syntax unified
 110              	.LBE41:
 111              	.LBE40:
2434:Drivers/CMSIS/Include/core_cm33.h ****     __ISB();
 112              		.loc 2 2434 5 view .LVU24
 113              	.LBB42:
 114              	.LBI42:
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 115              		.loc 3 258 27 view .LVU25
 116              	.LBB43:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 117              		.loc 3 260 3 view .LVU26
 118              		.syntax unified
 119              	@ 260 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 120 001a BFF36F8F 		isb 0xF
 121              	@ 0 "" 2
 122              		.thumb
 123              		.syntax unified
 124              	.L5:
 125              	.LBE43:
 126              	.LBE42:
2435:Drivers/CMSIS/Include/core_cm33.h ****   }
2436:Drivers/CMSIS/Include/core_cm33.h **** }
 127              		.loc 2 2436 1 is_stmt 0 view .LVU27
 128 001e 7047     		bx	lr
 129              	.L8:
 130              		.align	2
 131              	.L7:
 132 0020 00E100E0 		.word	-536813312
 133              		.cfi_endproc
 134              	.LFE126:
 136              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 137              		.align	1
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	__NVIC_SetPriority:
 143              	.LVL4:
 144              	.LFB131:
2437:Drivers/CMSIS/Include/core_cm33.h **** 
2438:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 51


2439:Drivers/CMSIS/Include/core_cm33.h **** /**
2440:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Pending Interrupt
2441:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
2442:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2443:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt status is not pending.
2444:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt status is pending.
2445:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2446:Drivers/CMSIS/Include/core_cm33.h ****  */
2447:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
2448:Drivers/CMSIS/Include/core_cm33.h **** {
2449:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2450:Drivers/CMSIS/Include/core_cm33.h ****   {
2451:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2452:Drivers/CMSIS/Include/core_cm33.h ****   }
2453:Drivers/CMSIS/Include/core_cm33.h ****   else
2454:Drivers/CMSIS/Include/core_cm33.h ****   {
2455:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2456:Drivers/CMSIS/Include/core_cm33.h ****   }
2457:Drivers/CMSIS/Include/core_cm33.h **** }
2458:Drivers/CMSIS/Include/core_cm33.h **** 
2459:Drivers/CMSIS/Include/core_cm33.h **** 
2460:Drivers/CMSIS/Include/core_cm33.h **** /**
2461:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Pending Interrupt
2462:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
2463:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2464:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2465:Drivers/CMSIS/Include/core_cm33.h ****  */
2466:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
2467:Drivers/CMSIS/Include/core_cm33.h **** {
2468:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2469:Drivers/CMSIS/Include/core_cm33.h ****   {
2470:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2471:Drivers/CMSIS/Include/core_cm33.h ****   }
2472:Drivers/CMSIS/Include/core_cm33.h **** }
2473:Drivers/CMSIS/Include/core_cm33.h **** 
2474:Drivers/CMSIS/Include/core_cm33.h **** 
2475:Drivers/CMSIS/Include/core_cm33.h **** /**
2476:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Clear Pending Interrupt
2477:Drivers/CMSIS/Include/core_cm33.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
2478:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2479:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2480:Drivers/CMSIS/Include/core_cm33.h ****  */
2481:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
2482:Drivers/CMSIS/Include/core_cm33.h **** {
2483:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2484:Drivers/CMSIS/Include/core_cm33.h ****   {
2485:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2486:Drivers/CMSIS/Include/core_cm33.h ****   }
2487:Drivers/CMSIS/Include/core_cm33.h **** }
2488:Drivers/CMSIS/Include/core_cm33.h **** 
2489:Drivers/CMSIS/Include/core_cm33.h **** 
2490:Drivers/CMSIS/Include/core_cm33.h **** /**
2491:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Active Interrupt
2492:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2493:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2494:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt status is not active.
2495:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt status is active.
ARM GAS  /tmp/cc4XWuYB.s 			page 52


2496:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2497:Drivers/CMSIS/Include/core_cm33.h ****  */
2498:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2499:Drivers/CMSIS/Include/core_cm33.h **** {
2500:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2501:Drivers/CMSIS/Include/core_cm33.h ****   {
2502:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2503:Drivers/CMSIS/Include/core_cm33.h ****   }
2504:Drivers/CMSIS/Include/core_cm33.h ****   else
2505:Drivers/CMSIS/Include/core_cm33.h ****   {
2506:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2507:Drivers/CMSIS/Include/core_cm33.h ****   }
2508:Drivers/CMSIS/Include/core_cm33.h **** }
2509:Drivers/CMSIS/Include/core_cm33.h **** 
2510:Drivers/CMSIS/Include/core_cm33.h **** 
2511:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2512:Drivers/CMSIS/Include/core_cm33.h **** /**
2513:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Target State
2514:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
2515:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2516:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  if interrupt is assigned to Secure
2517:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  if interrupt is assigned to Non Secure
2518:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2519:Drivers/CMSIS/Include/core_cm33.h ****  */
2520:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
2521:Drivers/CMSIS/Include/core_cm33.h **** {
2522:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2523:Drivers/CMSIS/Include/core_cm33.h ****   {
2524:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2525:Drivers/CMSIS/Include/core_cm33.h ****   }
2526:Drivers/CMSIS/Include/core_cm33.h ****   else
2527:Drivers/CMSIS/Include/core_cm33.h ****   {
2528:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2529:Drivers/CMSIS/Include/core_cm33.h ****   }
2530:Drivers/CMSIS/Include/core_cm33.h **** }
2531:Drivers/CMSIS/Include/core_cm33.h **** 
2532:Drivers/CMSIS/Include/core_cm33.h **** 
2533:Drivers/CMSIS/Include/core_cm33.h **** /**
2534:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Interrupt Target State
2535:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
2536:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2537:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  if interrupt is assigned to Secure
2538:Drivers/CMSIS/Include/core_cm33.h ****                       1  if interrupt is assigned to Non Secure
2539:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2540:Drivers/CMSIS/Include/core_cm33.h ****  */
2541:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
2542:Drivers/CMSIS/Include/core_cm33.h **** {
2543:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2544:Drivers/CMSIS/Include/core_cm33.h ****   {
2545:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
2546:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2547:Drivers/CMSIS/Include/core_cm33.h ****   }
2548:Drivers/CMSIS/Include/core_cm33.h ****   else
2549:Drivers/CMSIS/Include/core_cm33.h ****   {
2550:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2551:Drivers/CMSIS/Include/core_cm33.h ****   }
2552:Drivers/CMSIS/Include/core_cm33.h **** }
ARM GAS  /tmp/cc4XWuYB.s 			page 53


2553:Drivers/CMSIS/Include/core_cm33.h **** 
2554:Drivers/CMSIS/Include/core_cm33.h **** 
2555:Drivers/CMSIS/Include/core_cm33.h **** /**
2556:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Clear Interrupt Target State
2557:Drivers/CMSIS/Include/core_cm33.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
2558:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2559:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  if interrupt is assigned to Secure
2560:Drivers/CMSIS/Include/core_cm33.h ****                       1  if interrupt is assigned to Non Secure
2561:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2562:Drivers/CMSIS/Include/core_cm33.h ****  */
2563:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
2564:Drivers/CMSIS/Include/core_cm33.h **** {
2565:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2566:Drivers/CMSIS/Include/core_cm33.h ****   {
2567:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
2568:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2569:Drivers/CMSIS/Include/core_cm33.h ****   }
2570:Drivers/CMSIS/Include/core_cm33.h ****   else
2571:Drivers/CMSIS/Include/core_cm33.h ****   {
2572:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2573:Drivers/CMSIS/Include/core_cm33.h ****   }
2574:Drivers/CMSIS/Include/core_cm33.h **** }
2575:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2576:Drivers/CMSIS/Include/core_cm33.h **** 
2577:Drivers/CMSIS/Include/core_cm33.h **** 
2578:Drivers/CMSIS/Include/core_cm33.h **** /**
2579:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Interrupt Priority
2580:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2581:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2582:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2583:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Interrupt number.
2584:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]  priority  Priority to set.
2585:Drivers/CMSIS/Include/core_cm33.h ****   \note    The priority cannot be set for every processor exception.
2586:Drivers/CMSIS/Include/core_cm33.h ****  */
2587:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2588:Drivers/CMSIS/Include/core_cm33.h **** {
 145              		.loc 2 2588 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
2589:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
 150              		.loc 2 2589 3 view .LVU29
 151              		.loc 2 2589 6 is_stmt 0 view .LVU30
 152 0000 0028     		cmp	r0, #0
 153              	.LVL5:
 154              		.loc 2 2589 6 view .LVU31
 155 0002 08DB     		blt	.L10
2590:Drivers/CMSIS/Include/core_cm33.h ****   {
2591:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 156              		.loc 2 2591 5 is_stmt 1 view .LVU32
 157              		.loc 2 2591 49 is_stmt 0 view .LVU33
 158 0004 0901     		lsls	r1, r1, #4
 159              	.LVL6:
 160              		.loc 2 2591 49 view .LVU34
 161 0006 C9B2     		uxtb	r1, r1
 162              		.loc 2 2591 47 view .LVU35
ARM GAS  /tmp/cc4XWuYB.s 			page 54


 163 0008 00F16040 		add	r0, r0, #-536870912
 164 000c 00F56140 		add	r0, r0, #57600
 165 0010 80F80013 		strb	r1, [r0, #768]
 166 0014 7047     		bx	lr
 167              	.LVL7:
 168              	.L10:
2592:Drivers/CMSIS/Include/core_cm33.h ****   }
2593:Drivers/CMSIS/Include/core_cm33.h ****   else
2594:Drivers/CMSIS/Include/core_cm33.h ****   {
2595:Drivers/CMSIS/Include/core_cm33.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 169              		.loc 2 2595 5 is_stmt 1 view .LVU36
 170              		.loc 2 2595 33 is_stmt 0 view .LVU37
 171 0016 00F00F00 		and	r0, r0, #15
 172              		.loc 2 2595 49 view .LVU38
 173 001a 0901     		lsls	r1, r1, #4
 174              	.LVL8:
 175              		.loc 2 2595 49 view .LVU39
 176 001c C9B2     		uxtb	r1, r1
 177              		.loc 2 2595 47 view .LVU40
 178 001e 014B     		ldr	r3, .L12
 179 0020 1954     		strb	r1, [r3, r0]
2596:Drivers/CMSIS/Include/core_cm33.h ****   }
2597:Drivers/CMSIS/Include/core_cm33.h **** }
 180              		.loc 2 2597 1 view .LVU41
 181 0022 7047     		bx	lr
 182              	.L13:
 183              		.align	2
 184              	.L12:
 185 0024 14ED00E0 		.word	-536810220
 186              		.cfi_endproc
 187              	.LFE131:
 189              		.section	.text.__NVIC_GetPriority,"ax",%progbits
 190              		.align	1
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	__NVIC_GetPriority:
 196              	.LVL9:
 197              	.LFB132:
2598:Drivers/CMSIS/Include/core_cm33.h **** 
2599:Drivers/CMSIS/Include/core_cm33.h **** 
2600:Drivers/CMSIS/Include/core_cm33.h **** /**
2601:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Priority
2602:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2603:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2604:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2605:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   IRQn  Interrupt number.
2606:Drivers/CMSIS/Include/core_cm33.h ****   \return             Interrupt Priority.
2607:Drivers/CMSIS/Include/core_cm33.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2608:Drivers/CMSIS/Include/core_cm33.h ****  */
2609:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2610:Drivers/CMSIS/Include/core_cm33.h **** {
 198              		.loc 2 2610 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
ARM GAS  /tmp/cc4XWuYB.s 			page 55


2611:Drivers/CMSIS/Include/core_cm33.h **** 
2612:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
 203              		.loc 2 2612 3 view .LVU43
 204              		.loc 2 2612 6 is_stmt 0 view .LVU44
 205 0000 0028     		cmp	r0, #0
 206              	.LVL10:
 207              		.loc 2 2612 6 view .LVU45
 208 0002 07DB     		blt	.L15
2613:Drivers/CMSIS/Include/core_cm33.h ****   {
2614:Drivers/CMSIS/Include/core_cm33.h ****     return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 209              		.loc 2 2614 5 is_stmt 1 view .LVU46
 210              		.loc 2 2614 32 is_stmt 0 view .LVU47
 211 0004 00F16040 		add	r0, r0, #-536870912
 212 0008 00F56140 		add	r0, r0, #57600
 213 000c 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
 214              		.loc 2 2614 65 view .LVU48
 215 0010 0009     		lsrs	r0, r0, #4
 216 0012 7047     		bx	lr
 217              	.L15:
2615:Drivers/CMSIS/Include/core_cm33.h ****   }
2616:Drivers/CMSIS/Include/core_cm33.h ****   else
2617:Drivers/CMSIS/Include/core_cm33.h ****   {
2618:Drivers/CMSIS/Include/core_cm33.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 218              		.loc 2 2618 5 is_stmt 1 view .LVU49
 219              		.loc 2 2618 51 is_stmt 0 view .LVU50
 220 0014 00F00F00 		and	r0, r0, #15
 221              		.loc 2 2618 32 view .LVU51
 222 0018 014B     		ldr	r3, .L17
 223 001a 185C     		ldrb	r0, [r3, r0]	@ zero_extendqisi2
 224              		.loc 2 2618 65 view .LVU52
 225 001c 0009     		lsrs	r0, r0, #4
2619:Drivers/CMSIS/Include/core_cm33.h ****   }
2620:Drivers/CMSIS/Include/core_cm33.h **** }
 226              		.loc 2 2620 1 view .LVU53
 227 001e 7047     		bx	lr
 228              	.L18:
 229              		.align	2
 230              	.L17:
 231 0020 14ED00E0 		.word	-536810220
 232              		.cfi_endproc
 233              	.LFE132:
 235              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 236              		.align	1
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 241              	NVIC_EncodePriority:
 242              	.LVL11:
 243              	.LFB133:
2621:Drivers/CMSIS/Include/core_cm33.h **** 
2622:Drivers/CMSIS/Include/core_cm33.h **** 
2623:Drivers/CMSIS/Include/core_cm33.h **** /**
2624:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Encode Priority
2625:Drivers/CMSIS/Include/core_cm33.h ****   \details Encodes the priority for an interrupt with the given priority group,
2626:Drivers/CMSIS/Include/core_cm33.h ****            preemptive priority value, and subpriority value.
2627:Drivers/CMSIS/Include/core_cm33.h ****            In case of a conflict between priority grouping and available
2628:Drivers/CMSIS/Include/core_cm33.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
ARM GAS  /tmp/cc4XWuYB.s 			page 56


2629:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]     PriorityGroup  Used priority group.
2630:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2631:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2632:Drivers/CMSIS/Include/core_cm33.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2633:Drivers/CMSIS/Include/core_cm33.h ****  */
2634:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2635:Drivers/CMSIS/Include/core_cm33.h **** {
 244              		.loc 2 2635 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		.loc 2 2635 1 is_stmt 0 view .LVU55
 249 0000 00B5     		push	{lr}
 250              	.LCFI0:
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 14, -4
2636:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 253              		.loc 2 2636 3 is_stmt 1 view .LVU56
 254              		.loc 2 2636 12 is_stmt 0 view .LVU57
 255 0002 00F00700 		and	r0, r0, #7
 256              	.LVL12:
2637:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PreemptPriorityBits;
 257              		.loc 2 2637 3 is_stmt 1 view .LVU58
2638:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t SubPriorityBits;
 258              		.loc 2 2638 3 view .LVU59
2639:Drivers/CMSIS/Include/core_cm33.h **** 
2640:Drivers/CMSIS/Include/core_cm33.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 259              		.loc 2 2640 3 view .LVU60
 260              		.loc 2 2640 31 is_stmt 0 view .LVU61
 261 0006 C0F1070C 		rsb	ip, r0, #7
 262              		.loc 2 2640 23 view .LVU62
 263 000a BCF1040F 		cmp	ip, #4
 264 000e 28BF     		it	cs
 265 0010 4FF0040C 		movcs	ip, #4
 266              	.LVL13:
2641:Drivers/CMSIS/Include/core_cm33.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 267              		.loc 2 2641 3 is_stmt 1 view .LVU63
 268              		.loc 2 2641 44 is_stmt 0 view .LVU64
 269 0014 031D     		adds	r3, r0, #4
 270              		.loc 2 2641 109 view .LVU65
 271 0016 062B     		cmp	r3, #6
 272 0018 0FD9     		bls	.L21
 273              		.loc 2 2641 109 discriminator 1 view .LVU66
 274 001a C31E     		subs	r3, r0, #3
 275              	.L20:
 276              	.LVL14:
2642:Drivers/CMSIS/Include/core_cm33.h **** 
2643:Drivers/CMSIS/Include/core_cm33.h ****   return (
 277              		.loc 2 2643 3 is_stmt 1 discriminator 4 view .LVU67
2644:Drivers/CMSIS/Include/core_cm33.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 278              		.loc 2 2644 30 is_stmt 0 discriminator 4 view .LVU68
 279 001c 4FF0FF3E 		mov	lr, #-1
 280 0020 0EFA0CF0 		lsl	r0, lr, ip
 281              	.LVL15:
 282              		.loc 2 2644 30 discriminator 4 view .LVU69
 283 0024 21EA0001 		bic	r1, r1, r0
 284              	.LVL16:
ARM GAS  /tmp/cc4XWuYB.s 			page 57


 285              		.loc 2 2644 82 discriminator 4 view .LVU70
 286 0028 9940     		lsls	r1, r1, r3
2645:Drivers/CMSIS/Include/core_cm33.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 287              		.loc 2 2645 30 discriminator 4 view .LVU71
 288 002a 0EFA03FE 		lsl	lr, lr, r3
 289 002e 22EA0E02 		bic	r2, r2, lr
 290              	.LVL17:
2646:Drivers/CMSIS/Include/core_cm33.h ****          );
2647:Drivers/CMSIS/Include/core_cm33.h **** }
 291              		.loc 2 2647 1 discriminator 4 view .LVU72
 292 0032 41EA0200 		orr	r0, r1, r2
 293 0036 5DF804FB 		ldr	pc, [sp], #4
 294              	.LVL18:
 295              	.L21:
2641:Drivers/CMSIS/Include/core_cm33.h **** 
 296              		.loc 2 2641 109 view .LVU73
 297 003a 0023     		movs	r3, #0
 298 003c EEE7     		b	.L20
 299              		.cfi_endproc
 300              	.LFE133:
 302              		.section	.text.NVIC_DecodePriority,"ax",%progbits
 303              		.align	1
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 308              	NVIC_DecodePriority:
 309              	.LVL19:
 310              	.LFB134:
2648:Drivers/CMSIS/Include/core_cm33.h **** 
2649:Drivers/CMSIS/Include/core_cm33.h **** 
2650:Drivers/CMSIS/Include/core_cm33.h **** /**
2651:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Decode Priority
2652:Drivers/CMSIS/Include/core_cm33.h ****   \details Decodes an interrupt priority value with a given priority group to
2653:Drivers/CMSIS/Include/core_cm33.h ****            preemptive priority value and subpriority value.
2654:Drivers/CMSIS/Include/core_cm33.h ****            In case of a conflict between priority grouping and available
2655:Drivers/CMSIS/Include/core_cm33.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2656:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2657:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]     PriorityGroup  Used priority group.
2658:Drivers/CMSIS/Include/core_cm33.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2659:Drivers/CMSIS/Include/core_cm33.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2660:Drivers/CMSIS/Include/core_cm33.h ****  */
2661:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2662:Drivers/CMSIS/Include/core_cm33.h **** {
 311              		.loc 2 2662 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		.loc 2 2662 1 is_stmt 0 view .LVU75
 316 0000 10B5     		push	{r4, lr}
 317              	.LCFI1:
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 4, -8
 320              		.cfi_offset 14, -4
2663:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 321              		.loc 2 2663 3 is_stmt 1 view .LVU76
 322              		.loc 2 2663 12 is_stmt 0 view .LVU77
 323 0002 01F00701 		and	r1, r1, #7
ARM GAS  /tmp/cc4XWuYB.s 			page 58


 324              	.LVL20:
2664:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PreemptPriorityBits;
 325              		.loc 2 2664 3 is_stmt 1 view .LVU78
2665:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t SubPriorityBits;
 326              		.loc 2 2665 3 view .LVU79
2666:Drivers/CMSIS/Include/core_cm33.h **** 
2667:Drivers/CMSIS/Include/core_cm33.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 327              		.loc 2 2667 3 view .LVU80
 328              		.loc 2 2667 31 is_stmt 0 view .LVU81
 329 0006 C1F1070C 		rsb	ip, r1, #7
 330              		.loc 2 2667 23 view .LVU82
 331 000a BCF1040F 		cmp	ip, #4
 332 000e 28BF     		it	cs
 333 0010 4FF0040C 		movcs	ip, #4
 334              	.LVL21:
2668:Drivers/CMSIS/Include/core_cm33.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 335              		.loc 2 2668 3 is_stmt 1 view .LVU83
 336              		.loc 2 2668 44 is_stmt 0 view .LVU84
 337 0014 0C1D     		adds	r4, r1, #4
 338              		.loc 2 2668 109 view .LVU85
 339 0016 062C     		cmp	r4, #6
 340 0018 0FD9     		bls	.L25
 341              		.loc 2 2668 109 discriminator 1 view .LVU86
 342 001a 0339     		subs	r1, r1, #3
 343              	.LVL22:
 344              	.L24:
2669:Drivers/CMSIS/Include/core_cm33.h **** 
2670:Drivers/CMSIS/Include/core_cm33.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 345              		.loc 2 2670 3 is_stmt 1 discriminator 4 view .LVU87
 346              		.loc 2 2670 33 is_stmt 0 discriminator 4 view .LVU88
 347 001c 20FA01F4 		lsr	r4, r0, r1
 348              	.LVL23:
 349              		.loc 2 2670 53 discriminator 4 view .LVU89
 350 0020 4FF0FF3E 		mov	lr, #-1
 351 0024 0EFA0CFC 		lsl	ip, lr, ip
 352              	.LVL24:
 353              		.loc 2 2670 53 discriminator 4 view .LVU90
 354 0028 24EA0C04 		bic	r4, r4, ip
 355              		.loc 2 2670 21 discriminator 4 view .LVU91
 356 002c 1460     		str	r4, [r2]
2671:Drivers/CMSIS/Include/core_cm33.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 357              		.loc 2 2671 3 is_stmt 1 discriminator 4 view .LVU92
 358              		.loc 2 2671 53 is_stmt 0 discriminator 4 view .LVU93
 359 002e 0EFA01FE 		lsl	lr, lr, r1
 360 0032 20EA0E00 		bic	r0, r0, lr
 361              	.LVL25:
 362              		.loc 2 2671 21 discriminator 4 view .LVU94
 363 0036 1860     		str	r0, [r3]
2672:Drivers/CMSIS/Include/core_cm33.h **** }
 364              		.loc 2 2672 1 discriminator 4 view .LVU95
 365 0038 10BD     		pop	{r4, pc}
 366              	.LVL26:
 367              	.L25:
2668:Drivers/CMSIS/Include/core_cm33.h **** 
 368              		.loc 2 2668 109 view .LVU96
 369 003a 0021     		movs	r1, #0
 370              	.LVL27:
ARM GAS  /tmp/cc4XWuYB.s 			page 59


2668:Drivers/CMSIS/Include/core_cm33.h **** 
 371              		.loc 2 2668 109 view .LVU97
 372 003c EEE7     		b	.L24
 373              		.cfi_endproc
 374              	.LFE134:
 376              		.section	.text.__NVIC_SystemReset,"ax",%progbits
 377              		.align	1
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	__NVIC_SystemReset:
 383              	.LFB137:
2673:Drivers/CMSIS/Include/core_cm33.h **** 
2674:Drivers/CMSIS/Include/core_cm33.h **** 
2675:Drivers/CMSIS/Include/core_cm33.h **** /**
2676:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Interrupt Vector
2677:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2678:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2679:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2680:Drivers/CMSIS/Include/core_cm33.h ****            VTOR must been relocated to SRAM before.
2681:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   IRQn      Interrupt number
2682:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   vector    Address of interrupt handler function
2683:Drivers/CMSIS/Include/core_cm33.h ****  */
2684:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2685:Drivers/CMSIS/Include/core_cm33.h **** {
2686:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2687:Drivers/CMSIS/Include/core_cm33.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
2688:Drivers/CMSIS/Include/core_cm33.h ****   __DSB();
2689:Drivers/CMSIS/Include/core_cm33.h **** }
2690:Drivers/CMSIS/Include/core_cm33.h **** 
2691:Drivers/CMSIS/Include/core_cm33.h **** 
2692:Drivers/CMSIS/Include/core_cm33.h **** /**
2693:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Vector
2694:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads an interrupt vector from interrupt vector table.
2695:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2696:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2697:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   IRQn      Interrupt number.
2698:Drivers/CMSIS/Include/core_cm33.h ****   \return                 Address of interrupt handler function
2699:Drivers/CMSIS/Include/core_cm33.h ****  */
2700:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2701:Drivers/CMSIS/Include/core_cm33.h **** {
2702:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2703:Drivers/CMSIS/Include/core_cm33.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
2704:Drivers/CMSIS/Include/core_cm33.h **** }
2705:Drivers/CMSIS/Include/core_cm33.h **** 
2706:Drivers/CMSIS/Include/core_cm33.h **** 
2707:Drivers/CMSIS/Include/core_cm33.h **** /**
2708:Drivers/CMSIS/Include/core_cm33.h ****   \brief   System Reset
2709:Drivers/CMSIS/Include/core_cm33.h ****   \details Initiates a system reset request to reset the MCU.
2710:Drivers/CMSIS/Include/core_cm33.h ****  */
2711:Drivers/CMSIS/Include/core_cm33.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2712:Drivers/CMSIS/Include/core_cm33.h **** {
 384              		.loc 2 2712 1 is_stmt 1 view -0
 385              		.cfi_startproc
 386              		@ Volatile: function does not return.
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc4XWuYB.s 			page 60


 389              		@ link register save eliminated.
2713:Drivers/CMSIS/Include/core_cm33.h ****   __DSB();                                                          /* Ensure all outstanding memor
 390              		.loc 2 2713 3 view .LVU99
 391              	.LBB44:
 392              	.LBI44:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 393              		.loc 3 269 27 view .LVU100
 394              	.LBB45:
 395              		.loc 3 271 3 view .LVU101
 396              		.syntax unified
 397              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 398 0000 BFF34F8F 		dsb 0xF
 399              	@ 0 "" 2
 400              		.thumb
 401              		.syntax unified
 402              	.LBE45:
 403              	.LBE44:
2714:Drivers/CMSIS/Include/core_cm33.h ****                                                                        buffered write are completed
2715:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 404              		.loc 2 2715 3 view .LVU102
2716:Drivers/CMSIS/Include/core_cm33.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 405              		.loc 2 2716 32 is_stmt 0 view .LVU103
 406 0004 0549     		ldr	r1, .L29
 407 0006 CA68     		ldr	r2, [r1, #12]
 408              		.loc 2 2716 40 view .LVU104
 409 0008 02F4E062 		and	r2, r2, #1792
2715:Drivers/CMSIS/Include/core_cm33.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 410              		.loc 2 2715 17 view .LVU105
 411 000c 044B     		ldr	r3, .L29+4
 412 000e 1343     		orrs	r3, r3, r2
2715:Drivers/CMSIS/Include/core_cm33.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 413              		.loc 2 2715 15 view .LVU106
 414 0010 CB60     		str	r3, [r1, #12]
2717:Drivers/CMSIS/Include/core_cm33.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2718:Drivers/CMSIS/Include/core_cm33.h ****   __DSB();                                                          /* Ensure completion of memory 
 415              		.loc 2 2718 3 is_stmt 1 view .LVU107
 416              	.LBB46:
 417              	.LBI46:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418              		.loc 3 269 27 view .LVU108
 419              	.LBB47:
 420              		.loc 3 271 3 view .LVU109
 421              		.syntax unified
 422              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 423 0012 BFF34F8F 		dsb 0xF
 424              	@ 0 "" 2
 425              		.thumb
 426              		.syntax unified
 427              	.L28:
 428              	.LBE47:
 429              	.LBE46:
2719:Drivers/CMSIS/Include/core_cm33.h **** 
2720:Drivers/CMSIS/Include/core_cm33.h ****   for(;;)                                                           /* wait until reset */
 430              		.loc 2 2720 3 discriminator 1 view .LVU110
2721:Drivers/CMSIS/Include/core_cm33.h ****   {
2722:Drivers/CMSIS/Include/core_cm33.h ****     __NOP();
 431              		.loc 2 2722 5 discriminator 1 view .LVU111
ARM GAS  /tmp/cc4XWuYB.s 			page 61


 432              		.syntax unified
 433              	@ 2722 "Drivers/CMSIS/Include/core_cm33.h" 1
 434 0016 00BF     		nop
 435              	@ 0 "" 2
2720:Drivers/CMSIS/Include/core_cm33.h ****   {
 436              		.loc 2 2720 3 discriminator 1 view .LVU112
 437              		.thumb
 438              		.syntax unified
 439 0018 FDE7     		b	.L28
 440              	.L30:
 441 001a 00BF     		.align	2
 442              	.L29:
 443 001c 00ED00E0 		.word	-536810240
 444 0020 0400FA05 		.word	100270084
 445              		.cfi_endproc
 446              	.LFE137:
 448              		.section	.text.MPU_ConfigRegion,"ax",%progbits
 449              		.align	1
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	MPU_ConfigRegion:
 455              	.LVL28:
 456              	.LFB179:
   1:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
   2:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
   3:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @file    stm32u5xx_hal_cortex.c
   4:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @author  MCD Application Team
   5:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  11:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
  12:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @attention
  13:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  14:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * Copyright (c) 2021 STMicroelectronics.
  15:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * All rights reserved.
  16:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  17:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * in the root directory of this software component.
  19:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  21:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
  22:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   @verbatim
  23:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
  24:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                         ##### How to use this driver #####
  25:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
  26:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  27:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  28:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  29:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     ===========================================================
  30:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  31:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  32:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     The Cortex-M33 exceptions are managed by CMSIS functions.
  33:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 62


  34:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  35:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  36:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  37:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  38:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  39:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  40:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  41:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  42:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  43:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (+@) Lowest sub priority
  44:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  45:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  46:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  47:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  48:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     ========================================================
  49:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  50:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  51:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  52:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  53:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        is a CMSIS function that:
  54:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  55:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  56:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  57:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  58:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  59:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  60:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  61:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  62:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  63:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  64:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        inside the stm32u5xx_hal_cortex.h file.
  65:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  66:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  67:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  68:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  69:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  70:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  71:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  72:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  73:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  74:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  75:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  76:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  77:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     *** How to configure MPU (secure and non secure) using CORTEX HAL driver ***
  78:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     ===========================================================
  79:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  80:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     This section provides functions allowing to Enable and configure the MPU secure and non-secure.
  81:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  82:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function.
  83:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function.
  84:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable_NS() function to address the non secure MPU.
  85:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable_NS() function to address the non secure MPU.
  86:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion()
  87:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         and HAL_MPU_ConfigRegion_NS() to address the non secure MPU.
  88:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the MPU Memory attributes using HAL_MPU_ConfigMemoryAttributes()
  89:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         and HAL_MPU_ConfigMemoryAttributes_NS() to address the non secure MPU.
  90:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
ARM GAS  /tmp/cc4XWuYB.s 			page 63


  91:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   @endverbatim
  92:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
  93:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  94:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
  95:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
  96:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  97:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ===================================================================================================
  98:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_PriorityGroup  | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority |       Desc
  99:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ===================================================================================================
 100:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_0 |                0                  |            0-15            | 0 bit for 
 101:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 4 bits for
 102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 103:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_1 |                0-1                |            0-7             | 1 bit for 
 104:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 3 bits for
 105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 106:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_2 |                0-3                |            0-3             | 2 bits for
 107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 2 bits for
 108:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 109:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_3 |                0-7                |            0-1             | 3 bits for
 110:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 1 bit for 
 111:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 112:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_4 |                0-15               |            0               | 4 bits for
 113:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 0 bit for 
 114:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ===================================================================================================
 115:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 116:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 117:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 118:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #include "stm32u5xx_hal.h"
 119:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 120:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup STM32U5xx_HAL_Driver
 121:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 122:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 123:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 124:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX
 125:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 126:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 127:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 128:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 129:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 130:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 131:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 132:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 133:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 134:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 135:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @defgroup CORTEX_Private_Functions CORTEX Private Functions
 136:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 137:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 138:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit);
 139:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU
 140:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 141:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 142:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 143:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 145:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 146:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
ARM GAS  /tmp/cc4XWuYB.s 			page 64


 148:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 149:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 150:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions
 152:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
 153:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @verbatim
 154:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 155:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 156:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 157:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
 158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 159:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       SysTick functionalities
 160:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @endverbatim
 162:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 163:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 165:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 166:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 167:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 168:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         using the required unlock sequence.
 169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length.
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,
 172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    4 bits for subpriority
 173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,
 174:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    3 bits for subpriority
 175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    2 bits for subpriority
 177:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 178:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 180:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 183:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 184:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 190:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 193:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 196:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 197:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 198:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 199:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 200:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  PreemptPriority: The pre-emption priority for the IRQn channel.
 201:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 203:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 204:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
ARM GAS  /tmp/cc4XWuYB.s 			page 65


 205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 206:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 207:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 208:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t prioritygroup;
 211:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 212:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 222:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         function should be called before.
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 226:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 228:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 231:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 236:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable interrupt */
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 239:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 241:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 242:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 244:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 246:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 247:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 252:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable interrupt */
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 257:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 260:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 261:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
ARM GAS  /tmp/cc4XWuYB.s 			page 66


 262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 263:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* System Reset */
 264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SystemReset();
 265:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 266:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 268:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 269:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 270:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 271:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 272:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                  - 1  Function failed.
 273:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 274:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Reload value impossible */
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     return (1UL);
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 282:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set reload register */
 283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 284:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 285:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Load the SysTick Counter Value */
 286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   WRITE_REG(SysTick->VAL, 0UL);
 287:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 288:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable SysTick IRQ and SysTick Timer */
 289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 291:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Function successful */
 292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return (0UL);
 293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 294:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 295:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 296:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 297:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 298:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 299:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *  @brief   Cortex control functions
 300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
 301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @verbatim
 302:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 304:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
 306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 307:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 308:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 309:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 310:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @endverbatim
 311:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 312:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 313:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 314:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 315:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 316:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 317:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 318:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
ARM GAS  /tmp/cc4XWuYB.s 			page 67


 319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 320:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 324:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 325:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 327:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 329:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 330:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,
 333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      4 bits for subpriority
 334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,
 335:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      3 bits for subpriority
 336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      2 bits for subpriority
 338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 339:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      1 bit for subpriority
 340:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      0 bit for subpriority
 342:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 343:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 344:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 345:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 346:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *const pPreemptPriority,
 347:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                           uint32_t *const pSubPriority)
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 349:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 354:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 356:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 357:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 358:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 359:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 361:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 363:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 365:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set interrupt pending */
 366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 368:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 369:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 370:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 371:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 372:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 374:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 375:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
ARM GAS  /tmp/cc4XWuYB.s 			page 68


 376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 379:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 386:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 388:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 389:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 391:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Clear pending interrupt */
 396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 399:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief Get active interrupt (read the active register in NVIC and return the active bit).
 401:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param IRQn External interrupt number
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 404:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 406:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 410:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 415:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_LSI: LSI clock selected as SysTick clock source.
 419:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
 420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 423:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   switch (CLKSource)
 429:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select HCLK as Systick clock source */
 431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_HCLK:
 432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
ARM GAS  /tmp/cc4XWuYB.s 			page 69


 433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 434:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select HCLK_DIV8 as Systick clock source */
 435:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_HCLK_DIV8:
 436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 439:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSI as Systick clock source */
 440:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_LSI:
 441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSE as Systick clock source */
 445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_LSE:
 446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     default:
 450:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       /* Nothing to do */
 451:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 452:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 454:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 455:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 456:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Get the SysTick clock source configuration.
 457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval  SysTick clock source that can be one of the following values:
 458:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_LSI: LSI clock selected as SysTick clock source.
 459:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
 460:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 461:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 462:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 463:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
 464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t systick_source;
 466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t systick_rcc_source;
 467:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 468:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Read SysTick->CTRL register for internal or external clock source */
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 470:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 471:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Internal clock source */
 472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     systick_source = SYSTICK_CLKSOURCE_HCLK;
 473:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   else
 475:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 476:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* External clock source, check the selected one in RCC */
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 478:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     switch (systick_rcc_source)
 480:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     {
 481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       case (0x00000000U):
 482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         break;
 484:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 485:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       case (RCC_CCIPR1_SYSTICKSEL_0):
 486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         systick_source = SYSTICK_CLKSOURCE_LSI;
 487:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         break;
 488:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       case (RCC_CCIPR1_SYSTICKSEL_1):
ARM GAS  /tmp/cc4XWuYB.s 			page 70


 490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         systick_source = SYSTICK_CLKSOURCE_LSE;
 491:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         break;
 492:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 493:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       default:
 494:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 495:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         break;
 496:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     }
 497:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return systick_source;
 499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 501:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 502:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 503:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 504:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 505:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 509:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 510:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 511:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 513:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 514:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 516:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    */
 519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 520:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable the MPU.
 524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault,
 525:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory
 526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 528:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 531:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 532:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 533:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Data Memory Barrier operation to force any outstanding writes to memory before enabli
 536:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 537:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable the MPU */
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 539:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 540:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable fault exceptions */
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 542:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 543:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with */
 544:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
ARM GAS  /tmp/cc4XWuYB.s 			page 71


 547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 549:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 550:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 551:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU.
 552:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault,
 553:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory
 554:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 555:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 556:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 557:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 558:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 559:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 560:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 561:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Enable_NS(uint32_t MPU_Control)
 562:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 563:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Data Memory Barrier operation to force any outstanding writes to memory before enabli
 564:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 565:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable the MPU */
 566:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_NS->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 567:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 568:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable fault exceptions */
 569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with */
 572:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
 573:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
 574:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
 575:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 576:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 577:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 578:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 579:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable the MPU.
 580:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 581:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 582:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 585:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 586:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable fault exceptions */
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 588:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 589:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable the MPU */
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 592:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with */
 593:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
 594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
 595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
 596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 597:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 598:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 600:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU.
 601:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 603:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Disable_NS(void)
ARM GAS  /tmp/cc4XWuYB.s 			page 72


 604:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable fault exceptions */
 608:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 609:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 610:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable the MPU */
 611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 613:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with */
 614:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
 615:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
 616:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
 617:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable the MPU Region.
 622:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 623:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  RegionNumber Specifies the index of the region to enable.
 624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
 625:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 626:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_EnableRegion(uint32_t RegionNumber)
 627:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 628:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 631:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the Region number */
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 634:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable the Region */
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 637:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 638:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 639:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 640:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU Region.
 641:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 642:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  RegionNumber Specifies the index of the region to enable.
 643:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
 644:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 645:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_EnableRegion_NS(uint32_t RegionNumber)
 646:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 647:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 648:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 649:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the Region number */
 651:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 652:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable the Region */
 654:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SET_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 655:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 656:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /*__ARM_FEATURE_CMSE*/
 657:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 658:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 659:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable the MPU Region.
 660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
ARM GAS  /tmp/cc4XWuYB.s 			page 73


 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  RegionNumber Specifies the index of the region to disable.
 662:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
 663:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 664:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_DisableRegion(uint32_t RegionNumber)
 665:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 666:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 667:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 668:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 669:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the Region number */
 670:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 671:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 672:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable the Region */
 673:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 674:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 675:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 676:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 677:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 678:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU Region.
 679:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 680:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  RegionNumber Specifies the index of the region to disable.
 681:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         this parameter can be a value of @ref CORTEX_MPU_Region_Number
 682:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 683:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_DisableRegion_NS(uint32_t RegionNumber)
 684:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 685:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 686:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 687:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 688:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the Region number */
 689:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 690:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 691:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable the Region */
 692:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   CLEAR_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 693:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 694:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /*__ARM_FEATURE_CMSE*/
 695:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 696:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 697:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 698:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
 699:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 700:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 701:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 702:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
 703:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 704:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 705:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 707:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 708:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 709:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected for non-secure MPU.
 710:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
 711:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 712:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 713:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 714:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigRegion_NS(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
 715:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 716:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 717:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
ARM GAS  /tmp/cc4XWuYB.s 			page 74


 718:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 719:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 720:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 721:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes.
 722:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
 723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 724:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 725:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 726:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
 727:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 728:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 729:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 730:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 731:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 733:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes for non-secure MPU.
 734:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
 735:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 736:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 737:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 738:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes_NS(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
 739:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 740:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 741:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 742:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 743:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 744:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 745:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 746:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 747:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 748:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 749:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 750:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 751:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 752:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Private_Functions
 753:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 754:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 755:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit)
 756:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 457              		.loc 1 756 1 view -0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 0
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 461              		@ link register save eliminated.
 757:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 758:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 759:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_INSTANCE(MPUx));
 760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 761:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
 462              		.loc 1 761 3 view .LVU114
 762:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));
 463              		.loc 1 762 3 view .LVU115
 763:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_INSTRUCTION_ACCESS(pMPU_RegionInit->DisableExec));
 464              		.loc 1 763 3 view .LVU116
 764:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(pMPU_RegionInit->AccessPermission));
 465              		.loc 1 764 3 view .LVU117
 765:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_ACCESS_SHAREABLE(pMPU_RegionInit->IsShareable));
ARM GAS  /tmp/cc4XWuYB.s 			page 75


 466              		.loc 1 765 3 view .LVU118
 766:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 767:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
 768:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB();
 467              		.loc 1 768 3 view .LVU119
 468              	.LBB48:
 469              	.LBI48:
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 470              		.loc 3 280 27 view .LVU120
 471              	.LBB49:
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 472              		.loc 3 282 3 view .LVU121
 473              		.syntax unified
 474              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 475 0000 BFF35F8F 		dmb 0xF
 476              	@ 0 "" 2
 477              		.thumb
 478              		.syntax unified
 479              	.LBE49:
 480              	.LBE48:
 769:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 770:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the Region number */
 771:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPUx->RNR = pMPU_RegionInit->Number;
 481              		.loc 1 771 3 view .LVU122
 482              		.loc 1 771 30 is_stmt 0 view .LVU123
 483 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 484              		.loc 1 771 13 view .LVU124
 485 0006 8360     		str	r3, [r0, #8]
 772:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 773:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable the Region */
 774:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
 486              		.loc 1 774 3 is_stmt 1 view .LVU125
 487 0008 0369     		ldr	r3, [r0, #16]
 488 000a 23F00103 		bic	r3, r3, #1
 489 000e 0361     		str	r3, [r0, #16]
 775:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 776:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
 490              		.loc 1 776 3 view .LVU126
 491              		.loc 1 776 43 is_stmt 0 view .LVU127
 492 0010 4B68     		ldr	r3, [r1, #4]
 493              		.loc 1 776 71 view .LVU128
 494 0012 23F01F03 		bic	r3, r3, #31
 777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 495              		.loc 1 777 43 view .LVU129
 496 0016 CA7B     		ldrb	r2, [r1, #15]	@ zero_extendqisi2
 776:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 497              		.loc 1 776 88 view .LVU130
 498 0018 43EAC203 		orr	r3, r3, r2, lsl #3
ARM GAS  /tmp/cc4XWuYB.s 			page 76


 778:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
 499              		.loc 1 778 43 view .LVU131
 500 001c 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 501              		.loc 1 777 88 view .LVU132
 502 001e 43EA4203 		orr	r3, r3, r2, lsl #1
 779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec           << MPU_RBAR_XN_Pos));
 503              		.loc 1 779 43 view .LVU133
 504 0022 8A7B     		ldrb	r2, [r1, #14]	@ zero_extendqisi2
 778:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
 505              		.loc 1 778 88 view .LVU134
 506 0024 1343     		orrs	r3, r3, r2
 776:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 507              		.loc 1 776 14 view .LVU135
 508 0026 C360     		str	r3, [r0, #12]
 780:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 781:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
 509              		.loc 1 781 3 is_stmt 1 view .LVU136
 510              		.loc 1 781 43 is_stmt 0 view .LVU137
 511 0028 8B68     		ldr	r3, [r1, #8]
 512              		.loc 1 781 77 view .LVU138
 513 002a 23F01F03 		bic	r3, r3, #31
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 514              		.loc 1 782 43 view .LVU139
 515 002e 0A7B     		ldrb	r2, [r1, #12]	@ zero_extendqisi2
 781:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 516              		.loc 1 781 93 view .LVU140
 517 0030 43EA4203 		orr	r3, r3, r2, lsl #1
 783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable                << MPU_RLAR_EN_Pos));
 518              		.loc 1 783 43 view .LVU141
 519 0034 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 520              		.loc 1 782 93 view .LVU142
 521 0036 1343     		orrs	r3, r3, r2
 781:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 522              		.loc 1 781 14 view .LVU143
 523 0038 0361     		str	r3, [r0, #16]
 784:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 524              		.loc 1 784 1 view .LVU144
 525 003a 7047     		bx	lr
 526              		.cfi_endproc
 527              	.LFE179:
 529              		.section	.text.MPU_ConfigMemoryAttributes,"ax",%progbits
 530              		.align	1
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	MPU_ConfigMemoryAttributes:
 536              	.LVL29:
 537              	.LFB180:
 785:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 786:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 787:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU
 788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 538              		.loc 1 788 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc4XWuYB.s 			page 77


 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		@ link register save eliminated.
 789:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 543              		.loc 1 789 3 view .LVU146
 790:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t      attr_values;
 544              		.loc 1 790 3 view .LVU147
 791:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t      attr_number;
 545              		.loc 1 791 3 view .LVU148
 792:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 793:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 794:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 795:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_INSTANCE(MPUx));
 796:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 797:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_AttributesInit->Number));
 546              		.loc 1 797 3 view .LVU149
 798:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* No need to check Attributes value as all 0x0..0xFF possible */
 799:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 800:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with Data Memory Barrier prior to MPUx configuration */
 801:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB();
 547              		.loc 1 801 3 view .LVU150
 548              	.LBB50:
 549              	.LBI50:
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 550              		.loc 3 280 27 view .LVU151
 551              	.LBB51:
 552              		.loc 3 282 3 view .LVU152
 553              		.syntax unified
 554              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 555 0000 BFF35F8F 		dmb 0xF
 556              	@ 0 "" 2
 557              		.thumb
 558              		.syntax unified
 559              	.LBE51:
 560              	.LBE50:
 802:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 803:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 561              		.loc 1 803 3 view .LVU153
 562              		.loc 1 803 26 is_stmt 0 view .LVU154
 563 0004 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 564              		.loc 1 803 6 view .LVU155
 565 0006 032B     		cmp	r3, #3
 566 0008 0FD8     		bhi	.L33
 804:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 805:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Program MPU_MAIR0 */
 806:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR0);
 567              		.loc 1 806 5 is_stmt 1 view .LVU156
 568              		.loc 1 806 12 is_stmt 0 view .LVU157
 569 000a 3030     		adds	r0, r0, #48
 570              	.LVL30:
 807:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = pMPU_AttributesInit->Number;
 571              		.loc 1 807 5 is_stmt 1 view .LVU158
 572              	.L34:
 808:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 809:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   else
 810:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 811:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Program MPU_MAIR1 */
 812:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR1);
ARM GAS  /tmp/cc4XWuYB.s 			page 78


 813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 814:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 815:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 816:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   attr_values = *(p_mair);
 573              		.loc 1 816 3 view .LVU159
 574              		.loc 1 816 15 is_stmt 0 view .LVU160
 575 000c 0268     		ldr	r2, [r0]
 576              	.LVL31:
 817:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   attr_values &=  ~(0xFFUL << (attr_number * 8U));
 577              		.loc 1 817 3 is_stmt 1 view .LVU161
 578              		.loc 1 817 44 is_stmt 0 view .LVU162
 579 000e DB00     		lsls	r3, r3, #3
 580              	.LVL32:
 581              		.loc 1 817 28 view .LVU163
 582 0010 4FF0FF0C 		mov	ip, #255
 583 0014 0CFA03FC 		lsl	ip, ip, r3
 584              		.loc 1 817 15 view .LVU164
 585 0018 22EA0C0C 		bic	ip, r2, ip
 586              	.LVL33:
 818:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 587              		.loc 1 818 3 is_stmt 1 view .LVU165
 588              		.loc 1 818 59 is_stmt 0 view .LVU166
 589 001c 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 590              		.loc 1 818 72 view .LVU167
 591 001e 02FA03F3 		lsl	r3, r2, r3
 592              		.loc 1 818 27 view .LVU168
 593 0022 43EA0C03 		orr	r3, r3, ip
 594              		.loc 1 818 13 view .LVU169
 595 0026 0360     		str	r3, [r0]
 819:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 596              		.loc 1 819 1 view .LVU170
 597 0028 7047     		bx	lr
 598              	.LVL34:
 599              	.L33:
 812:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 600              		.loc 1 812 5 is_stmt 1 view .LVU171
 812:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 601              		.loc 1 812 12 is_stmt 0 view .LVU172
 602 002a 3430     		adds	r0, r0, #52
 603              	.LVL35:
 813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 604              		.loc 1 813 5 is_stmt 1 view .LVU173
 813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 605              		.loc 1 813 17 is_stmt 0 view .LVU174
 606 002c 043B     		subs	r3, r3, #4
 607              	.LVL36:
 813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 608              		.loc 1 813 17 view .LVU175
 609 002e EDE7     		b	.L34
 610              		.cfi_endproc
 611              	.LFE180:
 613              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 614              		.align	1
 615              		.global	HAL_NVIC_SetPriorityGrouping
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
ARM GAS  /tmp/cc4XWuYB.s 			page 79


 620              	HAL_NVIC_SetPriorityGrouping:
 621              	.LVL37:
 622              	.LFB157:
 186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 623              		.loc 1 186 1 is_stmt 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 628              		.loc 1 188 3 view .LVU177
 191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 629              		.loc 1 191 3 view .LVU178
 630              	.LBB52:
 631              	.LBI52:
2359:Drivers/CMSIS/Include/core_cm33.h **** {
 632              		.loc 2 2359 22 view .LVU179
 633              	.LBB53:
2361:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 634              		.loc 2 2361 3 view .LVU180
2362:Drivers/CMSIS/Include/core_cm33.h **** 
 635              		.loc 2 2362 3 view .LVU181
2364:Drivers/CMSIS/Include/core_cm33.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 636              		.loc 2 2364 3 view .LVU182
2364:Drivers/CMSIS/Include/core_cm33.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 637              		.loc 2 2364 14 is_stmt 0 view .LVU183
 638 0000 074A     		ldr	r2, .L36
 639 0002 D368     		ldr	r3, [r2, #12]
 640              	.LVL38:
2365:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
 641              		.loc 2 2365 3 is_stmt 1 view .LVU184
2365:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
 642              		.loc 2 2365 13 is_stmt 0 view .LVU185
 643 0004 23F4E063 		bic	r3, r3, #1792
 644              	.LVL39:
2365:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
 645              		.loc 2 2365 13 view .LVU186
 646 0008 1B04     		lsls	r3, r3, #16
 647 000a 1B0C     		lsrs	r3, r3, #16
 648              	.LVL40:
2366:Drivers/CMSIS/Include/core_cm33.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 649              		.loc 2 2366 3 is_stmt 1 view .LVU187
2368:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR =  reg_value;
 650              		.loc 2 2368 35 is_stmt 0 view .LVU188
 651 000c 0002     		lsls	r0, r0, #8
 652              	.LVL41:
2368:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR =  reg_value;
 653              		.loc 2 2368 35 view .LVU189
 654 000e 00F4E060 		and	r0, r0, #1792
2367:Drivers/CMSIS/Include/core_cm33.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 655              		.loc 2 2367 62 view .LVU190
 656 0012 0343     		orrs	r3, r3, r0
 657              	.LVL42:
2366:Drivers/CMSIS/Include/core_cm33.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 658              		.loc 2 2366 14 view .LVU191
 659 0014 43F0BF63 		orr	r3, r3, #100139008
 660 0018 43F40033 		orr	r3, r3, #131072
ARM GAS  /tmp/cc4XWuYB.s 			page 80


 661              	.LVL43:
2369:Drivers/CMSIS/Include/core_cm33.h **** }
 662              		.loc 2 2369 3 is_stmt 1 view .LVU192
2369:Drivers/CMSIS/Include/core_cm33.h **** }
 663              		.loc 2 2369 14 is_stmt 0 view .LVU193
 664 001c D360     		str	r3, [r2, #12]
 665              	.LVL44:
2369:Drivers/CMSIS/Include/core_cm33.h **** }
 666              		.loc 2 2369 14 view .LVU194
 667              	.LBE53:
 668              	.LBE52:
 192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 669              		.loc 1 192 1 view .LVU195
 670 001e 7047     		bx	lr
 671              	.L37:
 672              		.align	2
 673              	.L36:
 674 0020 00ED00E0 		.word	-536810240
 675              		.cfi_endproc
 676              	.LFE157:
 678              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 679              		.align	1
 680              		.global	HAL_NVIC_SetPriority
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	HAL_NVIC_SetPriority:
 686              	.LVL45:
 687              	.LFB158:
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t prioritygroup;
 688              		.loc 1 209 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t prioritygroup;
 692              		.loc 1 209 1 is_stmt 0 view .LVU197
 693 0000 10B5     		push	{r4, lr}
 694              	.LCFI2:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 698 0002 0446     		mov	r4, r0
 210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 699              		.loc 1 210 3 is_stmt 1 view .LVU198
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 700              		.loc 1 213 3 view .LVU199
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 701              		.loc 1 214 3 view .LVU200
 216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 702              		.loc 1 216 3 view .LVU201
 703              	.LBB54:
 704              	.LBI54:
2378:Drivers/CMSIS/Include/core_cm33.h **** {
 705              		.loc 2 2378 26 view .LVU202
 706              	.LBB55:
2380:Drivers/CMSIS/Include/core_cm33.h **** }
 707              		.loc 2 2380 3 view .LVU203
ARM GAS  /tmp/cc4XWuYB.s 			page 81


2380:Drivers/CMSIS/Include/core_cm33.h **** }
 708              		.loc 2 2380 26 is_stmt 0 view .LVU204
 709 0004 054B     		ldr	r3, .L40
 710 0006 D868     		ldr	r0, [r3, #12]
 711              	.LVL46:
2380:Drivers/CMSIS/Include/core_cm33.h **** }
 712              		.loc 2 2380 26 view .LVU205
 713              	.LBE55:
 714              	.LBE54:
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 715              		.loc 1 218 3 is_stmt 1 view .LVU206
 716 0008 C0F30220 		ubfx	r0, r0, #8, #3
 717              	.LVL47:
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 718              		.loc 1 218 3 is_stmt 0 view .LVU207
 719 000c FFF7FEFF 		bl	NVIC_EncodePriority
 720              	.LVL48:
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 721              		.loc 1 218 3 view .LVU208
 722 0010 0146     		mov	r1, r0
 723 0012 2046     		mov	r0, r4
 724 0014 FFF7FEFF 		bl	__NVIC_SetPriority
 725              	.LVL49:
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 726              		.loc 1 219 1 view .LVU209
 727 0018 10BD     		pop	{r4, pc}
 728              	.L41:
 729 001a 00BF     		.align	2
 730              	.L40:
 731 001c 00ED00E0 		.word	-536810240
 732              		.cfi_endproc
 733              	.LFE158:
 735              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 736              		.align	1
 737              		.global	HAL_NVIC_EnableIRQ
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 742              	HAL_NVIC_EnableIRQ:
 743              	.LVL50:
 744              	.LFB159:
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 745              		.loc 1 232 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 749              		.loc 1 232 1 is_stmt 0 view .LVU211
 750 0000 08B5     		push	{r3, lr}
 751              	.LCFI3:
 752              		.cfi_def_cfa_offset 8
 753              		.cfi_offset 3, -8
 754              		.cfi_offset 14, -4
 234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 755              		.loc 1 234 3 is_stmt 1 view .LVU212
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 756              		.loc 1 237 3 view .LVU213
ARM GAS  /tmp/cc4XWuYB.s 			page 82


 757 0002 FFF7FEFF 		bl	__NVIC_EnableIRQ
 758              	.LVL51:
 238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 759              		.loc 1 238 1 is_stmt 0 view .LVU214
 760 0006 08BD     		pop	{r3, pc}
 761              		.cfi_endproc
 762              	.LFE159:
 764              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 765              		.align	1
 766              		.global	HAL_NVIC_DisableIRQ
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	HAL_NVIC_DisableIRQ:
 772              	.LVL52:
 773              	.LFB160:
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 774              		.loc 1 249 1 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 0
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 778              		.loc 1 249 1 is_stmt 0 view .LVU216
 779 0000 08B5     		push	{r3, lr}
 780              	.LCFI4:
 781              		.cfi_def_cfa_offset 8
 782              		.cfi_offset 3, -8
 783              		.cfi_offset 14, -4
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 784              		.loc 1 251 3 is_stmt 1 view .LVU217
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 785              		.loc 1 254 3 view .LVU218
 786 0002 FFF7FEFF 		bl	__NVIC_DisableIRQ
 787              	.LVL53:
 255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 788              		.loc 1 255 1 is_stmt 0 view .LVU219
 789 0006 08BD     		pop	{r3, pc}
 790              		.cfi_endproc
 791              	.LFE160:
 793              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 794              		.align	1
 795              		.global	HAL_NVIC_SystemReset
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 800              	HAL_NVIC_SystemReset:
 801              	.LFB161:
 262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* System Reset */
 802              		.loc 1 262 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ Volatile: function does not return.
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807 0000 08B5     		push	{r3, lr}
 808              	.LCFI5:
 809              		.cfi_def_cfa_offset 8
 810              		.cfi_offset 3, -8
ARM GAS  /tmp/cc4XWuYB.s 			page 83


 811              		.cfi_offset 14, -4
 264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 812              		.loc 1 264 3 view .LVU221
 813 0002 FFF7FEFF 		bl	__NVIC_SystemReset
 814              	.LVL54:
 815              		.cfi_endproc
 816              	.LFE161:
 818              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 819              		.align	1
 820              		.global	HAL_SYSTICK_Config
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 825              	HAL_SYSTICK_Config:
 826              	.LVL55:
 827              	.LFB162:
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 828              		.loc 1 275 1 view -0
 829              		.cfi_startproc
 830              		@ args = 0, pretend = 0, frame = 0
 831              		@ frame_needed = 0, uses_anonymous_args = 0
 832              		@ link register save eliminated.
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 833              		.loc 1 276 3 view .LVU223
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 834              		.loc 1 276 18 is_stmt 0 view .LVU224
 835 0000 0138     		subs	r0, r0, #1
 836              	.LVL56:
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 837              		.loc 1 276 6 view .LVU225
 838 0002 B0F1807F 		cmp	r0, #16777216
 839 0006 09D2     		bcs	.L50
 283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 840              		.loc 1 283 3 is_stmt 1 view .LVU226
 841 0008 4FF0E023 		mov	r3, #-536813568
 842 000c 5861     		str	r0, [r3, #20]
 286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 843              		.loc 1 286 3 view .LVU227
 844 000e 0020     		movs	r0, #0
 845              	.LVL57:
 286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 846              		.loc 1 286 3 is_stmt 0 view .LVU228
 847 0010 9861     		str	r0, [r3, #24]
 848              	.LVL58:
 289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 849              		.loc 1 289 3 is_stmt 1 view .LVU229
 850 0012 1A69     		ldr	r2, [r3, #16]
 851 0014 42F00302 		orr	r2, r2, #3
 852 0018 1A61     		str	r2, [r3, #16]
 292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 853              		.loc 1 292 3 view .LVU230
 292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 854              		.loc 1 292 10 is_stmt 0 view .LVU231
 855 001a 7047     		bx	lr
 856              	.L50:
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 857              		.loc 1 279 12 view .LVU232
ARM GAS  /tmp/cc4XWuYB.s 			page 84


 858 001c 0120     		movs	r0, #1
 293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 859              		.loc 1 293 1 view .LVU233
 860 001e 7047     		bx	lr
 861              		.cfi_endproc
 862              	.LFE162:
 864              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 865              		.align	1
 866              		.global	HAL_NVIC_GetPriorityGrouping
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	HAL_NVIC_GetPriorityGrouping:
 872              	.LFB163:
 319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 873              		.loc 1 319 1 is_stmt 1 view -0
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 0
 876              		@ frame_needed = 0, uses_anonymous_args = 0
 877              		@ link register save eliminated.
 321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 878              		.loc 1 321 3 view .LVU235
 879              	.LBB56:
 880              	.LBI56:
2378:Drivers/CMSIS/Include/core_cm33.h **** {
 881              		.loc 2 2378 26 view .LVU236
 882              	.LBB57:
2380:Drivers/CMSIS/Include/core_cm33.h **** }
 883              		.loc 2 2380 3 view .LVU237
2380:Drivers/CMSIS/Include/core_cm33.h **** }
 884              		.loc 2 2380 26 is_stmt 0 view .LVU238
 885 0000 024B     		ldr	r3, .L52
 886 0002 D868     		ldr	r0, [r3, #12]
 887              	.LBE57:
 888              	.LBE56:
 322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 889              		.loc 1 322 1 view .LVU239
 890 0004 C0F30220 		ubfx	r0, r0, #8, #3
 891 0008 7047     		bx	lr
 892              	.L53:
 893 000a 00BF     		.align	2
 894              	.L52:
 895 000c 00ED00E0 		.word	-536810240
 896              		.cfi_endproc
 897              	.LFE163:
 899              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 900              		.align	1
 901              		.global	HAL_NVIC_GetPriority
 902              		.syntax unified
 903              		.thumb
 904              		.thumb_func
 906              	HAL_NVIC_GetPriority:
 907              	.LVL59:
 908              	.LFB164:
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 909              		.loc 1 348 1 is_stmt 1 view -0
 910              		.cfi_startproc
ARM GAS  /tmp/cc4XWuYB.s 			page 85


 911              		@ args = 0, pretend = 0, frame = 0
 912              		@ frame_needed = 0, uses_anonymous_args = 0
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 913              		.loc 1 348 1 is_stmt 0 view .LVU241
 914 0000 70B5     		push	{r4, r5, r6, lr}
 915              	.LCFI6:
 916              		.cfi_def_cfa_offset 16
 917              		.cfi_offset 4, -16
 918              		.cfi_offset 5, -12
 919              		.cfi_offset 6, -8
 920              		.cfi_offset 14, -4
 921 0002 0C46     		mov	r4, r1
 922 0004 1546     		mov	r5, r2
 923 0006 1E46     		mov	r6, r3
 350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 924              		.loc 1 350 3 is_stmt 1 view .LVU242
 352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 925              		.loc 1 352 3 view .LVU243
 926 0008 FFF7FEFF 		bl	__NVIC_GetPriority
 927              	.LVL60:
 352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 928              		.loc 1 352 3 is_stmt 0 view .LVU244
 929 000c 3346     		mov	r3, r6
 930 000e 2A46     		mov	r2, r5
 931 0010 2146     		mov	r1, r4
 932 0012 FFF7FEFF 		bl	NVIC_DecodePriority
 933              	.LVL61:
 353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 934              		.loc 1 353 1 view .LVU245
 935 0016 70BD     		pop	{r4, r5, r6, pc}
 353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 936              		.loc 1 353 1 view .LVU246
 937              		.cfi_endproc
 938              	.LFE164:
 940              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 941              		.align	1
 942              		.global	HAL_NVIC_SetPendingIRQ
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 947              	HAL_NVIC_SetPendingIRQ:
 948              	.LVL62:
 949              	.LFB165:
 364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set interrupt pending */
 950              		.loc 1 364 1 is_stmt 1 view -0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 954              		@ link register save eliminated.
 366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 955              		.loc 1 366 3 view .LVU248
 956              	.LBB58:
 957              	.LBI58:
2466:Drivers/CMSIS/Include/core_cm33.h **** {
 958              		.loc 2 2466 22 view .LVU249
 959              	.LBB59:
2468:Drivers/CMSIS/Include/core_cm33.h ****   {
ARM GAS  /tmp/cc4XWuYB.s 			page 86


 960              		.loc 2 2468 3 view .LVU250
2468:Drivers/CMSIS/Include/core_cm33.h ****   {
 961              		.loc 2 2468 6 is_stmt 0 view .LVU251
 962 0000 0028     		cmp	r0, #0
 963              	.LVL63:
2468:Drivers/CMSIS/Include/core_cm33.h ****   {
 964              		.loc 2 2468 6 view .LVU252
 965 0002 08DB     		blt	.L56
2470:Drivers/CMSIS/Include/core_cm33.h ****   }
 966              		.loc 2 2470 5 is_stmt 1 view .LVU253
2470:Drivers/CMSIS/Include/core_cm33.h ****   }
 967              		.loc 2 2470 81 is_stmt 0 view .LVU254
 968 0004 00F01F02 		and	r2, r0, #31
2470:Drivers/CMSIS/Include/core_cm33.h ****   }
 969              		.loc 2 2470 34 view .LVU255
 970 0008 4009     		lsrs	r0, r0, #5
2470:Drivers/CMSIS/Include/core_cm33.h ****   }
 971              		.loc 2 2470 45 view .LVU256
 972 000a 0123     		movs	r3, #1
 973 000c 9340     		lsls	r3, r3, r2
2470:Drivers/CMSIS/Include/core_cm33.h ****   }
 974              		.loc 2 2470 43 view .LVU257
 975 000e 4030     		adds	r0, r0, #64
 976 0010 014A     		ldr	r2, .L58
 977 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 978              	.LVL64:
 979              	.L56:
2470:Drivers/CMSIS/Include/core_cm33.h ****   }
 980              		.loc 2 2470 43 view .LVU258
 981              	.LBE59:
 982              	.LBE58:
 367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 983              		.loc 1 367 1 view .LVU259
 984 0016 7047     		bx	lr
 985              	.L59:
 986              		.align	2
 987              	.L58:
 988 0018 00E100E0 		.word	-536813312
 989              		.cfi_endproc
 990              	.LFE165:
 992              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 993              		.align	1
 994              		.global	HAL_NVIC_GetPendingIRQ
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 999              	HAL_NVIC_GetPendingIRQ:
 1000              	.LVL65:
 1001              	.LFB166:
 380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 1002              		.loc 1 380 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		@ link register save eliminated.
 382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1007              		.loc 1 382 3 view .LVU261
ARM GAS  /tmp/cc4XWuYB.s 			page 87


 1008              	.LBB60:
 1009              	.LBI60:
2447:Drivers/CMSIS/Include/core_cm33.h **** {
 1010              		.loc 2 2447 26 view .LVU262
 1011              	.LBB61:
2449:Drivers/CMSIS/Include/core_cm33.h ****   {
 1012              		.loc 2 2449 3 view .LVU263
2449:Drivers/CMSIS/Include/core_cm33.h ****   {
 1013              		.loc 2 2449 6 is_stmt 0 view .LVU264
 1014 0000 0028     		cmp	r0, #0
 1015              	.LVL66:
2449:Drivers/CMSIS/Include/core_cm33.h ****   {
 1016              		.loc 2 2449 6 view .LVU265
 1017 0002 0BDB     		blt	.L62
2451:Drivers/CMSIS/Include/core_cm33.h ****   }
 1018              		.loc 2 2451 5 is_stmt 1 view .LVU266
2451:Drivers/CMSIS/Include/core_cm33.h ****   }
 1019              		.loc 2 2451 54 is_stmt 0 view .LVU267
 1020 0004 4309     		lsrs	r3, r0, #5
2451:Drivers/CMSIS/Include/core_cm33.h ****   }
 1021              		.loc 2 2451 35 view .LVU268
 1022 0006 4033     		adds	r3, r3, #64
 1023 0008 054A     		ldr	r2, .L63
 1024 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
2451:Drivers/CMSIS/Include/core_cm33.h ****   }
 1025              		.loc 2 2451 91 view .LVU269
 1026 000e 00F01F00 		and	r0, r0, #31
2451:Drivers/CMSIS/Include/core_cm33.h ****   }
 1027              		.loc 2 2451 103 view .LVU270
 1028 0012 23FA00F0 		lsr	r0, r3, r0
2451:Drivers/CMSIS/Include/core_cm33.h ****   }
 1029              		.loc 2 2451 12 view .LVU271
 1030 0016 00F00100 		and	r0, r0, #1
 1031 001a 7047     		bx	lr
 1032              	.L62:
2455:Drivers/CMSIS/Include/core_cm33.h ****   }
 1033              		.loc 2 2455 11 view .LVU272
 1034 001c 0020     		movs	r0, #0
 1035              	.LVL67:
2455:Drivers/CMSIS/Include/core_cm33.h ****   }
 1036              		.loc 2 2455 11 view .LVU273
 1037              	.LBE61:
 1038              	.LBE60:
 383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1039              		.loc 1 383 1 view .LVU274
 1040 001e 7047     		bx	lr
 1041              	.L64:
 1042              		.align	2
 1043              	.L63:
 1044 0020 00E100E0 		.word	-536813312
 1045              		.cfi_endproc
 1046              	.LFE166:
 1048              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1049              		.align	1
 1050              		.global	HAL_NVIC_ClearPendingIRQ
 1051              		.syntax unified
 1052              		.thumb
ARM GAS  /tmp/cc4XWuYB.s 			page 88


 1053              		.thumb_func
 1055              	HAL_NVIC_ClearPendingIRQ:
 1056              	.LVL68:
 1057              	.LFB167:
 394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Clear pending interrupt */
 1058              		.loc 1 394 1 is_stmt 1 view -0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062              		@ link register save eliminated.
 396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1063              		.loc 1 396 3 view .LVU276
 1064              	.LBB62:
 1065              	.LBI62:
2481:Drivers/CMSIS/Include/core_cm33.h **** {
 1066              		.loc 2 2481 22 view .LVU277
 1067              	.LBB63:
2483:Drivers/CMSIS/Include/core_cm33.h ****   {
 1068              		.loc 2 2483 3 view .LVU278
2483:Drivers/CMSIS/Include/core_cm33.h ****   {
 1069              		.loc 2 2483 6 is_stmt 0 view .LVU279
 1070 0000 0028     		cmp	r0, #0
 1071              	.LVL69:
2483:Drivers/CMSIS/Include/core_cm33.h ****   {
 1072              		.loc 2 2483 6 view .LVU280
 1073 0002 08DB     		blt	.L65
2485:Drivers/CMSIS/Include/core_cm33.h ****   }
 1074              		.loc 2 2485 5 is_stmt 1 view .LVU281
2485:Drivers/CMSIS/Include/core_cm33.h ****   }
 1075              		.loc 2 2485 81 is_stmt 0 view .LVU282
 1076 0004 00F01F02 		and	r2, r0, #31
2485:Drivers/CMSIS/Include/core_cm33.h ****   }
 1077              		.loc 2 2485 34 view .LVU283
 1078 0008 4009     		lsrs	r0, r0, #5
2485:Drivers/CMSIS/Include/core_cm33.h ****   }
 1079              		.loc 2 2485 45 view .LVU284
 1080 000a 0123     		movs	r3, #1
 1081 000c 9340     		lsls	r3, r3, r2
2485:Drivers/CMSIS/Include/core_cm33.h ****   }
 1082              		.loc 2 2485 43 view .LVU285
 1083 000e 6030     		adds	r0, r0, #96
 1084 0010 014A     		ldr	r2, .L67
 1085 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 1086              	.LVL70:
 1087              	.L65:
2485:Drivers/CMSIS/Include/core_cm33.h ****   }
 1088              		.loc 2 2485 43 view .LVU286
 1089              	.LBE63:
 1090              	.LBE62:
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1091              		.loc 1 397 1 view .LVU287
 1092 0016 7047     		bx	lr
 1093              	.L68:
 1094              		.align	2
 1095              	.L67:
 1096 0018 00E100E0 		.word	-536813312
 1097              		.cfi_endproc
ARM GAS  /tmp/cc4XWuYB.s 			page 89


 1098              	.LFE167:
 1100              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1101              		.align	1
 1102              		.global	HAL_NVIC_GetActive
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1107              	HAL_NVIC_GetActive:
 1108              	.LVL71:
 1109              	.LFB168:
 409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 1110              		.loc 1 409 1 is_stmt 1 view -0
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 0
 1113              		@ frame_needed = 0, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1115              		.loc 1 411 3 view .LVU289
 1116              	.LBB64:
 1117              	.LBI64:
2498:Drivers/CMSIS/Include/core_cm33.h **** {
 1118              		.loc 2 2498 26 view .LVU290
 1119              	.LBB65:
2500:Drivers/CMSIS/Include/core_cm33.h ****   {
 1120              		.loc 2 2500 3 view .LVU291
2500:Drivers/CMSIS/Include/core_cm33.h ****   {
 1121              		.loc 2 2500 6 is_stmt 0 view .LVU292
 1122 0000 0028     		cmp	r0, #0
 1123              	.LVL72:
2500:Drivers/CMSIS/Include/core_cm33.h ****   {
 1124              		.loc 2 2500 6 view .LVU293
 1125 0002 0BDB     		blt	.L71
2502:Drivers/CMSIS/Include/core_cm33.h ****   }
 1126              		.loc 2 2502 5 is_stmt 1 view .LVU294
2502:Drivers/CMSIS/Include/core_cm33.h ****   }
 1127              		.loc 2 2502 54 is_stmt 0 view .LVU295
 1128 0004 4309     		lsrs	r3, r0, #5
2502:Drivers/CMSIS/Include/core_cm33.h ****   }
 1129              		.loc 2 2502 35 view .LVU296
 1130 0006 8033     		adds	r3, r3, #128
 1131 0008 054A     		ldr	r2, .L72
 1132 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
2502:Drivers/CMSIS/Include/core_cm33.h ****   }
 1133              		.loc 2 2502 91 view .LVU297
 1134 000e 00F01F00 		and	r0, r0, #31
2502:Drivers/CMSIS/Include/core_cm33.h ****   }
 1135              		.loc 2 2502 103 view .LVU298
 1136 0012 23FA00F0 		lsr	r0, r3, r0
2502:Drivers/CMSIS/Include/core_cm33.h ****   }
 1137              		.loc 2 2502 12 view .LVU299
 1138 0016 00F00100 		and	r0, r0, #1
 1139 001a 7047     		bx	lr
 1140              	.L71:
2506:Drivers/CMSIS/Include/core_cm33.h ****   }
 1141              		.loc 2 2506 11 view .LVU300
 1142 001c 0020     		movs	r0, #0
 1143              	.LVL73:
ARM GAS  /tmp/cc4XWuYB.s 			page 90


2506:Drivers/CMSIS/Include/core_cm33.h ****   }
 1144              		.loc 2 2506 11 view .LVU301
 1145              	.LBE65:
 1146              	.LBE64:
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1147              		.loc 1 412 1 view .LVU302
 1148 001e 7047     		bx	lr
 1149              	.L73:
 1150              		.align	2
 1151              	.L72:
 1152 0020 00E100E0 		.word	-536813312
 1153              		.cfi_endproc
 1154              	.LFE168:
 1156              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1157              		.align	1
 1158              		.global	HAL_SYSTICK_CLKSourceConfig
 1159              		.syntax unified
 1160              		.thumb
 1161              		.thumb_func
 1163              	HAL_SYSTICK_CLKSourceConfig:
 1164              	.LVL74:
 1165              	.LFB169:
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 1166              		.loc 1 425 1 is_stmt 1 view -0
 1167              		.cfi_startproc
 1168              		@ args = 0, pretend = 0, frame = 0
 1169              		@ frame_needed = 0, uses_anonymous_args = 0
 1170              		@ link register save eliminated.
 427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   switch (CLKSource)
 1171              		.loc 1 427 3 view .LVU304
 428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 1172              		.loc 1 428 3 view .LVU305
 1173 0000 0428     		cmp	r0, #4
 1174 0002 38D8     		bhi	.L74
 1175 0004 DFE800F0 		tbb	[pc, r0]
 1176              	.L77:
 1177 0008 0A       		.byte	(.L80-.L77)/2
 1178 0009 18       		.byte	(.L79-.L77)/2
 1179 000a 28       		.byte	(.L78-.L77)/2
 1180 000b 37       		.byte	(.L74-.L77)/2
 1181 000c 03       		.byte	(.L76-.L77)/2
 1182 000d 00       		.p2align 1
 1183              	.L76:
 432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1184              		.loc 1 432 7 view .LVU306
 1185 000e 4FF0E022 		mov	r2, #-536813568
 1186 0012 1369     		ldr	r3, [r2, #16]
 1187 0014 43F00403 		orr	r3, r3, #4
 1188 0018 1361     		str	r3, [r2, #16]
 433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select HCLK_DIV8 as Systick clock source */
 1189              		.loc 1 433 7 view .LVU307
 1190 001a 7047     		bx	lr
 1191              	.L80:
 436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 1192              		.loc 1 436 7 view .LVU308
 1193 001c 4FF0E022 		mov	r2, #-536813568
 1194 0020 1369     		ldr	r3, [r2, #16]
ARM GAS  /tmp/cc4XWuYB.s 			page 91


 1195 0022 23F00403 		bic	r3, r3, #4
 1196 0026 1361     		str	r3, [r2, #16]
 437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1197              		.loc 1 437 7 view .LVU309
 1198 0028 134A     		ldr	r2, .L82
 1199 002a D2F8E030 		ldr	r3, [r2, #224]
 1200 002e 23F44003 		bic	r3, r3, #12582912
 1201 0032 C2F8E030 		str	r3, [r2, #224]
 438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSI as Systick clock source */
 1202              		.loc 1 438 7 view .LVU310
 1203 0036 7047     		bx	lr
 1204              	.L79:
 441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 1205              		.loc 1 441 7 view .LVU311
 1206 0038 4FF0E022 		mov	r2, #-536813568
 1207 003c 1369     		ldr	r3, [r2, #16]
 1208 003e 23F00403 		bic	r3, r3, #4
 1209 0042 1361     		str	r3, [r2, #16]
 442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1210              		.loc 1 442 7 view .LVU312
 1211 0044 0C4A     		ldr	r2, .L82
 1212 0046 D2F8E030 		ldr	r3, [r2, #224]
 1213 004a 23F44003 		bic	r3, r3, #12582912
 1214 004e 43F48003 		orr	r3, r3, #4194304
 1215 0052 C2F8E030 		str	r3, [r2, #224]
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSE as Systick clock source */
 1216              		.loc 1 443 7 view .LVU313
 1217 0056 7047     		bx	lr
 1218              	.L78:
 446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 1219              		.loc 1 446 7 view .LVU314
 1220 0058 4FF0E022 		mov	r2, #-536813568
 1221 005c 1369     		ldr	r3, [r2, #16]
 1222 005e 23F00403 		bic	r3, r3, #4
 1223 0062 1361     		str	r3, [r2, #16]
 447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1224              		.loc 1 447 7 view .LVU315
 1225 0064 044A     		ldr	r2, .L82
 1226 0066 D2F8E030 		ldr	r3, [r2, #224]
 1227 006a 23F44003 		bic	r3, r3, #12582912
 1228 006e 43F40003 		orr	r3, r3, #8388608
 1229 0072 C2F8E030 		str	r3, [r2, #224]
 448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     default:
 1230              		.loc 1 448 7 view .LVU316
 1231              	.L74:
 453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1232              		.loc 1 453 1 is_stmt 0 view .LVU317
 1233 0076 7047     		bx	lr
 1234              	.L83:
 1235              		.align	2
 1236              	.L82:
 1237 0078 000C0246 		.word	1174539264
 1238              		.cfi_endproc
 1239              	.LFE169:
 1241              		.section	.text.HAL_SYSTICK_GetCLKSourceConfig,"ax",%progbits
 1242              		.align	1
 1243              		.global	HAL_SYSTICK_GetCLKSourceConfig
ARM GAS  /tmp/cc4XWuYB.s 			page 92


 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1248              	HAL_SYSTICK_GetCLKSourceConfig:
 1249              	.LFB170:
 464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t systick_source;
 1250              		.loc 1 464 1 is_stmt 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t systick_rcc_source;
 1255              		.loc 1 465 3 view .LVU319
 466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1256              		.loc 1 466 3 view .LVU320
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 1257              		.loc 1 469 3 view .LVU321
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 1258              		.loc 1 469 7 is_stmt 0 view .LVU322
 1259 0000 4FF0E023 		mov	r3, #-536813568
 1260 0004 1869     		ldr	r0, [r3, #16]
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 1261              		.loc 1 469 6 view .LVU323
 1262 0006 10F00400 		ands	r0, r0, #4
 1263 000a 0CD1     		bne	.L86
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1264              		.loc 1 477 5 is_stmt 1 view .LVU324
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1265              		.loc 1 477 26 is_stmt 0 view .LVU325
 1266 000c 084B     		ldr	r3, .L88
 1267 000e D3F8E030 		ldr	r3, [r3, #224]
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1268              		.loc 1 477 24 view .LVU326
 1269 0012 03F44003 		and	r3, r3, #12582912
 1270              	.LVL75:
 479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     {
 1271              		.loc 1 479 5 is_stmt 1 view .LVU327
 1272 0016 B3F5800F 		cmp	r3, #4194304
 1273 001a 06D0     		beq	.L87
 1274 001c B3F5000F 		cmp	r3, #8388608
 1275 0020 04D1     		bne	.L84
 490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         break;
 1276              		.loc 1 490 24 is_stmt 0 view .LVU328
 1277 0022 0220     		movs	r0, #2
 1278 0024 7047     		bx	lr
 1279              	.LVL76:
 1280              	.L86:
 472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 1281              		.loc 1 472 20 view .LVU329
 1282 0026 0420     		movs	r0, #4
 1283 0028 7047     		bx	lr
 1284              	.LVL77:
 1285              	.L87:
 486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         break;
 1286              		.loc 1 486 24 view .LVU330
 1287 002a 0120     		movs	r0, #1
 1288              	.LVL78:
ARM GAS  /tmp/cc4XWuYB.s 			page 93


 498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1289              		.loc 1 498 3 is_stmt 1 view .LVU331
 1290              	.L84:
 499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1291              		.loc 1 499 1 is_stmt 0 view .LVU332
 1292 002c 7047     		bx	lr
 1293              	.L89:
 1294 002e 00BF     		.align	2
 1295              	.L88:
 1296 0030 000C0246 		.word	1174539264
 1297              		.cfi_endproc
 1298              	.LFE170:
 1300              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1301              		.align	1
 1302              		.weak	HAL_SYSTICK_Callback
 1303              		.syntax unified
 1304              		.thumb
 1305              		.thumb_func
 1307              	HAL_SYSTICK_Callback:
 1308              	.LFB172:
 515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 1309              		.loc 1 515 1 is_stmt 1 view -0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 0
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313              		@ link register save eliminated.
 519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1314              		.loc 1 519 1 view .LVU334
 1315 0000 7047     		bx	lr
 1316              		.cfi_endproc
 1317              	.LFE172:
 1319              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1320              		.align	1
 1321              		.global	HAL_SYSTICK_IRQHandler
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1326              	HAL_SYSTICK_IRQHandler:
 1327              	.LFB171:
 506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1328              		.loc 1 506 1 view -0
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 0
 1331              		@ frame_needed = 0, uses_anonymous_args = 0
 1332 0000 08B5     		push	{r3, lr}
 1333              	.LCFI7:
 1334              		.cfi_def_cfa_offset 8
 1335              		.cfi_offset 3, -8
 1336              		.cfi_offset 14, -4
 507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1337              		.loc 1 507 3 view .LVU336
 1338 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1339              	.LVL79:
 508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1340              		.loc 1 508 1 is_stmt 0 view .LVU337
 1341 0006 08BD     		pop	{r3, pc}
 1342              		.cfi_endproc
ARM GAS  /tmp/cc4XWuYB.s 			page 94


 1343              	.LFE171:
 1345              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1346              		.align	1
 1347              		.global	HAL_MPU_Enable
 1348              		.syntax unified
 1349              		.thumb
 1350              		.thumb_func
 1352              	HAL_MPU_Enable:
 1353              	.LVL80:
 1354              	.LFB173:
 534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Data Memory Barrier operation to force any outstanding writes to memory before enabli
 1355              		.loc 1 534 1 is_stmt 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              		@ link register save eliminated.
 535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1360              		.loc 1 535 3 view .LVU339
 1361              	.LBB66:
 1362              	.LBI66:
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1363              		.loc 3 280 27 view .LVU340
 1364              	.LBB67:
 1365              		.loc 3 282 3 view .LVU341
 1366              		.syntax unified
 1367              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1368 0000 BFF35F8F 		dmb 0xF
 1369              	@ 0 "" 2
 1370              		.thumb
 1371              		.syntax unified
 1372              	.LBE67:
 1373              	.LBE66:
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1374              		.loc 1 538 3 view .LVU342
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1375              		.loc 1 538 29 is_stmt 0 view .LVU343
 1376 0004 40F00100 		orr	r0, r0, #1
 1377              	.LVL81:
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1378              		.loc 1 538 15 view .LVU344
 1379 0008 054B     		ldr	r3, .L94
 1380 000a C3F89400 		str	r0, [r3, #148]
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1381              		.loc 1 541 3 is_stmt 1 view .LVU345
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1382              		.loc 1 541 6 is_stmt 0 view .LVU346
 1383 000e 5A6A     		ldr	r2, [r3, #36]
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1384              		.loc 1 541 14 view .LVU347
 1385 0010 42F48032 		orr	r2, r2, #65536
 1386 0014 5A62     		str	r2, [r3, #36]
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
 1387              		.loc 1 545 3 is_stmt 1 view .LVU348
 1388              	.LBB68:
 1389              	.LBI68:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1390              		.loc 3 269 27 view .LVU349
ARM GAS  /tmp/cc4XWuYB.s 			page 95


 1391              	.LBB69:
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1392              		.loc 3 271 3 view .LVU350
 1393              		.syntax unified
 1394              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1395 0016 BFF34F8F 		dsb 0xF
 1396              	@ 0 "" 2
 1397              		.thumb
 1398              		.syntax unified
 1399              	.LBE69:
 1400              	.LBE68:
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1401              		.loc 1 546 3 view .LVU351
 1402              	.LBB70:
 1403              	.LBI70:
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1404              		.loc 3 258 27 view .LVU352
 1405              	.LBB71:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1406              		.loc 3 260 3 view .LVU353
 1407              		.syntax unified
 1408              	@ 260 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1409 001a BFF36F8F 		isb 0xF
 1410              	@ 0 "" 2
 1411              		.thumb
 1412              		.syntax unified
 1413              	.LBE71:
 1414              	.LBE70:
 547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1415              		.loc 1 547 1 is_stmt 0 view .LVU354
 1416 001e 7047     		bx	lr
 1417              	.L95:
 1418              		.align	2
 1419              	.L94:
 1420 0020 00ED00E0 		.word	-536810240
 1421              		.cfi_endproc
 1422              	.LFE173:
 1424              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1425              		.align	1
 1426              		.global	HAL_MPU_Disable
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1431              	HAL_MPU_Disable:
 1432              	.LFB174:
 583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 1433              		.loc 1 583 1 is_stmt 1 view -0
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 0, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1438              		.loc 1 584 3 view .LVU356
 1439              	.LBB72:
 1440              	.LBI72:
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1441              		.loc 3 280 27 view .LVU357
ARM GAS  /tmp/cc4XWuYB.s 			page 96


 1442              	.LBB73:
 1443              		.loc 3 282 3 view .LVU358
 1444              		.syntax unified
 1445              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1446 0000 BFF35F8F 		dmb 0xF
 1447              	@ 0 "" 2
 1448              		.thumb
 1449              		.syntax unified
 1450              	.LBE73:
 1451              	.LBE72:
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1452              		.loc 1 587 3 view .LVU359
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1453              		.loc 1 587 6 is_stmt 0 view .LVU360
 1454 0004 074B     		ldr	r3, .L97
 1455 0006 5A6A     		ldr	r2, [r3, #36]
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1456              		.loc 1 587 14 view .LVU361
 1457 0008 22F48032 		bic	r2, r2, #65536
 1458 000c 5A62     		str	r2, [r3, #36]
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1459              		.loc 1 590 3 is_stmt 1 view .LVU362
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1460              		.loc 1 590 6 is_stmt 0 view .LVU363
 1461 000e D3F89420 		ldr	r2, [r3, #148]
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1462              		.loc 1 590 14 view .LVU364
 1463 0012 22F00102 		bic	r2, r2, #1
 1464 0016 C3F89420 		str	r2, [r3, #148]
 594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
 1465              		.loc 1 594 3 is_stmt 1 view .LVU365
 1466              	.LBB74:
 1467              	.LBI74:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1468              		.loc 3 269 27 view .LVU366
 1469              	.LBB75:
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1470              		.loc 3 271 3 view .LVU367
 1471              		.syntax unified
 1472              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1473 001a BFF34F8F 		dsb 0xF
 1474              	@ 0 "" 2
 1475              		.thumb
 1476              		.syntax unified
 1477              	.LBE75:
 1478              	.LBE74:
 595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1479              		.loc 1 595 3 view .LVU368
 1480              	.LBB76:
 1481              	.LBI76:
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1482              		.loc 3 258 27 view .LVU369
 1483              	.LBB77:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1484              		.loc 3 260 3 view .LVU370
 1485              		.syntax unified
 1486              	@ 260 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cc4XWuYB.s 			page 97


 1487 001e BFF36F8F 		isb 0xF
 1488              	@ 0 "" 2
 1489              		.thumb
 1490              		.syntax unified
 1491              	.LBE77:
 1492              	.LBE76:
 596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1493              		.loc 1 596 1 is_stmt 0 view .LVU371
 1494 0022 7047     		bx	lr
 1495              	.L98:
 1496              		.align	2
 1497              	.L97:
 1498 0024 00ED00E0 		.word	-536810240
 1499              		.cfi_endproc
 1500              	.LFE174:
 1502              		.section	.text.HAL_MPU_EnableRegion,"ax",%progbits
 1503              		.align	1
 1504              		.global	HAL_MPU_EnableRegion
 1505              		.syntax unified
 1506              		.thumb
 1507              		.thumb_func
 1509              	HAL_MPU_EnableRegion:
 1510              	.LVL82:
 1511              	.LFB175:
 627:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 1512              		.loc 1 627 1 is_stmt 1 view -0
 1513              		.cfi_startproc
 1514              		@ args = 0, pretend = 0, frame = 0
 1515              		@ frame_needed = 0, uses_anonymous_args = 0
 1516              		@ link register save eliminated.
 629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1517              		.loc 1 629 3 view .LVU373
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1518              		.loc 1 632 3 view .LVU374
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1519              		.loc 1 632 12 is_stmt 0 view .LVU375
 1520 0000 044B     		ldr	r3, .L100
 1521 0002 C3F89800 		str	r0, [r3, #152]
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1522              		.loc 1 635 3 is_stmt 1 view .LVU376
 1523 0006 D3F8A020 		ldr	r2, [r3, #160]
 1524 000a 42F00102 		orr	r2, r2, #1
 1525 000e C3F8A020 		str	r2, [r3, #160]
 636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1526              		.loc 1 636 1 is_stmt 0 view .LVU377
 1527 0012 7047     		bx	lr
 1528              	.L101:
 1529              		.align	2
 1530              	.L100:
 1531 0014 00ED00E0 		.word	-536810240
 1532              		.cfi_endproc
 1533              	.LFE175:
 1535              		.section	.text.HAL_MPU_DisableRegion,"ax",%progbits
 1536              		.align	1
 1537              		.global	HAL_MPU_DisableRegion
 1538              		.syntax unified
 1539              		.thumb
ARM GAS  /tmp/cc4XWuYB.s 			page 98


 1540              		.thumb_func
 1542              	HAL_MPU_DisableRegion:
 1543              	.LVL83:
 1544              	.LFB176:
 665:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 1545              		.loc 1 665 1 is_stmt 1 view -0
 1546              		.cfi_startproc
 1547              		@ args = 0, pretend = 0, frame = 0
 1548              		@ frame_needed = 0, uses_anonymous_args = 0
 1549              		@ link register save eliminated.
 667:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1550              		.loc 1 667 3 view .LVU379
 670:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1551              		.loc 1 670 3 view .LVU380
 670:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1552              		.loc 1 670 12 is_stmt 0 view .LVU381
 1553 0000 044B     		ldr	r3, .L103
 1554 0002 C3F89800 		str	r0, [r3, #152]
 673:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1555              		.loc 1 673 3 is_stmt 1 view .LVU382
 1556 0006 D3F8A020 		ldr	r2, [r3, #160]
 1557 000a 22F00102 		bic	r2, r2, #1
 1558 000e C3F8A020 		str	r2, [r3, #160]
 674:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1559              		.loc 1 674 1 is_stmt 0 view .LVU383
 1560 0012 7047     		bx	lr
 1561              	.L104:
 1562              		.align	2
 1563              	.L103:
 1564 0014 00ED00E0 		.word	-536810240
 1565              		.cfi_endproc
 1566              	.LFE176:
 1568              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1569              		.align	1
 1570              		.global	HAL_MPU_ConfigRegion
 1571              		.syntax unified
 1572              		.thumb
 1573              		.thumb_func
 1575              	HAL_MPU_ConfigRegion:
 1576              	.LVL84:
 1577              	.LFB177:
 703:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 1578              		.loc 1 703 1 is_stmt 1 view -0
 1579              		.cfi_startproc
 1580              		@ args = 0, pretend = 0, frame = 0
 1581              		@ frame_needed = 0, uses_anonymous_args = 0
 703:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 1582              		.loc 1 703 1 is_stmt 0 view .LVU385
 1583 0000 08B5     		push	{r3, lr}
 1584              	.LCFI8:
 1585              		.cfi_def_cfa_offset 8
 1586              		.cfi_offset 3, -8
 1587              		.cfi_offset 14, -4
 1588 0002 0146     		mov	r1, r0
 704:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1589              		.loc 1 704 3 is_stmt 1 view .LVU386
 1590 0004 0148     		ldr	r0, .L107
ARM GAS  /tmp/cc4XWuYB.s 			page 99


 1591              	.LVL85:
 704:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1592              		.loc 1 704 3 is_stmt 0 view .LVU387
 1593 0006 FFF7FEFF 		bl	MPU_ConfigRegion
 1594              	.LVL86:
 705:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1595              		.loc 1 705 1 view .LVU388
 1596 000a 08BD     		pop	{r3, pc}
 1597              	.L108:
 1598              		.align	2
 1599              	.L107:
 1600 000c 90ED00E0 		.word	-536810096
 1601              		.cfi_endproc
 1602              	.LFE177:
 1604              		.section	.text.HAL_MPU_ConfigMemoryAttributes,"ax",%progbits
 1605              		.align	1
 1606              		.global	HAL_MPU_ConfigMemoryAttributes
 1607              		.syntax unified
 1608              		.thumb
 1609              		.thumb_func
 1611              	HAL_MPU_ConfigMemoryAttributes:
 1612              	.LVL87:
 1613              	.LFB178:
 727:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 1614              		.loc 1 727 1 is_stmt 1 view -0
 1615              		.cfi_startproc
 1616              		@ args = 0, pretend = 0, frame = 0
 1617              		@ frame_needed = 0, uses_anonymous_args = 0
 727:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 1618              		.loc 1 727 1 is_stmt 0 view .LVU390
 1619 0000 08B5     		push	{r3, lr}
 1620              	.LCFI9:
 1621              		.cfi_def_cfa_offset 8
 1622              		.cfi_offset 3, -8
 1623              		.cfi_offset 14, -4
 1624 0002 0146     		mov	r1, r0
 728:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1625              		.loc 1 728 3 is_stmt 1 view .LVU391
 1626 0004 0148     		ldr	r0, .L111
 1627              	.LVL88:
 728:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1628              		.loc 1 728 3 is_stmt 0 view .LVU392
 1629 0006 FFF7FEFF 		bl	MPU_ConfigMemoryAttributes
 1630              	.LVL89:
 729:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1631              		.loc 1 729 1 view .LVU393
 1632 000a 08BD     		pop	{r3, pc}
 1633              	.L112:
 1634              		.align	2
 1635              	.L111:
 1636 000c 90ED00E0 		.word	-536810096
 1637              		.cfi_endproc
 1638              	.LFE178:
 1640              		.text
 1641              	.Letext0:
 1642              		.file 4 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 1643              		.file 5 "/opt/st/stm32cubeide_1.16.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
ARM GAS  /tmp/cc4XWuYB.s 			page 100


 1644              		.file 6 "/opt/st/stm32cubeide_1.16.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 1645              		.file 7 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_cortex.h"
ARM GAS  /tmp/cc4XWuYB.s 			page 101


DEFINED SYMBOLS
                            *ABS*:00000000 stm32u5xx_hal_cortex.c
     /tmp/cc4XWuYB.s:22     .text.__NVIC_EnableIRQ:00000000 $t
     /tmp/cc4XWuYB.s:27     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
     /tmp/cc4XWuYB.s:61     .text.__NVIC_EnableIRQ:00000018 $d
     /tmp/cc4XWuYB.s:66     .text.__NVIC_DisableIRQ:00000000 $t
     /tmp/cc4XWuYB.s:71     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
     /tmp/cc4XWuYB.s:132    .text.__NVIC_DisableIRQ:00000020 $d
     /tmp/cc4XWuYB.s:137    .text.__NVIC_SetPriority:00000000 $t
     /tmp/cc4XWuYB.s:142    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
     /tmp/cc4XWuYB.s:185    .text.__NVIC_SetPriority:00000024 $d
     /tmp/cc4XWuYB.s:190    .text.__NVIC_GetPriority:00000000 $t
     /tmp/cc4XWuYB.s:195    .text.__NVIC_GetPriority:00000000 __NVIC_GetPriority
     /tmp/cc4XWuYB.s:231    .text.__NVIC_GetPriority:00000020 $d
     /tmp/cc4XWuYB.s:236    .text.NVIC_EncodePriority:00000000 $t
     /tmp/cc4XWuYB.s:241    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
     /tmp/cc4XWuYB.s:303    .text.NVIC_DecodePriority:00000000 $t
     /tmp/cc4XWuYB.s:308    .text.NVIC_DecodePriority:00000000 NVIC_DecodePriority
     /tmp/cc4XWuYB.s:377    .text.__NVIC_SystemReset:00000000 $t
     /tmp/cc4XWuYB.s:382    .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
     /tmp/cc4XWuYB.s:443    .text.__NVIC_SystemReset:0000001c $d
     /tmp/cc4XWuYB.s:449    .text.MPU_ConfigRegion:00000000 $t
     /tmp/cc4XWuYB.s:454    .text.MPU_ConfigRegion:00000000 MPU_ConfigRegion
     /tmp/cc4XWuYB.s:530    .text.MPU_ConfigMemoryAttributes:00000000 $t
     /tmp/cc4XWuYB.s:535    .text.MPU_ConfigMemoryAttributes:00000000 MPU_ConfigMemoryAttributes
     /tmp/cc4XWuYB.s:614    .text.HAL_NVIC_SetPriorityGrouping:00000000 $t
     /tmp/cc4XWuYB.s:620    .text.HAL_NVIC_SetPriorityGrouping:00000000 HAL_NVIC_SetPriorityGrouping
     /tmp/cc4XWuYB.s:674    .text.HAL_NVIC_SetPriorityGrouping:00000020 $d
     /tmp/cc4XWuYB.s:679    .text.HAL_NVIC_SetPriority:00000000 $t
     /tmp/cc4XWuYB.s:685    .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
     /tmp/cc4XWuYB.s:731    .text.HAL_NVIC_SetPriority:0000001c $d
     /tmp/cc4XWuYB.s:736    .text.HAL_NVIC_EnableIRQ:00000000 $t
     /tmp/cc4XWuYB.s:742    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
     /tmp/cc4XWuYB.s:765    .text.HAL_NVIC_DisableIRQ:00000000 $t
     /tmp/cc4XWuYB.s:771    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
     /tmp/cc4XWuYB.s:794    .text.HAL_NVIC_SystemReset:00000000 $t
     /tmp/cc4XWuYB.s:800    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
     /tmp/cc4XWuYB.s:819    .text.HAL_SYSTICK_Config:00000000 $t
     /tmp/cc4XWuYB.s:825    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
     /tmp/cc4XWuYB.s:865    .text.HAL_NVIC_GetPriorityGrouping:00000000 $t
     /tmp/cc4XWuYB.s:871    .text.HAL_NVIC_GetPriorityGrouping:00000000 HAL_NVIC_GetPriorityGrouping
     /tmp/cc4XWuYB.s:895    .text.HAL_NVIC_GetPriorityGrouping:0000000c $d
     /tmp/cc4XWuYB.s:900    .text.HAL_NVIC_GetPriority:00000000 $t
     /tmp/cc4XWuYB.s:906    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
     /tmp/cc4XWuYB.s:941    .text.HAL_NVIC_SetPendingIRQ:00000000 $t
     /tmp/cc4XWuYB.s:947    .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
     /tmp/cc4XWuYB.s:988    .text.HAL_NVIC_SetPendingIRQ:00000018 $d
     /tmp/cc4XWuYB.s:993    .text.HAL_NVIC_GetPendingIRQ:00000000 $t
     /tmp/cc4XWuYB.s:999    .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
     /tmp/cc4XWuYB.s:1044   .text.HAL_NVIC_GetPendingIRQ:00000020 $d
     /tmp/cc4XWuYB.s:1049   .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
     /tmp/cc4XWuYB.s:1055   .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
     /tmp/cc4XWuYB.s:1096   .text.HAL_NVIC_ClearPendingIRQ:00000018 $d
     /tmp/cc4XWuYB.s:1101   .text.HAL_NVIC_GetActive:00000000 $t
     /tmp/cc4XWuYB.s:1107   .text.HAL_NVIC_GetActive:00000000 HAL_NVIC_GetActive
     /tmp/cc4XWuYB.s:1152   .text.HAL_NVIC_GetActive:00000020 $d
     /tmp/cc4XWuYB.s:1157   .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
ARM GAS  /tmp/cc4XWuYB.s 			page 102


     /tmp/cc4XWuYB.s:1163   .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/cc4XWuYB.s:1177   .text.HAL_SYSTICK_CLKSourceConfig:00000008 $d
     /tmp/cc4XWuYB.s:1237   .text.HAL_SYSTICK_CLKSourceConfig:00000078 $d
     /tmp/cc4XWuYB.s:1242   .text.HAL_SYSTICK_GetCLKSourceConfig:00000000 $t
     /tmp/cc4XWuYB.s:1248   .text.HAL_SYSTICK_GetCLKSourceConfig:00000000 HAL_SYSTICK_GetCLKSourceConfig
     /tmp/cc4XWuYB.s:1296   .text.HAL_SYSTICK_GetCLKSourceConfig:00000030 $d
     /tmp/cc4XWuYB.s:1301   .text.HAL_SYSTICK_Callback:00000000 $t
     /tmp/cc4XWuYB.s:1307   .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
     /tmp/cc4XWuYB.s:1320   .text.HAL_SYSTICK_IRQHandler:00000000 $t
     /tmp/cc4XWuYB.s:1326   .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
     /tmp/cc4XWuYB.s:1346   .text.HAL_MPU_Enable:00000000 $t
     /tmp/cc4XWuYB.s:1352   .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
     /tmp/cc4XWuYB.s:1420   .text.HAL_MPU_Enable:00000020 $d
     /tmp/cc4XWuYB.s:1425   .text.HAL_MPU_Disable:00000000 $t
     /tmp/cc4XWuYB.s:1431   .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
     /tmp/cc4XWuYB.s:1498   .text.HAL_MPU_Disable:00000024 $d
     /tmp/cc4XWuYB.s:1503   .text.HAL_MPU_EnableRegion:00000000 $t
     /tmp/cc4XWuYB.s:1509   .text.HAL_MPU_EnableRegion:00000000 HAL_MPU_EnableRegion
     /tmp/cc4XWuYB.s:1531   .text.HAL_MPU_EnableRegion:00000014 $d
     /tmp/cc4XWuYB.s:1536   .text.HAL_MPU_DisableRegion:00000000 $t
     /tmp/cc4XWuYB.s:1542   .text.HAL_MPU_DisableRegion:00000000 HAL_MPU_DisableRegion
     /tmp/cc4XWuYB.s:1564   .text.HAL_MPU_DisableRegion:00000014 $d
     /tmp/cc4XWuYB.s:1569   .text.HAL_MPU_ConfigRegion:00000000 $t
     /tmp/cc4XWuYB.s:1575   .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
     /tmp/cc4XWuYB.s:1600   .text.HAL_MPU_ConfigRegion:0000000c $d
     /tmp/cc4XWuYB.s:1605   .text.HAL_MPU_ConfigMemoryAttributes:00000000 $t
     /tmp/cc4XWuYB.s:1611   .text.HAL_MPU_ConfigMemoryAttributes:00000000 HAL_MPU_ConfigMemoryAttributes
     /tmp/cc4XWuYB.s:1636   .text.HAL_MPU_ConfigMemoryAttributes:0000000c $d
     /tmp/cc4XWuYB.s:1182   .text.HAL_SYSTICK_CLKSourceConfig:0000000d $d
     /tmp/cc4XWuYB.s:1182   .text.HAL_SYSTICK_CLKSourceConfig:0000000e $t

NO UNDEFINED SYMBOLS
