Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 11 16:49:23 2016
| Host         : RODRIGOCUNH821E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex2_wrapper_control_sets_placed.rpt
| Design       : ex2_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |              21 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | ex2_i/BinToBCD16_0/U0/index_c[4]_i_1_n_0 |                  |                2 |              5 |
|  clk_IBUF_BUFG | ex2_i/BinToBCD16_0/U0/int_rg_c_0         |                  |                2 |             16 |
|  clk_IBUF_BUFG |                                          |                  |                5 |             17 |
|  clk_IBUF_BUFG | ex2_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0    | btnC_IBUF        |                7 |             20 |
|  clk_IBUF_BUFG |                                          | btnC_IBUF        |                9 |             22 |
+----------------+------------------------------------------+------------------+------------------+----------------+


