Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/ --output-directory=D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system.html --report-file=sopcinfo:D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system.sopcinfo --report-file=cmp:D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system.cmp --report-file=qip:D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/soc_system.qip --report-file=svd --report-file=regmap:D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/soc_system.regmap --report-file=debuginfo:D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/soc_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system.qsys --language=VERILOG
Progress: Loading sockit_ghrd_lab4/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module hps_only_master
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding led_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module led_pio
Progress: Adding fpga_only_master [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding dipsw_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding button_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module button_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding pll_stream [altera_pll 13.1]
Progress: Parameterizing module pll_stream
Progress: Adding clock_bridge_108 [altera_clock_bridge 13.1]
Progress: Parameterizing module clock_bridge_108
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Progress: Parameterizing module alt_vip_tpg_0
Progress: Adding LOG_Generate_0 [LOG_Generate 1.0]
Progress: Parameterizing module LOG_Generate_0
Progress: Adding timing_adapter_0 [timing_adapter 13.1]
Progress: Parameterizing module timing_adapter_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_tpg_1 [alt_vip_tpg 13.1]
Progress: Parameterizing module alt_vip_tpg_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a ready latency of 1, while the sink has 0. Avalon Streaming Transform will be executed.
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a empty signal of 2 bits, but the sink does not. Avalon Streaming Transform will be executed.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 19 modules, 62 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 4 connections
Info: merlin_translator_transform: After transform: 4 modules, 7 connections
Info: merlin_domain_transform: After transform: 7 modules, 24 connections
Info: merlin_router_transform: After transform: 10 modules, 33 connections
Info: merlin_traffic_limiter_transform: After transform: 11 modules, 37 connections
Info: merlin_network_to_switch_transform: After transform: 16 modules, 47 connections
Info: merlin_width_transform: After transform: 20 modules, 59 connections
Info: limiter_update_transform: After transform: 20 modules, 60 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 24 modules, 82 connections
Info: merlin_hierarchy_transform: After transform: 20 modules, 67 connections
Info: merlin_initial_interconnect_transform: After transform: 11 modules, 29 connections
Info: merlin_translator_transform: After transform: 19 modules, 53 connections
Info: merlin_domain_transform: After transform: 43 modules, 164 connections
Info: merlin_router_transform: After transform: 53 modules, 194 connections
Info: merlin_traffic_limiter_transform: After transform: 56 modules, 206 connections
Info: merlin_burst_transform: After transform: 62 modules, 224 connections
Info: merlin_network_to_switch_transform: After transform: 81 modules, 280 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_001.sink5
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 85 modules, 300 connections
Info: limiter_update_transform: After transform: 85 modules, 303 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 91 modules, 395 connections
Info: merlin_hierarchy_transform: After transform: 21 modules, 70 connections
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 2 connections
Info: merlin_translator_transform: After transform: 4 modules, 5 connections
Info: merlin_domain_transform: After transform: 9 modules, 30 connections
Info: merlin_router_transform: After transform: 12 modules, 39 connections
Info: merlin_burst_transform: After transform: 13 modules, 42 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 52 connections
Info: merlin_width_transform: After transform: 20 modules, 58 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src0 and cmd_xbar_mux.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src0 and cmd_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux.src0 and rsp_xbar_mux.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux.src1 and rsp_xbar_mux_001.sink0
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 24 modules, 78 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 28 modules, 107 connections
Info: merlin_hierarchy_transform: After transform: 22 modules, 75 connections
Info: merlin_mm_transform: After transform: 22 modules, 75 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 25 modules, 80 connections
Info: merlin_interrupt_fanout_transform: After transform: 28 modules, 89 connections
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter.data_format_adapter_0: Input has empty signal, but output does not. This may result in loss of empty information
Info: com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform: After transform: 29 modules, 92 connections
Info: reset_adaptation_transform: After transform: 33 modules, 100 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: hps_only_master: "soc_system" instantiated altera_jtag_avalon_master "hps_only_master"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0002_led_pio_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0002_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0003_dipsw_pio_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0004_button_pio_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0005_jtag_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6226_5137432355297182540.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 39 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 8 modules, 18 connections
Info: merlin_hierarchy_transform: After transform: 18 modules, 43 connections
Info: merlin_mm_transform: After transform: 18 modules, 43 connections
Info: mem_if_ddr3_emif_0: "soc_system" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: pll_stream: "soc_system" instantiated altera_pll "pll_stream"
Info: alt_vip_mix_0: "soc_system" instantiated alt_vip_mix "alt_vip_mix_0"
Info: alt_vip_tpg_0: "soc_system" instantiated alt_vip_tpg "alt_vip_tpg_0"
Info: LOG_Generate_0: "soc_system" instantiated LOG_Generate "LOG_Generate_0"
Info: timing_adapter_0: Starting generation. 
Info: timing_adapter_0: "soc_system" instantiated timing_adapter "timing_adapter_0"
Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_tpg_1: "soc_system" instantiated alt_vip_tpg "alt_vip_tpg_1"
Info: pipeline_bridge_swap_transform: After transform: 21 modules, 58 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 21 modules, 58 connections
Info: mm_interconnect_0: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 80 modules, 281 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 80 modules, 281 connections
Info: mm_interconnect_1: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: pipeline_bridge_swap_transform: After transform: 25 modules, 77 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 25 modules, 77 connections
Info: mm_interconnect_2: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_2"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 6 connections
Info: No custom instruction connections, skipping transform 
Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "hps_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "hps_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "hps_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "hps_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "hps_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "hps_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "hps_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "hps_only_master" instantiated channel_adapter "p2b_adapter"
Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating soc_system_mem_if_ddr3_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the soc_system_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 7 connections
Info: mm_interconnect_0: "mem_if_ddr3_emif_0" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: to_output_wdata_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxhot16 "to_output_wdata_muxinst"
Info: to_output: "alt_vip_mix_0" instantiated alt_fifo "to_output"
Info: output_read_reg: "alt_vip_mix_0" instantiated alt_reg "output_read_reg"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: ispreviousendpacket_reg_d_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxbin2 "ispreviousendpacket_reg_d_muxinst"
Info: ctrl_offset_au: "alt_vip_mix_0" instantiated alt_au "ctrl_offset_au"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: din_0: "alt_vip_mix_0" instantiated alt_avalon_st_input "din_0"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: dout: "alt_vip_mix_0" instantiated alt_avalon_st_output "dout"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: control_addr_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxfast4 "control_addr_muxinst"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: control: "alt_vip_mix_0" instantiated alt_avalon_mm_mem_slave "control"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: pc0: "alt_vip_mix_0" instantiated alt_pc "pc0"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: fu_id_4422_line469_65: "alt_vip_mix_0" instantiated alt_cmp "fu_id_4422_line469_65"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: clocksource: "alt_vip_mix_0" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: dout_wdata_muxinst: "alt_vip_tpg_1" instantiated alt_cusp_muxfast8 "dout_wdata_muxinst"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: values_c1_id_813_line366: "alt_vip_tpg_1" instantiated alt_mem "values_c1_id_813_line366"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: values_c1_id_813_line366_lua: "alt_vip_tpg_1" instantiated alt_lu "values_c1_id_813_line366_lua"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: hps_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "hps_only_master_master_translator"
Info: hps_only_master_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "hps_only_master_master_translator_avalon_universal_master_0_agent"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: sysid_qsys_control_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "mm_interconnect_1" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: id_router_005: "mm_interconnect_1" instantiated altera_merlin_router "id_router_005"
Info: id_router_006: "mm_interconnect_1" instantiated altera_merlin_router "id_router_006"
Info: burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_005: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_006: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_006"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_demux_006: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: addr_router: "mm_interconnect_2" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_2" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: data_format_adapter_0: Starting generation. 
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: Starting generation. 
Info: timing_adapter_0_fifo: Starting generation. 
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Info: Reusing file D:/De1_SOC/sockit_lab4/hardware/sockit_ghrd_lab4/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: soc_system: Done "soc_system" with 97 modules, 320 files, 12290837 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
