// Seed: 2418562826
module module_0 (
    output uwire id_0,
    input  wire  id_1
    , id_4,
    input  wor   id_2
);
  always @(-1) begin : LABEL_0
    id_4 = id_1 - id_2;
    id_4 <= id_2;
  end
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    input tri id_4,
    output logic id_5
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_2 = 0;
  always @(posedge -1'b0) begin : LABEL_0
    id_5 = -1;
  end
  assign id_2 = id_3;
endmodule
