\hypertarget{struct_dac}{}\doxysection{Dac Struct Reference}
\label{struct_dac}\index{Dac@{Dac}}


DAC hardware registers.  




{\ttfamily \#include $<$dac.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_dac_ae64d3013c578889b3bc5bc9f0cfda66e}\label{struct_dac_ae64d3013c578889b3bc5bc9f0cfda66e}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type}{DAC\+\_\+\+CTRLA\+\_\+\+Type}} {\bfseries CTRLA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0 (R/W 8) Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_a36fa8a7f785454c1af6d1bd41caa8e7a}\label{struct_dac_a36fa8a7f785454c1af6d1bd41caa8e7a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type}{DAC\+\_\+\+CTRLB\+\_\+\+Type}} {\bfseries CTRLB}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1 (R/W 8) Control B. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_ae32cabe063f42303d39b109034781a8c}\label{struct_dac_ae32cabe063f42303d39b109034781a8c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___e_v_c_t_r_l___type}{DAC\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x2 (R/W 8) Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_ad855dcabdcbeadc273ffdd02356aeca6}\label{struct_dac_ad855dcabdcbeadc273ffdd02356aeca6}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_dac_a02bfbb17949d48af6df846837a977723}\label{struct_dac_a02bfbb17949d48af6df846837a977723}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type}{DAC\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4 (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_a6a92c98c095897a17be5869798d408f5}\label{struct_dac_a6a92c98c095897a17be5869798d408f5}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_s_e_t___type}{DAC\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x5 (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_aeafbfa143f0c3c637251a76946396ea9}\label{struct_dac_aeafbfa143f0c3c637251a76946396ea9}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_f_l_a_g___type}{DAC\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x6 (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_a0d0a06cbd41a340403915871fe2c2188}\label{struct_dac_a0d0a06cbd41a340403915871fe2c2188}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_a_c___s_t_a_t_u_s___type}{DAC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x7 (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_a02c167755bdf360a9fa2701618d8cc94}\label{struct_dac_a02c167755bdf360a9fa2701618d8cc94}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___d_a_t_a___type}{DAC\+\_\+\+DATA\+\_\+\+Type}} {\bfseries DATA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x8 (R/W 16) Data. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dac_aa378b5e74273e46704fe453af35d2408}\label{struct_dac_aa378b5e74273e46704fe453af35d2408}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x2\mbox{]}
\item 
\mbox{\Hypertarget{struct_dac_a45238c4ba6e94e7affecd82bf4148be8}\label{struct_dac_a45238c4ba6e94e7affecd82bf4148be8}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___d_a_t_a_b_u_f___type}{DAC\+\_\+\+DATABUF\+\_\+\+Type}} {\bfseries DATABUF}
\begin{DoxyCompactList}\small\item\em Offset\+: 0xC (R/W 16) Data Buffer. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DAC hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2dac_8h}{dac.\+h}}\end{DoxyCompactItemize}
