Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jun 26 10:56:48 2024
| Host         : DESKTOP-7TH8CSK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.906        0.000                      0                 8586        0.019        0.000                      0                 8586        1.845        0.000                       0                  3386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/dac/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                    0.992        0.000                      0                   30        0.448        0.000                      0                   30        3.500        0.000                       0                    46  
clk_fpga_0                                 0.906        0.000                      0                 8309        0.019        0.000                      0                 8309        2.750        0.000                       0                  3332  
system_i/dac/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             3.399        0.000                      0                   28        0.515        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.512        0.000                      0                  219        0.207        0.000                      0                  219  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.518ns (25.260%)  route 1.533ns (74.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.742     4.903    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.421 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           1.533     6.954    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.540     8.452    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.518ns (25.391%)  route 1.522ns (74.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.742     4.903    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.421 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           1.522     6.943    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.540     8.452    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.456ns (22.523%)  route 1.569ns (77.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.358 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           1.569     6.927    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.544     8.456    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.638%)  route 1.473ns (76.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.742     4.903    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/Q
                         net (fo=1, routed)           1.473     6.832    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[2]
    OLOGIC_X0Y82         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.538     8.450    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.035     8.778    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     7.944    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.518ns (27.339%)  route 1.377ns (72.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.420 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/Q
                         net (fo=1, routed)           1.377     6.797    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.538     8.450    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.035     8.778    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -0.834     7.944    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.456ns (24.436%)  route 1.410ns (75.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X41Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.358 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           1.410     6.768    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.544     8.456    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.518ns (28.864%)  route 1.277ns (71.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.420 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=1, routed)           1.277     6.697    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.456ns (25.805%)  route 1.311ns (74.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.358 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/Q
                         net (fo=1, routed)           1.311     6.669    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.518ns (40.826%)  route 0.751ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.420 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/Q
                         net (fo=1, routed)           0.751     6.171    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.456ns (37.528%)  route 0.759ns (62.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.358 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/Q
                         net (fo=1, routed)           0.759     6.117    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/ODDR_rst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X43Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.244     2.029    system_i/dac/redpitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/ODDR_rst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.853     1.999    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y58         ODDR (Hold_oddr_C_D1)       -0.093     1.581    system_i/dac/redpitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.436%)  route 0.308ns (68.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           0.308     2.093    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.816%)  route 0.294ns (64.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.588     1.643    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           0.294     2.101    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.688%)  route 0.318ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X43Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[6]/Q
                         net (fo=1, routed)           0.318     2.104    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.800%)  route 0.321ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/Q
                         net (fo=1, routed)           0.321     2.129    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[7]
    OLOGIC_X0Y65         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.523%)  route 0.340ns (67.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.588     1.643    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           0.340     2.148    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.847     1.993    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.164ns (28.812%)  route 0.405ns (71.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           0.405     2.213    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.847     1.993    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.164ns (23.818%)  route 0.525ns (76.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.588     1.643    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/Q
                         net (fo=1, routed)           0.525     2.332    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.849     1.995    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism             -0.325     1.670    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_D1)       -0.093     1.577    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.164ns (23.385%)  route 0.537ns (76.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/Q
                         net (fo=1, routed)           0.537     2.346    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.847     1.993    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.179%)  route 0.594ns (80.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X43Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/Q
                         net (fo=1, routed)           0.594     2.379    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.853     1.999    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_D1)       -0.093     1.581    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.798    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y82   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y81   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y80   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y60   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 3.089ns (47.247%)  route 3.449ns (52.753%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.769     9.598    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.490    10.682    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[24]/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X34Y53         FDCE (Setup_fdce_C_CE)      -0.169    10.504    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[24]
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 3.089ns (47.247%)  route 3.449ns (52.753%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.769     9.598    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.490    10.682    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[27]/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X34Y53         FDCE (Setup_fdce_C_CE)      -0.169    10.504    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[27]
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 3.089ns (47.247%)  route 3.449ns (52.753%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.769     9.598    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.490    10.682    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[30]/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X34Y53         FDCE (Setup_fdce_C_CE)      -0.169    10.504    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[30]
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 3.089ns (47.247%)  route 3.449ns (52.753%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.769     9.598    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.490    10.682    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y53         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[31]/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X34Y53         FDCE (Setup_fdce_C_CE)      -0.169    10.504    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[31]
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.089ns (47.875%)  route 3.363ns (52.125%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.683     9.512    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[20]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X32Y50         FDCE (Setup_fdce_C_CE)      -0.169    10.505    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[20]
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.089ns (47.875%)  route 3.363ns (52.125%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.683     9.512    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[21]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X32Y50         FDCE (Setup_fdce_C_CE)      -0.169    10.505    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[21]
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.089ns (47.875%)  route 3.363ns (52.125%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.683     9.512    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[22]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X32Y50         FDCE (Setup_fdce_C_CE)      -0.169    10.505    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[22]
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.089ns (47.875%)  route 3.363ns (52.125%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.683     9.512    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[23]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X32Y50         FDCE (Setup_fdce_C_CE)      -0.169    10.505    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[23]
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.393ns (21.871%)  route 4.976ns (78.129%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.669     2.977    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y57         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.950     4.405    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.295     4.700 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, routed)          1.003     5.703    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.827 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.494     6.321    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready_0_sn_1
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.445 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.724     7.169    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X12Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.293 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=7, routed)           0.639     7.932    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X10Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.056 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1/O
                         net (fo=21, routed)          0.622     8.678    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.124     8.802 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=1, routed)           0.544     9.346    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y10         RAMB36E1                                     r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X0Y10         RAMB36E1                                     r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.230    10.960    
                         clock uncertainty           -0.125    10.835    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.392    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         10.392    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 3.089ns (46.932%)  route 3.493ns (53.068%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 10.768 - 8.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.752     3.060    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y45         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.456     3.516 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[5]/Q
                         net (fo=19, routed)          1.009     4.525    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/Q[5]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.649 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.649    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/i__carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.199 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.313 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.427    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.542    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.656    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__4_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.969 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state1_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.948     6.917    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state10_in[27]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306     7.223 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.223    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.797 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1/CO[2]
                         net (fo=38, routed)          0.722     8.519    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/state0_carry__1_n_1
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.310     8.829 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1/O
                         net (fo=32, routed)          0.813     9.642    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr[31]_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.576    10.768    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X36Y48         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[12]/C
                         clock pessimism              0.267    11.036    
                         clock uncertainty           -0.125    10.911    
    SLICE_X36Y48         FDCE (Setup_fdce_C_CE)      -0.205    10.706    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.768%)  route 0.173ns (45.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.562     0.903    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y50         FDRE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=2, routed)           0.173     1.239    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout_reg[31]_0[19]
    SLICE_X26Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.284 r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[19]_i_1/O
                         net (fo=1, routed)           0.000     1.284    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout0_in[19]
    SLICE_X26Y49         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.832     1.202    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X26Y49         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout_reg[19]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.092     1.265    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.136%)  route 0.217ns (53.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.561     0.902    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[24]/Q
                         net (fo=1, routed)           0.217     1.260    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[24]
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.305 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.305    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1[24]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.832     1.202    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.092     1.260    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[24].reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.670%)  route 0.213ns (53.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.563     0.904    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.213     1.257    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X23Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.302 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000     1.302    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.828     1.198    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.091     1.255    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.107%)  route 0.247ns (65.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.562     0.903    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.247     1.278    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X20Y47         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.831     1.201    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y47         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.228    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.558     0.899    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y55         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.110     1.150    system_i/PS7/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X24Y54         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.827     1.197    system_i/PS7/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y54         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.915    
    SLICE_X24Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    system_i/PS7/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.229ns (53.263%)  route 0.201ns (46.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]/Q
                         net (fo=1, routed)           0.201     1.235    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[48]
    SLICE_X11Y48         LUT3 (Prop_lut3_I2_O)        0.101     1.336 r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[48]_i_1__0/O
                         net (fo=1, routed)           0.000     1.336    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[48]_i_1__0_n_0
    SLICE_X11Y48         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y48         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.107     1.283    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[23].reg1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.926%)  route 0.194ns (46.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.562     0.903    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y50         FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDSE (Prop_fdse_C_Q)         0.128     1.031 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[23]/Q
                         net (fo=1, routed)           0.194     1.225    system_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[8]
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.099     1.324 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[23].reg1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.324    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[23].reg1[23]_i_1_n_0
    SLICE_X18Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[23].reg1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.832     1.202    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[23].reg1_reg[23]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[23].reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.092%)  route 0.229ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X13Y49         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/Q
                         net (fo=9, routed)           0.229     1.278    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[13]
    SLICE_X19Y50         FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.831     1.201    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y50         FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[18]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDSE (Hold_fdse_C_D)         0.046     1.218    system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].reg1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.002%)  route 0.240ns (62.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.589     0.930    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y50         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.240     1.311    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[5]
    SLICE_X40Y47         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].reg1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.862     1.232    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y47         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].reg1_reg[26]/C
                         clock pessimism             -0.029     1.203    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.047     1.250    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.828%)  route 0.238ns (56.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.564     0.905    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y48         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/Q
                         net (fo=8, routed)           0.238     1.284    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[40]
    SLICE_X15Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.329 r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.329    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[1]
    SLICE_X15Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.831     1.201    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X15Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.092     1.264    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y9   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y9   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y10  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y10  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y12  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y12  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X4Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X4Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/dac/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/dac/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/dac/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/dac/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/dac/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/dac/redpitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/dac/redpitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/dac/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.934ns (15.621%)  route 5.045ns (84.379%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.742     3.050    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           2.861     6.367    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[7]
    SLICE_X8Y59          LUT1 (Prop_lut1_I0_O)        0.150     6.517 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[7]_hold_fix/O
                         net (fo=1, routed)           2.184     8.701    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[7]_hold_fix_1_alias
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.328     9.029 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.029    system_i/dac/redpitaya_dac_0/inst/p_1_out[7]
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.564    12.476    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000    12.476    
                         clock uncertainty           -0.125    12.351    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.077    12.428    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.967ns (16.987%)  route 4.726ns (83.013%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.741     3.049    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y54         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           2.435     5.940    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[22]
    SLICE_X4Y59          LUT1 (Prop_lut1_I0_O)        0.156     6.096 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[22]_hold_fix/O
                         net (fo=1, routed)           2.290     8.387    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[22]_hold_fix_1_alias
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.355     8.742 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.742    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[6]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.564    12.476    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
                         clock pessimism              0.000    12.476    
                         clock uncertainty           -0.125    12.351    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.032    12.383    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.000ns (17.597%)  route 4.683ns (82.403%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.742     3.050    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.568 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           2.412     5.980    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[3]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.150     6.130 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[3]_hold_fix/O
                         net (fo=1, routed)           2.270     8.401    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[3]_hold_fix_1_alias
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.332     8.733 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.733    system_i/dac/redpitaya_dac_0/inst/p_1_out[3]
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.564    12.476    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000    12.476    
                         clock uncertainty           -0.125    12.351    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.081    12.432    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.938ns (16.988%)  route 4.584ns (83.012%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.741     3.049    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y54         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           2.639     6.144    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X9Y54          LUT1 (Prop_lut1_I0_O)        0.150     6.294 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=1, routed)           1.944     8.239    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.332     8.571 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.571    system_i/dac/redpitaya_dac_0/inst/p_1_out[0]
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.565    12.477    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000    12.477    
                         clock uncertainty           -0.125    12.352    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.081    12.433    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.940ns (16.900%)  route 4.622ns (83.100%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.661     2.969    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y57         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           2.263     5.688    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X0Y56          LUT1 (Prop_lut1_I0_O)        0.153     5.841 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=1, routed)           2.360     8.200    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[25]_hold_fix_1_alias
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.331     8.531 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.531    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[9]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.565    12.477    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
                         clock pessimism              0.000    12.477    
                         clock uncertainty           -0.125    12.352    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.079    12.431    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.961ns (18.110%)  route 4.346ns (81.890%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.662     2.970    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y57         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           1.893     5.319    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[18]
    SLICE_X0Y55          LUT1 (Prop_lut1_I0_O)        0.150     5.469 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[18]_hold_fix/O
                         net (fo=1, routed)           2.452     7.922    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[18]_hold_fix_1_alias
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.355     8.277 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.277    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[2]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.565    12.477    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
                         clock pessimism              0.000    12.477    
                         clock uncertainty           -0.125    12.352    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.031    12.383    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.002ns (19.144%)  route 4.232ns (80.856%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.742     3.050    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     3.568 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           2.358     5.926    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X5Y58          LUT1 (Prop_lut1_I0_O)        0.152     6.078 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=1, routed)           1.874     7.952    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[4]_hold_fix_1_alias
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.332     8.284 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.284    system_i/dac/redpitaya_dac_0/inst/p_1_out[4]
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.565    12.477    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000    12.477    
                         clock uncertainty           -0.125    12.352    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.077    12.429    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.954ns (18.137%)  route 4.306ns (81.863%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.661     2.969    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y57         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           1.721     5.146    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[21]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.150     5.296 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[21]_hold_fix/O
                         net (fo=1, routed)           2.585     7.881    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[21]_hold_fix_1_alias
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.348     8.229 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.229    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[5]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.564    12.476    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
                         clock pessimism              0.000    12.476    
                         clock uncertainty           -0.125    12.351    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.031    12.382    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.938ns (17.972%)  route 4.281ns (82.028%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.742     3.050    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           2.232     5.738    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X7Y57          LUT1 (Prop_lut1_I0_O)        0.150     5.888 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[2]_hold_fix/O
                         net (fo=1, routed)           2.049     7.937    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[2]_hold_fix_1_alias
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.332     8.269 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.269    system_i/dac/redpitaya_dac_0/inst/p_1_out[2]
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.565    12.477    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000    12.477    
                         clock uncertainty           -0.125    12.352    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081    12.433    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.934ns (18.054%)  route 4.239ns (81.946%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.742     3.050    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           2.056     5.562    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[11]
    SLICE_X8Y60          LUT1 (Prop_lut1_I0_O)        0.150     5.712 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[11]_hold_fix/O
                         net (fo=1, routed)           2.184     7.895    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[11]_hold_fix_1_alias
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.328     8.223 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.223    system_i/dac/redpitaya_dac_0/inst/p_1_out[11]
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.564    12.476    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000    12.476    
                         clock uncertainty           -0.125    12.351    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.077    12.428    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  4.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.317ns (17.269%)  route 1.519ns (82.731%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.589     0.930    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.094 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.835     1.929    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[9]
    SLICE_X11Y60         LUT1 (Prop_lut1_I0_O)        0.046     1.975 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[9]_hold_fix/O
                         net (fo=1, routed)           0.683     2.658    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[9]_hold_fix_1_alias
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.107     2.765 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.765    system_i/dac/redpitaya_dac_0/inst/p_1_out[9]
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.858     2.004    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y60         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.125     2.129    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.121     2.250    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.294ns (15.839%)  route 1.562ns (84.161%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.589     0.930    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.868     1.939    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[12]
    SLICE_X13Y59         LUT1 (Prop_lut1_I0_O)        0.046     1.985 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[12]_hold_fix/O
                         net (fo=1, routed)           0.694     2.679    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[12]_hold_fix_1_alias
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.107     2.786 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.786    system_i/dac/redpitaya_dac_0/inst/p_1_out[12]
    SLICE_X43Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X43Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.091     2.221    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.313ns (16.756%)  route 1.555ns (83.244%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.589     0.930    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.094 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.831     1.925    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[8]
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.967 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[8]_hold_fix/O
                         net (fo=1, routed)           0.724     2.691    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[8]_hold_fix_1_alias
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.107     2.798 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.798    system_i/dac/redpitaya_dac_0/inst/p_1_out[8]
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     2.222    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.292ns (15.325%)  route 1.613ns (84.675%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.589     0.930    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.849     1.920    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.044     1.964 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]_hold_fix/O
                         net (fo=1, routed)           0.764     2.728    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[1]_hold_fix_1_alias
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.107     2.835 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.835    system_i/dac/redpitaya_dac_0/inst/p_1_out[1]
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.091     2.221    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.304ns (15.366%)  route 1.674ns (84.634%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y57         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.727     1.769    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[20]
    SLICE_X0Y56          LUT1 (Prop_lut1_I0_O)        0.044     1.813 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[20]_hold_fix/O
                         net (fo=1, routed)           0.947     2.760    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[20]_hold_fix_1_alias
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.119     2.879 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.879    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[4]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     2.251    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.304ns (15.318%)  route 1.681ns (84.682%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y57         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.813     1.855    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X0Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.900 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[27]_hold_fix/O
                         net (fo=1, routed)           0.868     2.767    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[27]_hold_fix_1_alias
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.118     2.885 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.885    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[11]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     2.251    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.294ns (14.690%)  route 1.707ns (85.310%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.589     0.930    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y50         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.807     1.877    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[5]
    SLICE_X9Y50          LUT1 (Prop_lut1_I0_O)        0.046     1.923 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[5]_hold_fix/O
                         net (fo=1, routed)           0.901     2.824    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[5]_hold_fix_1_alias
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.107     2.931 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.931    system_i/dac/redpitaya_dac_0/inst/p_1_out[5]
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     2.251    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.298ns (14.652%)  route 1.736ns (85.348%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y57         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.751     1.793    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.046     1.839 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[19]_hold_fix/O
                         net (fo=1, routed)           0.985     2.823    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[19]_hold_fix_1_alias
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.111     2.934 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.934    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[3]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y59         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     2.251    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.308ns (15.319%)  route 1.703ns (84.681%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.588     0.929    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y54         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.070 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.844     1.914    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[10]
    SLICE_X6Y57          LUT1 (Prop_lut1_I0_O)        0.048     1.962 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[10]_hold_fix/O
                         net (fo=1, routed)           0.858     2.820    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[10]_hold_fix_1_alias
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.119     2.939 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.939    system_i/dac/redpitaya_dac_0/inst/p_1_out[10]
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.120     2.250    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.313ns (15.314%)  route 1.731ns (84.686%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.561     0.902    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y56         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.760     1.825    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[17]
    SLICE_X2Y56          LUT1 (Prop_lut1_I0_O)        0.042     1.867 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[17]_hold_fix/O
                         net (fo=1, routed)           0.971     2.838    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[17]_hold_fix_1_alias
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.107     2.945 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.945    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[1]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.121     2.251    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.606ns (12.958%)  route 4.070ns (87.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.745     7.652    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X34Y50         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[18]/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.523    10.165    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.606ns (12.958%)  route 4.070ns (87.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.745     7.652    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X34Y50         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[19]/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.523    10.165    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.606ns (12.958%)  route 4.070ns (87.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.745     7.652    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X34Y50         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[12]/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.523    10.165    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.606ns (12.958%)  route 4.070ns (87.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.745     7.652    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X34Y50         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.491    10.683    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X34Y50         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[13]/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.523    10.165    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.372%)  route 3.926ns (86.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.601     7.508    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X35Y44         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.500    10.692    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X35Y44         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[2]/C
                         clock pessimism              0.116    10.808    
                         clock uncertainty           -0.125    10.683    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.609    10.074    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.372%)  route 3.926ns (86.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.601     7.508    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X35Y44         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.500    10.692    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X35Y44         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[3]/C
                         clock pessimism              0.116    10.808    
                         clock uncertainty           -0.125    10.683    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.609    10.074    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.372%)  route 3.926ns (86.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.601     7.508    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X35Y44         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.500    10.692    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X35Y44         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[4]/C
                         clock pessimism              0.116    10.808    
                         clock uncertainty           -0.125    10.683    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.609    10.074    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/len_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.372%)  route 3.926ns (86.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.601     7.508    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X35Y44         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.500    10.692    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X35Y44         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[0]/C
                         clock pessimism              0.116    10.808    
                         clock uncertainty           -0.125    10.683    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.609    10.074    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.372%)  route 3.926ns (86.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.601     7.508    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X35Y44         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.500    10.692    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X35Y44         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[1]/C
                         clock pessimism              0.116    10.808    
                         clock uncertainty           -0.125    10.683    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.609    10.074    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.606ns (13.372%)  route 3.926ns (86.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.668     2.976    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y59          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.325     5.757    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.150     5.907 f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/dout[31]_i_3/O
                         net (fo=273, routed)         1.601     7.508    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/SR[0]
    SLICE_X35Y44         FDCE                                         f  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        1.500    10.692    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/s00_axi_aclk
    SLICE_X35Y44         FDCE                                         r  system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[2]/C
                         clock pessimism              0.116    10.808    
                         clock uncertainty           -0.125    10.683    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.609    10.074    system_i/pl_ram_ctrl_0/inst/pl_ram_ctrl_v2_0_S00_AXI_inst/ram_inst/start_addr_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  2.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.350%)  route 0.197ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X2Y49          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     1.252    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X3Y50          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X3Y50          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDPE (Remov_fdpe_C_PRE)     -0.149     1.045    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.687%)  route 0.135ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.579     0.920    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y35          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135     1.182    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y36          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.846     1.216    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.935    
    SLICE_X1Y36          FDPE (Remov_fdpe_C_PRE)     -0.149     0.786    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.687%)  route 0.135ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.579     0.920    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y35          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135     1.182    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y36          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.846     1.216    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.935    
    SLICE_X1Y36          FDPE (Remov_fdpe_C_PRE)     -0.149     0.786    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.687%)  route 0.135ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.579     0.920    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y35          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135     1.182    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y36          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.846     1.216    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.935    
    SLICE_X1Y36          FDPE (Remov_fdpe_C_PRE)     -0.149     0.786    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.505%)  route 0.180ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.579     0.920    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.180     1.228    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X4Y36          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.848     1.218    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X4Y36          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.956    
    SLICE_X4Y36          FDPE (Remov_fdpe_C_PRE)     -0.125     0.831    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.505%)  route 0.180ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.579     0.920    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.180     1.228    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X4Y36          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.848     1.218    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X4Y36          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.956    
    SLICE_X4Y36          FDPE (Remov_fdpe_C_PRE)     -0.125     0.831    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.084%)  route 0.204ns (57.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.562     0.903    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y35          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDPE (Prop_fdpe_C_Q)         0.148     1.051 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.204     1.254    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X8Y34          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.828     1.198    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X8Y34          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.917    
    SLICE_X8Y34          FDPE (Remov_fdpe_C_PRE)     -0.124     0.793    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.084%)  route 0.204ns (57.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.562     0.903    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y35          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDPE (Prop_fdpe_C_Q)         0.148     1.051 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.204     1.254    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X8Y34          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.828     1.198    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X8Y34          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.917    
    SLICE_X8Y34          FDPE (Remov_fdpe_C_PRE)     -0.124     0.793    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.797%)  route 0.220ns (63.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y48          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.220     1.274    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y49          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X2Y49          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.943    
    SLICE_X2Y49          FDPE (Remov_fdpe_C_PRE)     -0.148     0.795    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.797%)  route 0.220ns (63.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y48          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.220     1.274    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y49          FDPE                                         f  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3335, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X2Y49          FDPE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.943    
    SLICE_X2Y49          FDPE (Remov_fdpe_C_PRE)     -0.148     0.795    system_i/PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.480    





