// Seed: 3606738652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge id_1);
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output supply0 id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5
  );
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : 1] id_9;
  assign id_8 = -1'b0;
endmodule
