library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity flipflopt is
    Port ( clk : in STD_LOGIC;
           reset : in STD_LOGIC;
           D : in STD_LOGIC;
           R : out STD_LOGIC);
end flipflopt;

architecture Behavioral of flipflopt is

begin
process (clk)
begin
   if clk'event and clk='1' then
      if reset='1' then
         R <= '0';
      else
         R <= D;
      end if;
   end if;
end process;

end Behavioral;
