entity FlipFlopJK is
    port(
        j : in std_logic;   -- Entrada J
        k : in std_logic;   -- Entrada K
        clk: in std_logic;  -- Entrada CLOCK (Reloj)

        q : out std_logic;      -- Salida Q
        q_not: out std_logic    -- Salida Q negada
    );
end FlipFlopJK;

