Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:34:28 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 232 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.220        0.000                      0                41620        0.024        0.000                      0                41620        3.225        0.000                       0                 19048  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.220        0.000                      0                41620        0.024        0.000                      0                41620        3.225        0.000                       0                 19048  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[0][3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.536ns (26.662%)  route 4.225ns (73.338%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.690     5.796    E1_0/D[30]
    SLICE_X25Y129        FDRE                                         r  E1_0/mem_reg[0][3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.024     7.024    E1_0/clk
    SLICE_X25Y129        FDRE                                         r  E1_0/mem_reg[0][3][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y129        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    E1_0/mem_reg[0][3][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[3][3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.536ns (26.995%)  route 4.154ns (73.005%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.619     5.725    E1_0/D[30]
    SLICE_X23Y128        FDRE                                         r  E1_0/mem_reg[3][3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.024     7.024    E1_0/clk
    SLICE_X23Y128        FDRE                                         r  E1_0/mem_reg[3][3][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y128        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    E1_0/mem_reg[3][3][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[0][2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.536ns (27.028%)  route 4.147ns (72.972%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.612     5.718    E1_0/D[30]
    SLICE_X24Y129        FDRE                                         r  E1_0/mem_reg[0][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    E1_0/clk
    SLICE_X24Y129        FDRE                                         r  E1_0/mem_reg[0][2][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y129        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    E1_0/mem_reg[0][2][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[3][1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.536ns (27.076%)  route 4.137ns (72.924%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.602     5.708    E1_0/D[30]
    SLICE_X21Y129        FDRE                                         r  E1_0/mem_reg[3][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.024     7.024    E1_0/clk
    SLICE_X21Y129        FDRE                                         r  E1_0/mem_reg[3][1][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y129        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    E1_0/mem_reg[3][1][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[0][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 1.536ns (27.100%)  route 4.132ns (72.901%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.597     5.703    E1_0/D[30]
    SLICE_X24Y129        FDRE                                         r  E1_0/mem_reg[0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    E1_0/clk
    SLICE_X24Y129        FDRE                                         r  E1_0/mem_reg[0][0][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y129        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    E1_0/mem_reg[0][0][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[2][1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 1.536ns (27.114%)  route 4.129ns (72.886%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.594     5.700    E1_0/D[30]
    SLICE_X24Y130        FDRE                                         r  E1_0/mem_reg[2][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.026     7.026    E1_0/clk
    SLICE_X24Y130        FDRE                                         r  E1_0/mem_reg[2][1][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y130        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    E1_0/mem_reg[2][1][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[2][2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.536ns (27.297%)  route 4.091ns (72.703%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.556     5.662    E1_0/D[30]
    SLICE_X23Y130        FDRE                                         r  E1_0/mem_reg[2][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.024     7.024    E1_0/clk
    SLICE_X23Y130        FDRE                                         r  E1_0/mem_reg[2][2][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y130        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    E1_0/mem_reg[2][2][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[1][1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.536ns (27.316%)  route 4.087ns (72.684%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.552     5.658    E1_0/D[30]
    SLICE_X23Y128        FDRE                                         r  E1_0/mem_reg[1][1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.024     7.024    E1_0/clk
    SLICE_X23Y128        FDRE                                         r  E1_0/mem_reg[1][1][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y128        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    E1_0/mem_reg[1][1][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[1][2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.536ns (27.316%)  route 4.087ns (72.684%))
  Logic Levels:           15  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.461 r  add9/mem_reg[0][0][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.489    add9/mem_reg[0][0][7]_i_2_n_0
    SLICE_X18Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.512 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.540    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X18Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.563 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.591    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X18Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.720 r  add9/mem_reg[0][0][31]_i_7/O[6]
                         net (fo=1, routed)           0.270     4.990    cond_computed1/out[30]
    SLICE_X19Y116        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     5.106 r  cond_computed1/mem[0][0][30]_i_1__2/O
                         net (fo=16, routed)          0.552     5.658    E1_0/D[30]
    SLICE_X21Y128        FDRE                                         r  E1_0/mem_reg[1][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.024     7.024    E1_0/clk
    SLICE_X21Y128        FDRE                                         r  E1_0/mem_reg[1][2][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y128        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    E1_0/mem_reg[1][2][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 fsm33/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            E1_0/mem_reg[0][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.340ns (23.835%)  route 4.282ns (76.165%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.035     0.035    fsm33/clk
    SLICE_X18Y97         FDRE                                         r  fsm33/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm33/out_reg[1]/Q
                         net (fo=11, routed)          0.152     0.284    fsm33/out_reg_n_0_[1]
    SLICE_X18Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.477 f  fsm33/out[0]_i_4__12/O
                         net (fo=1, routed)           0.267     0.744    fsm32/out_reg[0]_12
    SLICE_X18Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.922 f  fsm32/out[0]_i_2__9/O
                         net (fo=5, routed)           0.288     1.210    fsm31/out_reg[0]_9
    SLICE_X17Y96         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     1.272 f  fsm31/done_i_2__7/O
                         net (fo=44, routed)          0.609     1.881    E_read0_1_0_00/out_reg[0]_2
    SLICE_X20Y105        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     1.947 f  E_read0_1_0_00/mem[0][0][31]_i_8__11/O
                         net (fo=6, routed)           0.330     2.277    E_read0_1_0_00/done_reg_0
    SLICE_X20Y110        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.394 r  E_read0_1_0_00/mem[0][0][31]_i_32__0/O
                         net (fo=1, routed)           0.163     2.557    i4/out[31]_i_7__6_0
    SLICE_X20Y113        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.598 r  i4/mem[0][0][31]_i_11__0/O
                         net (fo=136, routed)         0.640     3.238    E1_0/E1_0_addr0[1]
    SLICE_X24Y133        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     3.276 r  E1_0/out[1]_i_4__5/O
                         net (fo=1, routed)           0.027     3.303    E1_0/out[1]_i_4__5_n_0
    SLICE_X24Y133        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.386 r  E1_0/out_reg[1]_i_2__8/O
                         net (fo=1, routed)           0.000     3.386    E1_0/out_reg[1]_i_2__8_n_0
    SLICE_X24Y133        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.037     3.423 r  E1_0/out_reg[1]_i_1__5/O
                         net (fo=5, routed)           0.695     4.118    add9/E1_0_read_data[1]
    SLICE_X18Y113        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.218 r  add9/mem[0][0][7]_i_17/O
                         net (fo=1, routed)           0.010     4.228    add9/mem[0][0][7]_i_17_n_0
    SLICE_X18Y113        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.518 r  add9/mem_reg[0][0][7]_i_2/O[5]
                         net (fo=1, routed)           0.308     4.826    cond_computed1/out[5]
    SLICE_X17Y116        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.038     4.864 r  cond_computed1/mem[0][0][5]_i_1__2/O
                         net (fo=16, routed)          0.793     5.657    E1_0/D[5]
    SLICE_X22Y133        FDRE                                         r  E1_0/mem_reg[0][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19431, unset)        0.025     7.025    E1_0/clk
    SLICE_X22Y133        FDRE                                         r  E1_0/mem_reg[0][3][5]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y133        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    E1_0/mem_reg[0][3][5]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 C_read0_0_0_00/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.013     0.013    C_read0_0_0_00/clk
    SLICE_X29Y69         FDRE                                         r  C_read0_0_0_00/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  C_read0_0_0_00/out_reg[0]/Q
                         net (fo=2, routed)           0.038     0.090    v_1_1_00/Q[0]
    SLICE_X29Y69         FDRE                                         r  v_1_1_00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.019     0.019    v_1_1_00/clk
    SLICE_X29Y69         FDRE                                         r  v_1_1_00/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y69         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    v_1_1_00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 D_int_read0_0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_1/mem_reg[3][0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    D_int_read0_0/clk
    SLICE_X44Y53         FDRE                                         r  D_int_read0_0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  D_int_read0_0/out_reg[25]/Q
                         net (fo=49, routed)          0.044     0.095    D0_1/D_int_read0_0_out[25]
    SLICE_X44Y53         FDRE                                         r  D0_1/mem_reg[3][0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    D0_1/clk
    SLICE_X44Y53         FDRE                                         r  D0_1/mem_reg[3][0][25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y53         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    D0_1/mem_reg[3][0][25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 C_read0_0_1_10/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_10/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    C_read0_0_1_10/clk
    SLICE_X32Y92         FDRE                                         r  C_read0_0_1_10/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  C_read0_0_1_10/out_reg[9]/Q
                         net (fo=2, routed)           0.055     0.106    v_0_1_10/Q[9]
    SLICE_X32Y92         FDRE                                         r  v_0_1_10/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    v_0_1_10/clk
    SLICE_X32Y92         FDRE                                         r  v_0_1_10/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y92         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_1_10/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg107/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg107/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    par_done_reg107/clk
    SLICE_X15Y97         FDRE                                         r  par_done_reg107/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg107/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset15/par_done_reg107_out
    SLICE_X15Y97         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset15/out[0]_i_1__129/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg107/out_reg[0]_1
    SLICE_X15Y97         FDRE                                         r  par_done_reg107/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    par_done_reg107/clk
    SLICE_X15Y97         FDRE                                         r  par_done_reg107/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y97         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg107/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 A_read0_1_0_00/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_11/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.013     0.013    A_read0_1_0_00/clk
    SLICE_X18Y69         FDRE                                         r  A_read0_1_0_00/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_read0_1_0_00/out_reg[14]/Q
                         net (fo=3, routed)           0.057     0.109    v_1_1_11/Q[14]
    SLICE_X18Y70         FDRE                                         r  v_1_1_11/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.019     0.019    v_1_1_11/clk
    SLICE_X18Y70         FDRE                                         r  v_1_1_11/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y70         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_1_11/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    cond_computed16/clk
    SLICE_X33Y88         FDRE                                         r  cond_computed16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed16/out_reg[0]/Q
                         net (fo=8, routed)           0.027     0.078    fsm/cond_computed16_out
    SLICE_X33Y88         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  fsm/out[0]_i_1__228/O
                         net (fo=1, routed)           0.016     0.108    cond_computed16/out_reg[0]_0
    SLICE_X33Y88         FDRE                                         r  cond_computed16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    cond_computed16/clk
    SLICE_X33Y88         FDRE                                         r  cond_computed16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y88         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored66/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored66/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    cond_stored66/clk
    SLICE_X18Y94         FDRE                                         r  cond_stored66/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored66/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    j4/cond_stored66_out
    SLICE_X18Y94         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  j4/out[0]_i_1__308/O
                         net (fo=1, routed)           0.015     0.108    cond_stored66/out_reg[0]_1
    SLICE_X18Y94         FDRE                                         r  cond_stored66/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    cond_stored66/clk
    SLICE_X18Y94         FDRE                                         r  cond_stored66/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y94         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored66/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg23/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    done_reg23/clk
    SLICE_X23Y95         FDRE                                         r  done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg23/out_reg[0]/Q
                         net (fo=5, routed)           0.027     0.078    par_done_reg29/done_reg23_out
    SLICE_X23Y95         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  par_done_reg29/out[0]_i_1__174/O
                         net (fo=1, routed)           0.015     0.108    done_reg23/out_reg[0]_0
    SLICE_X23Y95         FDRE                                         r  done_reg23/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    done_reg23/clk
    SLICE_X23Y95         FDRE                                         r  done_reg23/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y95         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg23/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    done_reg7/clk
    SLICE_X21Y84         FDRE                                         r  done_reg7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg7/out_reg[0]/Q
                         net (fo=5, routed)           0.027     0.078    par_done_reg9/done_reg7_out
    SLICE_X21Y84         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  par_done_reg9/out[0]_i_1__189/O
                         net (fo=1, routed)           0.015     0.108    done_reg7/out_reg[0]_0
    SLICE_X21Y84         FDRE                                         r  done_reg7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    done_reg7/clk
    SLICE_X21Y84         FDRE                                         r  done_reg7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y84         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.012     0.012    done_reg8/clk
    SLICE_X22Y83         FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg8/out_reg[0]/Q
                         net (fo=5, routed)           0.027     0.078    par_done_reg10/done_reg8_out
    SLICE_X22Y83         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  par_done_reg10/out[0]_i_1__192/O
                         net (fo=1, routed)           0.015     0.108    done_reg8/out_reg[0]_0
    SLICE_X22Y83         FDRE                                         r  done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19431, unset)        0.018     0.018    done_reg8/clk
    SLICE_X22Y83         FDRE                                         r  done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y83         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y20  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y28  mult_pipe15/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y27  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y27  mult_pipe9/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y21  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y35  mult_pipe18/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y37  mult_pipe23/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y25  mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y30  mult_pipe17/out_tmp0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y85   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y85   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y58   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y59   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y59   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y61   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y85   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y85   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y57   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y58   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y58   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y59   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y59   A0_0/mem_reg[0][0][12]/C



