$date
	Thu Sep 03 14:30:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! op $end
$var reg 4 " ip [3:0] $end
$var reg 2 # select [1:0] $end
$scope module m1 $end
$var wire 4 $ ip [3:0] $end
$var wire 1 ! op $end
$var wire 2 % s [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#1
b1 #
b1 %
#2
b10 #
b10 %
#3
b11 #
b11 %
#8
1!
b0 #
b0 %
b1 "
b1 $
#9
0!
b1 #
b1 %
#10
b10 #
b10 %
#11
b11 #
b11 %
#16
b0 #
b0 %
b10 "
b10 $
#17
1!
b1 #
b1 %
#18
0!
b10 #
b10 %
#19
b11 #
b11 %
