$comment
	File created using the following command:
		vcd file dcdrCLKfree.msim.vcd -direction
$end
$date
	Sat Sep 24 14:44:17 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module dcdrCLKfree_vlg_vec_tst $end
$var reg 1 ! REGWRITE $end
$var reg 2 " WA [1:0] $end
$var wire 1 # EN00 $end
$var wire 1 $ EN01 $end
$var wire 1 % EN10 $end
$var wire 1 & EN11 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . WA[0]~input_o $end
$var wire 1 / WA[1]~input_o $end
$var wire 1 0 REGWRITE~input_o $end
$var wire 1 1 INST9~0_combout $end
$var wire 1 2 inst1~0_combout $end
$var wire 1 3 INST10~0_combout $end
$var wire 1 4 inst1~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
1#
0$
0%
0&
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
11
02
03
04
$end
#62500
b1 "
1.
12
01
0#
1$
#125000
b11 "
b10 "
0.
1/
13
02
0$
1%
#187500
b11 "
1.
14
03
0%
1&
#250000
b1 "
b0 "
0.
0/
04
11
1#
0&
#312500
b1 "
1.
12
01
0#
1$
#375000
b11 "
b10 "
0.
1/
13
02
0$
1%
#400000
0!
00
03
0%
#437500
b11 "
1.
#500000
b1 "
b0 "
0.
0/
#562500
b1 "
1.
#625000
b11 "
b10 "
0.
1/
#687500
b11 "
1.
#750000
b1 "
b0 "
0.
0/
#800000
1!
10
11
1#
#812500
b1 "
1.
12
01
0#
1$
#875000
b11 "
b10 "
0.
1/
13
02
0$
1%
#937500
b11 "
1.
14
03
0%
1&
#1000000
