
LSM303AGR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a04  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08007bd8  08007bd8  00017bd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080b4  080080b4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080080b4  080080b4  000180b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080bc  080080bc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080bc  080080bc  000180bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080c0  080080c0  000180c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080080c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  200001dc  080082a0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  080082a0  000202b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd86  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf1  00000000  00000000  0002df92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  0002fb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  000305a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022462  00000000  00000000  00030f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da18  00000000  00000000  0005339a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc7c9  00000000  00000000  00060db2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012d57b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b7c  00000000  00000000  0012d5d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007bbc 	.word	0x08007bbc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08007bbc 	.word	0x08007bbc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f82:	b0dd      	sub	sp, #372	; 0x174
 8000f84:	af04      	add	r7, sp, #16
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f86:	f001 fabb 	bl	8002500 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000f8a:	f000 ff9b 	bl	8001ec4 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f8e:	f001 f85f 	bl	8002050 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000f92:	f001 f833 	bl	8001ffc <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000f96:	f001 f803 	bl	8001fa0 <MX_I2C1_Init>

	/* USER CODE BEGIN 2 */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	4b44      	ldr	r3, [pc, #272]	; (80010b4 <main+0x134>)
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa4:	4a43      	ldr	r2, [pc, #268]	; (80010b4 <main+0x134>)
 8000fa6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000faa:	6413      	str	r3, [r2, #64]	; 0x40
 8000fac:	4b41      	ldr	r3, [pc, #260]	; (80010b4 <main+0x134>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb0:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8000fb4:	463b      	mov	r3, r7
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	463b      	mov	r3, r7
 8000fba:	681b      	ldr	r3, [r3, #0]
	char aTxBuffer[16];
	char clear[7] = "\x1B[2J";
 8000fbc:	4a3e      	ldr	r2, [pc, #248]	; (80010b8 <main+0x138>)
 8000fbe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000fc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fc6:	6018      	str	r0, [r3, #0]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	7019      	strb	r1, [r3, #0]
 8000fcc:	f107 03bd 	add.w	r3, r7, #189	; 0xbd
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	801a      	strh	r2, [r3, #0]

	/*
	* Clear console
	*/
	HAL_UART_Transmit(&huart2,  (uint8_t*)clear, sizeof(clear), 100);
 8000fd4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8000fd8:	2364      	movs	r3, #100	; 0x64
 8000fda:	2207      	movs	r2, #7
 8000fdc:	4837      	ldr	r0, [pc, #220]	; (80010bc <main+0x13c>)
 8000fde:	f003 fc5e 	bl	800489e <HAL_UART_Transmit>

	/*
	 * I2C SCANNER
	 */
	HAL_UART_Transmit(&huart2,  (uint8_t*)"Scanning\n\r", 11, 100);
 8000fe2:	2364      	movs	r3, #100	; 0x64
 8000fe4:	220b      	movs	r2, #11
 8000fe6:	4936      	ldr	r1, [pc, #216]	; (80010c0 <main+0x140>)
 8000fe8:	4834      	ldr	r0, [pc, #208]	; (80010bc <main+0x13c>)
 8000fea:	f003 fc58 	bl	800489e <HAL_UART_Transmit>
	for (uint8_t i = 0; i < 128; i++) {
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
 8000ff4:	e021      	b.n	800103a <main+0xba>
		if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5) == HAL_OK) {
 8000ff6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	b299      	uxth	r1, r3
 8001000:	2305      	movs	r3, #5
 8001002:	2203      	movs	r2, #3
 8001004:	482f      	ldr	r0, [pc, #188]	; (80010c4 <main+0x144>)
 8001006:	f002 fa09 	bl	800341c <HAL_I2C_IsDeviceReady>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d10f      	bne.n	8001030 <main+0xb0>
			HAL_UART_Transmit(&huart2, (uint8_t*)aTxBuffer, sprintf(aTxBuffer, "%d\n\r", i), 100);
 8001010:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8001014:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001018:	492b      	ldr	r1, [pc, #172]	; (80010c8 <main+0x148>)
 800101a:	4618      	mov	r0, r3
 800101c:	f004 fba4 	bl	8005768 <siprintf>
 8001020:	4603      	mov	r3, r0
 8001022:	b29a      	uxth	r2, r3
 8001024:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8001028:	2364      	movs	r3, #100	; 0x64
 800102a:	4824      	ldr	r0, [pc, #144]	; (80010bc <main+0x13c>)
 800102c:	f003 fc37 	bl	800489e <HAL_UART_Transmit>
	for (uint8_t i = 0; i < 128; i++) {
 8001030:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8001034:	3301      	adds	r3, #1
 8001036:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
 800103a:	f997 312b 	ldrsb.w	r3, [r7, #299]	; 0x12b
 800103e:	2b00      	cmp	r3, #0
 8001040:	dad9      	bge.n	8000ff6 <main+0x76>
		}
	}
	HAL_UART_Transmit(&huart2,  (uint8_t*)"Scanned\n\r", 10, 100);
 8001042:	2364      	movs	r3, #100	; 0x64
 8001044:	220a      	movs	r2, #10
 8001046:	4921      	ldr	r1, [pc, #132]	; (80010cc <main+0x14c>)
 8001048:	481c      	ldr	r0, [pc, #112]	; (80010bc <main+0x13c>)
 800104a:	f003 fc28 	bl	800489e <HAL_UART_Transmit>

	/*
	 * Start up
	 */
	HAL_Delay(500);
 800104e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001052:	f001 fac7 	bl	80025e4 <HAL_Delay>
	 * Accelerometer
	 */
	/*
	 * Check Communication from Accelerometer
	 */
	char acc_enabled[30] = "Accelerometer Enabled\n\r";
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <main+0x150>)
 8001058:	f107 0498 	add.w	r4, r7, #152	; 0x98
 800105c:	461d      	mov	r5, r3
 800105e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001060:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001062:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001066:	e884 0003 	stmia.w	r4, {r0, r1}
 800106a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	809a      	strh	r2, [r3, #4]
	uint8_t who_am_i_a_val;
	HAL_StatusTypeDef who_am_i_a_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1 , WHO_AM_I_A, 1, &who_am_i_a_val, 1, 50);
 8001074:	2332      	movs	r3, #50	; 0x32
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2301      	movs	r3, #1
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	f107 0397 	add.w	r3, r7, #151	; 0x97
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	220f      	movs	r2, #15
 8001086:	2133      	movs	r1, #51	; 0x33
 8001088:	480e      	ldr	r0, [pc, #56]	; (80010c4 <main+0x144>)
 800108a:	f001 ffa1 	bl	8002fd0 <HAL_I2C_Mem_Read>
 800108e:	4603      	mov	r3, r0
 8001090:	f887 312a 	strb.w	r3, [r7, #298]	; 0x12a
	char ACC_Buffer[32];
	if (who_am_i_a_status == HAL_OK && who_am_i_a_val == 51) {
 8001094:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 8001098:	2b00      	cmp	r3, #0
 800109a:	d11b      	bne.n	80010d4 <main+0x154>
 800109c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80010a0:	2b33      	cmp	r3, #51	; 0x33
 80010a2:	d117      	bne.n	80010d4 <main+0x154>
		HAL_UART_Transmit(&huart2, (uint8_t*)acc_enabled , sizeof(acc_enabled), 100);
 80010a4:	f107 0198 	add.w	r1, r7, #152	; 0x98
 80010a8:	2364      	movs	r3, #100	; 0x64
 80010aa:	221e      	movs	r2, #30
 80010ac:	4803      	ldr	r0, [pc, #12]	; (80010bc <main+0x13c>)
 80010ae:	f003 fbf6 	bl	800489e <HAL_UART_Transmit>
 80010b2:	e023      	b.n	80010fc <main+0x17c>
 80010b4:	40023800 	.word	0x40023800
 80010b8:	08007c60 	.word	0x08007c60
 80010bc:	20000258 	.word	0x20000258
 80010c0:	08007bd8 	.word	0x08007bd8
 80010c4:	20000204 	.word	0x20000204
 80010c8:	08007be4 	.word	0x08007be4
 80010cc:	08007bec 	.word	0x08007bec
 80010d0:	08007c68 	.word	0x08007c68
	} else if (who_am_i_a_status != HAL_OK) {
 80010d4:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d00f      	beq.n	80010fc <main+0x17c>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "%d\n\r", who_am_i_a_status), 100);
 80010dc:	f897 212a 	ldrb.w	r2, [r7, #298]	; 0x12a
 80010e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010e4:	4989      	ldr	r1, [pc, #548]	; (800130c <main+0x38c>)
 80010e6:	4618      	mov	r0, r3
 80010e8:	f004 fb3e 	bl	8005768 <siprintf>
 80010ec:	4603      	mov	r3, r0
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80010f4:	2364      	movs	r3, #100	; 0x64
 80010f6:	4886      	ldr	r0, [pc, #536]	; (8001310 <main+0x390>)
 80010f8:	f003 fbd1 	bl	800489e <HAL_UART_Transmit>
	}
	/*
	 * Set Control Registers
	 */
	uint8_t CTRL_REG1_A_val = 0x57;
 80010fc:	2357      	movs	r3, #87	; 0x57
 80010fe:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
	uint8_t CTRL_REG2_A_val = 0x00;
 8001102:	2300      	movs	r3, #0
 8001104:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	uint8_t CTRL_REG3_A_val = 0x00;
 8001108:	2300      	movs	r3, #0
 800110a:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	uint8_t CTRL_REG4_A_val = 0x81;
 800110e:	2381      	movs	r3, #129	; 0x81
 8001110:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

	HAL_StatusTypeDef CTRL_REG1_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG1_A, 1, &CTRL_REG1_A_val, 1, 50);
 8001114:	2332      	movs	r3, #50	; 0x32
 8001116:	9302      	str	r3, [sp, #8]
 8001118:	2301      	movs	r3, #1
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	f107 0373 	add.w	r3, r7, #115	; 0x73
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2301      	movs	r3, #1
 8001124:	2220      	movs	r2, #32
 8001126:	2132      	movs	r1, #50	; 0x32
 8001128:	487a      	ldr	r0, [pc, #488]	; (8001314 <main+0x394>)
 800112a:	f001 fe57 	bl	8002ddc <HAL_I2C_Mem_Write>
 800112e:	4603      	mov	r3, r0
 8001130:	f887 3129 	strb.w	r3, [r7, #297]	; 0x129
	HAL_StatusTypeDef CTRL_REG2_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG2_A, 1, &CTRL_REG2_A_val, 1, 50);
 8001134:	2332      	movs	r3, #50	; 0x32
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2301      	movs	r3, #1
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	f107 0372 	add.w	r3, r7, #114	; 0x72
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2301      	movs	r3, #1
 8001144:	2221      	movs	r2, #33	; 0x21
 8001146:	2132      	movs	r1, #50	; 0x32
 8001148:	4872      	ldr	r0, [pc, #456]	; (8001314 <main+0x394>)
 800114a:	f001 fe47 	bl	8002ddc <HAL_I2C_Mem_Write>
 800114e:	4603      	mov	r3, r0
 8001150:	f887 3128 	strb.w	r3, [r7, #296]	; 0x128
	HAL_StatusTypeDef CTRL_REG3_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG3_A, 1, &CTRL_REG3_A_val, 1, 50);
 8001154:	2332      	movs	r3, #50	; 0x32
 8001156:	9302      	str	r3, [sp, #8]
 8001158:	2301      	movs	r3, #1
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	f107 0371 	add.w	r3, r7, #113	; 0x71
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2301      	movs	r3, #1
 8001164:	2222      	movs	r2, #34	; 0x22
 8001166:	2132      	movs	r1, #50	; 0x32
 8001168:	486a      	ldr	r0, [pc, #424]	; (8001314 <main+0x394>)
 800116a:	f001 fe37 	bl	8002ddc <HAL_I2C_Mem_Write>
 800116e:	4603      	mov	r3, r0
 8001170:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
	HAL_StatusTypeDef CTRL_REG4_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG4_A, 1, &CTRL_REG4_A_val, 1, 50);
 8001174:	2332      	movs	r3, #50	; 0x32
 8001176:	9302      	str	r3, [sp, #8]
 8001178:	2301      	movs	r3, #1
 800117a:	9301      	str	r3, [sp, #4]
 800117c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2301      	movs	r3, #1
 8001184:	2223      	movs	r2, #35	; 0x23
 8001186:	2132      	movs	r1, #50	; 0x32
 8001188:	4862      	ldr	r0, [pc, #392]	; (8001314 <main+0x394>)
 800118a:	f001 fe27 	bl	8002ddc <HAL_I2C_Mem_Write>
 800118e:	4603      	mov	r3, r0
 8001190:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

	if (CTRL_REG1_A_status != HAL_OK) {
 8001194:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 8001198:	2b00      	cmp	r3, #0
 800119a:	d00f      	beq.n	80011bc <main+0x23c>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG1:  %d\n\r", CTRL_REG1_A_status), 100);
 800119c:	f897 2129 	ldrb.w	r2, [r7, #297]	; 0x129
 80011a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011a4:	495c      	ldr	r1, [pc, #368]	; (8001318 <main+0x398>)
 80011a6:	4618      	mov	r0, r3
 80011a8:	f004 fade 	bl	8005768 <siprintf>
 80011ac:	4603      	mov	r3, r0
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80011b4:	2364      	movs	r3, #100	; 0x64
 80011b6:	4856      	ldr	r0, [pc, #344]	; (8001310 <main+0x390>)
 80011b8:	f003 fb71 	bl	800489e <HAL_UART_Transmit>
	}

	if (CTRL_REG2_A_status != HAL_OK) {
 80011bc:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d00f      	beq.n	80011e4 <main+0x264>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG2:  %d\n\r", CTRL_REG2_A_status), 100);
 80011c4:	f897 2128 	ldrb.w	r2, [r7, #296]	; 0x128
 80011c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011cc:	4953      	ldr	r1, [pc, #332]	; (800131c <main+0x39c>)
 80011ce:	4618      	mov	r0, r3
 80011d0:	f004 faca 	bl	8005768 <siprintf>
 80011d4:	4603      	mov	r3, r0
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80011dc:	2364      	movs	r3, #100	; 0x64
 80011de:	484c      	ldr	r0, [pc, #304]	; (8001310 <main+0x390>)
 80011e0:	f003 fb5d 	bl	800489e <HAL_UART_Transmit>
	}

	if (CTRL_REG3_A_status != HAL_OK) {
 80011e4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00f      	beq.n	800120c <main+0x28c>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG3:  %d\n\r", CTRL_REG3_A_status), 100);
 80011ec:	f897 2127 	ldrb.w	r2, [r7, #295]	; 0x127
 80011f0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011f4:	494a      	ldr	r1, [pc, #296]	; (8001320 <main+0x3a0>)
 80011f6:	4618      	mov	r0, r3
 80011f8:	f004 fab6 	bl	8005768 <siprintf>
 80011fc:	4603      	mov	r3, r0
 80011fe:	b29a      	uxth	r2, r3
 8001200:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8001204:	2364      	movs	r3, #100	; 0x64
 8001206:	4842      	ldr	r0, [pc, #264]	; (8001310 <main+0x390>)
 8001208:	f003 fb49 	bl	800489e <HAL_UART_Transmit>
	}

	if (CTRL_REG4_A_status != HAL_OK) {
 800120c:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8001210:	2b00      	cmp	r3, #0
 8001212:	d00f      	beq.n	8001234 <main+0x2b4>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG4:  %d\n\r", CTRL_REG4_A_status), 100);
 8001214:	f897 2126 	ldrb.w	r2, [r7, #294]	; 0x126
 8001218:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800121c:	4941      	ldr	r1, [pc, #260]	; (8001324 <main+0x3a4>)
 800121e:	4618      	mov	r0, r3
 8001220:	f004 faa2 	bl	8005768 <siprintf>
 8001224:	4603      	mov	r3, r0
 8001226:	b29a      	uxth	r2, r3
 8001228:	f107 0174 	add.w	r1, r7, #116	; 0x74
 800122c:	2364      	movs	r3, #100	; 0x64
 800122e:	4838      	ldr	r0, [pc, #224]	; (8001310 <main+0x390>)
 8001230:	f003 fb35 	bl	800489e <HAL_UART_Transmit>
	}

	/*
	 * Check Status
	 */
	uint8_t STATUS_REG_A_val = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	HAL_StatusTypeDef STATUS_REG_A_status;

	/*
	 * Read First
	 */
	uint8_t OUT_X_L_A_val = 0x00;
 800123a:	2300      	movs	r3, #0
 800123c:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	uint8_t OUT_X_H_A_val = 0x00;
 8001240:	2300      	movs	r3, #0
 8001242:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	int16_t OUT_X_A_val = 0x00;
 8001246:	2300      	movs	r3, #0
 8001248:	f8a7 312c 	strh.w	r3, [r7, #300]	; 0x12c

	uint8_t OUT_Y_L_A_val = 0x00;
 800124c:	2300      	movs	r3, #0
 800124e:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	uint8_t OUT_Y_H_A_val = 0x00;
 8001252:	2300      	movs	r3, #0
 8001254:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	int16_t OUT_Y_A_val = 0x00;
 8001258:	2300      	movs	r3, #0
 800125a:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e

	uint8_t OUT_Z_L_A_val = 0x00;
 800125e:	2300      	movs	r3, #0
 8001260:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
	uint8_t OUT_Z_H_A_val = 0x00;
 8001264:	2300      	movs	r3, #0
 8001266:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	int16_t OUT_Z_A_val = 0x00;
 800126a:	2300      	movs	r3, #0
 800126c:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130

	HAL_StatusTypeDef OUT_X_L_A_status = 0x00;
 8001270:	2300      	movs	r3, #0
 8001272:	f887 3125 	strb.w	r3, [r7, #293]	; 0x125
	HAL_StatusTypeDef OUT_X_H_A_status = 0x00;
 8001276:	2300      	movs	r3, #0
 8001278:	f887 3124 	strb.w	r3, [r7, #292]	; 0x124

	HAL_StatusTypeDef OUT_Y_L_A_status = 0x00;
 800127c:	2300      	movs	r3, #0
 800127e:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
	HAL_StatusTypeDef OUT_Y_H_A_status = 0x00;
 8001282:	2300      	movs	r3, #0
 8001284:	f887 3122 	strb.w	r3, [r7, #290]	; 0x122

	HAL_StatusTypeDef OUT_Z_L_A_status = 0x00;
 8001288:	2300      	movs	r3, #0
 800128a:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
	HAL_StatusTypeDef OUT_Z_H_A_status = 0x00;
 800128e:	2300      	movs	r3, #0
 8001290:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120
	 * Magnetometer
	 */
	/*
	 * Check Communication from Magnetometer
	 */
	char mag_enabled[50] = "Magnetometer Enabled\n\r";
 8001294:	f107 0634 	add.w	r6, r7, #52	; 0x34
 8001298:	4b23      	ldr	r3, [pc, #140]	; (8001328 <main+0x3a8>)
 800129a:	4634      	mov	r4, r6
 800129c:	461d      	mov	r5, r3
 800129e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012a6:	6020      	str	r0, [r4, #0]
 80012a8:	3404      	adds	r4, #4
 80012aa:	8021      	strh	r1, [r4, #0]
 80012ac:	3402      	adds	r4, #2
 80012ae:	0c0b      	lsrs	r3, r1, #16
 80012b0:	7023      	strb	r3, [r4, #0]
 80012b2:	f106 0317 	add.w	r3, r6, #23
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]
 80012c2:	615a      	str	r2, [r3, #20]
 80012c4:	f8c3 2017 	str.w	r2, [r3, #23]
	uint8_t who_am_i_m_val;
	HAL_StatusTypeDef who_am_i_m_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1 , WHO_AM_I_M, 1, &who_am_i_m_val, 1, 50);
 80012c8:	2332      	movs	r3, #50	; 0x32
 80012ca:	9302      	str	r3, [sp, #8]
 80012cc:	2301      	movs	r3, #1
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	2301      	movs	r3, #1
 80012d8:	224f      	movs	r2, #79	; 0x4f
 80012da:	213d      	movs	r1, #61	; 0x3d
 80012dc:	480d      	ldr	r0, [pc, #52]	; (8001314 <main+0x394>)
 80012de:	f001 fe77 	bl	8002fd0 <HAL_I2C_Mem_Read>
 80012e2:	4603      	mov	r3, r0
 80012e4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	char MAG_Buffer[32];
	if (who_am_i_m_status == HAL_OK && who_am_i_m_val == 64) {
 80012e8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d11d      	bne.n	800132c <main+0x3ac>
 80012f0:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b40      	cmp	r3, #64	; 0x40
 80012f8:	d118      	bne.n	800132c <main+0x3ac>
		HAL_UART_Transmit(&huart2, (uint8_t*)mag_enabled , sizeof(mag_enabled), 100);
 80012fa:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80012fe:	2364      	movs	r3, #100	; 0x64
 8001300:	2232      	movs	r2, #50	; 0x32
 8001302:	4803      	ldr	r0, [pc, #12]	; (8001310 <main+0x390>)
 8001304:	f003 facb 	bl	800489e <HAL_UART_Transmit>
 8001308:	e024      	b.n	8001354 <main+0x3d4>
 800130a:	bf00      	nop
 800130c:	08007be4 	.word	0x08007be4
 8001310:	20000258 	.word	0x20000258
 8001314:	20000204 	.word	0x20000204
 8001318:	08007bf8 	.word	0x08007bf8
 800131c:	08007c0c 	.word	0x08007c0c
 8001320:	08007c20 	.word	0x08007c20
 8001324:	08007c34 	.word	0x08007c34
 8001328:	08007c88 	.word	0x08007c88
	} else if (who_am_i_m_status != HAL_OK) {
 800132c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00f      	beq.n	8001354 <main+0x3d4>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "%d\n\r", who_am_i_m_status), 100);
 8001334:	f897 211f 	ldrb.w	r2, [r7, #287]	; 0x11f
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	49df      	ldr	r1, [pc, #892]	; (80016bc <main+0x73c>)
 800133e:	4618      	mov	r0, r3
 8001340:	f004 fa12 	bl	8005768 <siprintf>
 8001344:	4603      	mov	r3, r0
 8001346:	b29a      	uxth	r2, r3
 8001348:	f107 0110 	add.w	r1, r7, #16
 800134c:	2364      	movs	r3, #100	; 0x64
 800134e:	48dc      	ldr	r0, [pc, #880]	; (80016c0 <main+0x740>)
 8001350:	f003 faa5 	bl	800489e <HAL_UART_Transmit>
	}
	/*
	 * Set Control Registers
	 */
	uint8_t CFG_REG_A_M_val = 0x8C;
 8001354:	f107 030f 	add.w	r3, r7, #15
 8001358:	228c      	movs	r2, #140	; 0x8c
 800135a:	701a      	strb	r2, [r3, #0]
	uint8_t CFG_REG_B_M_val = 0x02;
 800135c:	f107 030e 	add.w	r3, r7, #14
 8001360:	2202      	movs	r2, #2
 8001362:	701a      	strb	r2, [r3, #0]
	uint8_t CFG_REG_C_M_val = 0x10;
 8001364:	f107 030d 	add.w	r3, r7, #13
 8001368:	2210      	movs	r2, #16
 800136a:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef CFG_REG_A_M_Status = HAL_I2C_Mem_Write(&hi2c1, (MAG<<1), CFG_REG_A_M, 1, &CFG_REG_A_M_val, 1, 50);
 800136c:	2332      	movs	r3, #50	; 0x32
 800136e:	9302      	str	r3, [sp, #8]
 8001370:	2301      	movs	r3, #1
 8001372:	9301      	str	r3, [sp, #4]
 8001374:	f107 030f 	add.w	r3, r7, #15
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2301      	movs	r3, #1
 800137c:	2260      	movs	r2, #96	; 0x60
 800137e:	213c      	movs	r1, #60	; 0x3c
 8001380:	48d0      	ldr	r0, [pc, #832]	; (80016c4 <main+0x744>)
 8001382:	f001 fd2b 	bl	8002ddc <HAL_I2C_Mem_Write>
 8001386:	4603      	mov	r3, r0
 8001388:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
	HAL_StatusTypeDef CFG_REG_B_M_status = HAL_I2C_Mem_Write(&hi2c1, (MAG<<1), CFG_REG_B_M, 1, &CFG_REG_B_M_val, 1, 50);
 800138c:	2332      	movs	r3, #50	; 0x32
 800138e:	9302      	str	r3, [sp, #8]
 8001390:	2301      	movs	r3, #1
 8001392:	9301      	str	r3, [sp, #4]
 8001394:	f107 030e 	add.w	r3, r7, #14
 8001398:	9300      	str	r3, [sp, #0]
 800139a:	2301      	movs	r3, #1
 800139c:	2261      	movs	r2, #97	; 0x61
 800139e:	213c      	movs	r1, #60	; 0x3c
 80013a0:	48c8      	ldr	r0, [pc, #800]	; (80016c4 <main+0x744>)
 80013a2:	f001 fd1b 	bl	8002ddc <HAL_I2C_Mem_Write>
 80013a6:	4603      	mov	r3, r0
 80013a8:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	HAL_StatusTypeDef CFG_REG_C_M_status = HAL_I2C_Mem_Write(&hi2c1, (MAG<<1), CFG_REG_C_M, 1, &CFG_REG_C_M_val, 1, 50);
 80013ac:	2332      	movs	r3, #50	; 0x32
 80013ae:	9302      	str	r3, [sp, #8]
 80013b0:	2301      	movs	r3, #1
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	f107 030d 	add.w	r3, r7, #13
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	2301      	movs	r3, #1
 80013bc:	2262      	movs	r2, #98	; 0x62
 80013be:	213c      	movs	r1, #60	; 0x3c
 80013c0:	48c0      	ldr	r0, [pc, #768]	; (80016c4 <main+0x744>)
 80013c2:	f001 fd0b 	bl	8002ddc <HAL_I2C_Mem_Write>
 80013c6:	4603      	mov	r3, r0
 80013c8:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c

	if (CFG_REG_A_M_Status != HAL_OK) {
 80013cc:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d00f      	beq.n	80013f4 <main+0x474>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Failed REG1:  %d\n\r", CFG_REG_A_M_Status), 100);
 80013d4:	f897 211e 	ldrb.w	r2, [r7, #286]	; 0x11e
 80013d8:	f107 0310 	add.w	r3, r7, #16
 80013dc:	49ba      	ldr	r1, [pc, #744]	; (80016c8 <main+0x748>)
 80013de:	4618      	mov	r0, r3
 80013e0:	f004 f9c2 	bl	8005768 <siprintf>
 80013e4:	4603      	mov	r3, r0
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	f107 0110 	add.w	r1, r7, #16
 80013ec:	2364      	movs	r3, #100	; 0x64
 80013ee:	48b4      	ldr	r0, [pc, #720]	; (80016c0 <main+0x740>)
 80013f0:	f003 fa55 	bl	800489e <HAL_UART_Transmit>
	}

	if (CFG_REG_B_M_status != HAL_OK) {
 80013f4:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d00f      	beq.n	800141c <main+0x49c>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Failed REG2:  %d\n\r", CFG_REG_B_M_status), 100);
 80013fc:	f897 211d 	ldrb.w	r2, [r7, #285]	; 0x11d
 8001400:	f107 0310 	add.w	r3, r7, #16
 8001404:	49b1      	ldr	r1, [pc, #708]	; (80016cc <main+0x74c>)
 8001406:	4618      	mov	r0, r3
 8001408:	f004 f9ae 	bl	8005768 <siprintf>
 800140c:	4603      	mov	r3, r0
 800140e:	b29a      	uxth	r2, r3
 8001410:	f107 0110 	add.w	r1, r7, #16
 8001414:	2364      	movs	r3, #100	; 0x64
 8001416:	48aa      	ldr	r0, [pc, #680]	; (80016c0 <main+0x740>)
 8001418:	f003 fa41 	bl	800489e <HAL_UART_Transmit>
	}

	if (CFG_REG_C_M_status != HAL_OK) {
 800141c:	f897 311c 	ldrb.w	r3, [r7, #284]	; 0x11c
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00f      	beq.n	8001444 <main+0x4c4>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Failed REG3:  %d\n\r", CFG_REG_C_M_status), 100);
 8001424:	f897 211c 	ldrb.w	r2, [r7, #284]	; 0x11c
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	49a8      	ldr	r1, [pc, #672]	; (80016d0 <main+0x750>)
 800142e:	4618      	mov	r0, r3
 8001430:	f004 f99a 	bl	8005768 <siprintf>
 8001434:	4603      	mov	r3, r0
 8001436:	b29a      	uxth	r2, r3
 8001438:	f107 0110 	add.w	r1, r7, #16
 800143c:	2364      	movs	r3, #100	; 0x64
 800143e:	48a0      	ldr	r0, [pc, #640]	; (80016c0 <main+0x740>)
 8001440:	f003 fa2d 	bl	800489e <HAL_UART_Transmit>
	}

	/*
	 * Check Status
	 */
	uint8_t STATUS_REG_M_val = 0;
 8001444:	f107 030c 	add.w	r3, r7, #12
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef STATUS_REG_M_status;

	/*
	 * Read First
	 */
	uint8_t OUTX_L_REG_M_val = 0x00;
 800144c:	f107 030b 	add.w	r3, r7, #11
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
	uint8_t OUTX_H_REG_M_val = 0x00;
 8001454:	f107 030a 	add.w	r3, r7, #10
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
	int16_t OUTX_M_val = 0x00;
 800145c:	2300      	movs	r3, #0
 800145e:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132

	uint8_t OUTY_L_REG_M_val = 0x00;
 8001462:	f107 0309 	add.w	r3, r7, #9
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
	uint8_t OUTY_H_REG_M_val = 0x00;
 800146a:	f107 0308 	add.w	r3, r7, #8
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
	int16_t OUTY_M_val = 0x00;
 8001472:	2300      	movs	r3, #0
 8001474:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134

	uint8_t OUTZ_L_REG_M_val = 0x00;
 8001478:	1dfb      	adds	r3, r7, #7
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
	uint8_t OUTZ_H_REG_M_val = 0x00;
 800147e:	1dbb      	adds	r3, r7, #6
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
	int16_t OUTZ_M_val = 0x00;
 8001484:	2300      	movs	r3, #0
 8001486:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136

	HAL_StatusTypeDef OUTX_L_M_status = 0x00;
 800148a:	2300      	movs	r3, #0
 800148c:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
	HAL_StatusTypeDef OUTX_H_M_status = 0x00;
 8001490:	2300      	movs	r3, #0
 8001492:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a

	HAL_StatusTypeDef OUTY_L_M_status = 0x00;
 8001496:	2300      	movs	r3, #0
 8001498:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
	HAL_StatusTypeDef OUTY_H_M_status = 0x00;
 800149c:	2300      	movs	r3, #0
 800149e:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118

	HAL_StatusTypeDef OUTZ_L_M_status = 0x00;
 80014a2:	2300      	movs	r3, #0
 80014a4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	HAL_StatusTypeDef OUTZ_H_M_status = 0x00;
 80014a8:	2300      	movs	r3, #0
 80014aa:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116


	/*
	 * Start up
	 */
	HAL_Delay(1000);
 80014ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014b2:	f001 f897 	bl	80025e4 <HAL_Delay>
	while (1)
	{

		//HAL_UART_Transmit(&huart2,  (uint8_t*)clear, sizeof(clear), 100);

		STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 80014b6:	2332      	movs	r3, #50	; 0x32
 80014b8:	9302      	str	r3, [sp, #8]
 80014ba:	2301      	movs	r3, #1
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	f107 036f 	add.w	r3, r7, #111	; 0x6f
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2301      	movs	r3, #1
 80014c6:	2227      	movs	r2, #39	; 0x27
 80014c8:	2133      	movs	r1, #51	; 0x33
 80014ca:	487e      	ldr	r0, [pc, #504]	; (80016c4 <main+0x744>)
 80014cc:	f001 fd80 	bl	8002fd0 <HAL_I2C_Mem_Read>
 80014d0:	4603      	mov	r3, r0
 80014d2:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115

		if (STATUS_REG_A_status == HAL_OK && ((STATUS_REG_A_val & 0x08)>>3) == 1) {
 80014d6:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80014da:	2b00      	cmp	r3, #0
 80014dc:	f040 82c9 	bne.w	8001a72 <main+0xaf2>
 80014e0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80014e4:	f003 0308 	and.w	r3, r3, #8
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f000 82c2 	beq.w	8001a72 <main+0xaf2>
 80014ee:	466b      	mov	r3, sp
 80014f0:	461d      	mov	r5, r3
			/*
			 * Sampling
			 */
			uint8_t sample_a = 5;
 80014f2:	2305      	movs	r3, #5
 80014f4:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
			int16_t arr_x_a[sample_a];
 80014f8:	f897 4114 	ldrb.w	r4, [r7, #276]	; 0x114
 80014fc:	4623      	mov	r3, r4
 80014fe:	3b01      	subs	r3, #1
 8001500:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8001504:	b2e0      	uxtb	r0, r4
 8001506:	f04f 0100 	mov.w	r1, #0
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	010b      	lsls	r3, r1, #4
 8001514:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001518:	0102      	lsls	r2, r0, #4
 800151a:	b2e0      	uxtb	r0, r4
 800151c:	f04f 0100 	mov.w	r1, #0
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	f04f 0300 	mov.w	r3, #0
 8001528:	010b      	lsls	r3, r1, #4
 800152a:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800152e:	0102      	lsls	r2, r0, #4
 8001530:	4623      	mov	r3, r4
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	3307      	adds	r3, #7
 8001536:	08db      	lsrs	r3, r3, #3
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	ebad 0d03 	sub.w	sp, sp, r3
 800153e:	ab04      	add	r3, sp, #16
 8001540:	3301      	adds	r3, #1
 8001542:	085b      	lsrs	r3, r3, #1
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			int16_t arr_y_a[sample_a];
 800154a:	f897 4114 	ldrb.w	r4, [r7, #276]	; 0x114
 800154e:	4623      	mov	r3, r4
 8001550:	3b01      	subs	r3, #1
 8001552:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001556:	b2e0      	uxtb	r0, r4
 8001558:	f04f 0100 	mov.w	r1, #0
 800155c:	f04f 0200 	mov.w	r2, #0
 8001560:	f04f 0300 	mov.w	r3, #0
 8001564:	010b      	lsls	r3, r1, #4
 8001566:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800156a:	0102      	lsls	r2, r0, #4
 800156c:	b2e0      	uxtb	r0, r4
 800156e:	f04f 0100 	mov.w	r1, #0
 8001572:	f04f 0200 	mov.w	r2, #0
 8001576:	f04f 0300 	mov.w	r3, #0
 800157a:	010b      	lsls	r3, r1, #4
 800157c:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001580:	0102      	lsls	r2, r0, #4
 8001582:	4623      	mov	r3, r4
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	3307      	adds	r3, #7
 8001588:	08db      	lsrs	r3, r3, #3
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	ebad 0d03 	sub.w	sp, sp, r3
 8001590:	ab04      	add	r3, sp, #16
 8001592:	3301      	adds	r3, #1
 8001594:	085b      	lsrs	r3, r3, #1
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
			int16_t arr_z_a[sample_a];
 800159c:	f897 4114 	ldrb.w	r4, [r7, #276]	; 0x114
 80015a0:	4623      	mov	r3, r4
 80015a2:	3b01      	subs	r3, #1
 80015a4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80015a8:	b2e0      	uxtb	r0, r4
 80015aa:	f04f 0100 	mov.w	r1, #0
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	010b      	lsls	r3, r1, #4
 80015b8:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80015bc:	0102      	lsls	r2, r0, #4
 80015be:	b2e0      	uxtb	r0, r4
 80015c0:	f04f 0100 	mov.w	r1, #0
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	010b      	lsls	r3, r1, #4
 80015ce:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80015d2:	0102      	lsls	r2, r0, #4
 80015d4:	4623      	mov	r3, r4
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	3307      	adds	r3, #7
 80015da:	08db      	lsrs	r3, r3, #3
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	ebad 0d03 	sub.w	sp, sp, r3
 80015e2:	ab04      	add	r3, sp, #16
 80015e4:	3301      	adds	r3, #1
 80015e6:	085b      	lsrs	r3, r3, #1
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
			int16_t arr_kalman_x[sample_a];
 80015ee:	f897 4114 	ldrb.w	r4, [r7, #276]	; 0x114
 80015f2:	4623      	mov	r3, r4
 80015f4:	3b01      	subs	r3, #1
 80015f6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80015fa:	b2e0      	uxtb	r0, r4
 80015fc:	f04f 0100 	mov.w	r1, #0
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	010b      	lsls	r3, r1, #4
 800160a:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800160e:	0102      	lsls	r2, r0, #4
 8001610:	b2e0      	uxtb	r0, r4
 8001612:	f04f 0100 	mov.w	r1, #0
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	010b      	lsls	r3, r1, #4
 8001620:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001624:	0102      	lsls	r2, r0, #4
 8001626:	4623      	mov	r3, r4
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	3307      	adds	r3, #7
 800162c:	08db      	lsrs	r3, r3, #3
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	ebad 0d03 	sub.w	sp, sp, r3
 8001634:	ab04      	add	r3, sp, #16
 8001636:	3301      	adds	r3, #1
 8001638:	085b      	lsrs	r3, r3, #1
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
			int16_t arr_kalman_x_2[sample_a];
 8001640:	f897 4114 	ldrb.w	r4, [r7, #276]	; 0x114
 8001644:	4623      	mov	r3, r4
 8001646:	3b01      	subs	r3, #1
 8001648:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800164c:	b2e0      	uxtb	r0, r4
 800164e:	f04f 0100 	mov.w	r1, #0
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	f04f 0300 	mov.w	r3, #0
 800165a:	010b      	lsls	r3, r1, #4
 800165c:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001660:	0102      	lsls	r2, r0, #4
 8001662:	b2e0      	uxtb	r0, r4
 8001664:	f04f 0100 	mov.w	r1, #0
 8001668:	f04f 0200 	mov.w	r2, #0
 800166c:	f04f 0300 	mov.w	r3, #0
 8001670:	010b      	lsls	r3, r1, #4
 8001672:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001676:	0102      	lsls	r2, r0, #4
 8001678:	4623      	mov	r3, r4
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	3307      	adds	r3, #7
 800167e:	08db      	lsrs	r3, r3, #3
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	ebad 0d03 	sub.w	sp, sp, r3
 8001686:	ab04      	add	r3, sp, #16
 8001688:	3301      	adds	r3, #1
 800168a:	085b      	lsrs	r3, r3, #1
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
			for (int i=0;i<sample_a;i++) {
 8001692:	2300      	movs	r3, #0
 8001694:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8001698:	e109      	b.n	80018ae <main+0x92e>

				STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 800169a:	2332      	movs	r3, #50	; 0x32
 800169c:	9302      	str	r3, [sp, #8]
 800169e:	2301      	movs	r3, #1
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	f107 036f 	add.w	r3, r7, #111	; 0x6f
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2301      	movs	r3, #1
 80016aa:	2227      	movs	r2, #39	; 0x27
 80016ac:	2133      	movs	r1, #51	; 0x33
 80016ae:	4805      	ldr	r0, [pc, #20]	; (80016c4 <main+0x744>)
 80016b0:	f001 fc8e 	bl	8002fd0 <HAL_I2C_Mem_Read>
 80016b4:	4603      	mov	r3, r0
 80016b6:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
				while (((STATUS_REG_A_val & 0x08)>>3) != 1) {
 80016ba:	e01b      	b.n	80016f4 <main+0x774>
 80016bc:	08007be4 	.word	0x08007be4
 80016c0:	20000258 	.word	0x20000258
 80016c4:	20000204 	.word	0x20000204
 80016c8:	08007bf8 	.word	0x08007bf8
 80016cc:	08007c0c 	.word	0x08007c0c
 80016d0:	08007c20 	.word	0x08007c20
					STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 80016d4:	2332      	movs	r3, #50	; 0x32
 80016d6:	9302      	str	r3, [sp, #8]
 80016d8:	2301      	movs	r3, #1
 80016da:	9301      	str	r3, [sp, #4]
 80016dc:	f107 036f 	add.w	r3, r7, #111	; 0x6f
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2301      	movs	r3, #1
 80016e4:	2227      	movs	r2, #39	; 0x27
 80016e6:	2133      	movs	r1, #51	; 0x33
 80016e8:	487c      	ldr	r0, [pc, #496]	; (80018dc <main+0x95c>)
 80016ea:	f001 fc71 	bl	8002fd0 <HAL_I2C_Mem_Read>
 80016ee:	4603      	mov	r3, r0
 80016f0:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
				while (((STATUS_REG_A_val & 0x08)>>3) != 1) {
 80016f4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80016f8:	f003 0308 	and.w	r3, r3, #8
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0e9      	beq.n	80016d4 <main+0x754>
				}
				OUT_X_L_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_X_L_A, 1, &OUT_X_L_A_val, 1, 50);
 8001700:	2332      	movs	r3, #50	; 0x32
 8001702:	9302      	str	r3, [sp, #8]
 8001704:	2301      	movs	r3, #1
 8001706:	9301      	str	r3, [sp, #4]
 8001708:	f107 036e 	add.w	r3, r7, #110	; 0x6e
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2301      	movs	r3, #1
 8001710:	2228      	movs	r2, #40	; 0x28
 8001712:	2133      	movs	r1, #51	; 0x33
 8001714:	4871      	ldr	r0, [pc, #452]	; (80018dc <main+0x95c>)
 8001716:	f001 fc5b 	bl	8002fd0 <HAL_I2C_Mem_Read>
 800171a:	4603      	mov	r3, r0
 800171c:	f887 3125 	strb.w	r3, [r7, #293]	; 0x125
				OUT_X_H_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_X_H_A, 1, &OUT_X_H_A_val, 1, 50);
 8001720:	2332      	movs	r3, #50	; 0x32
 8001722:	9302      	str	r3, [sp, #8]
 8001724:	2301      	movs	r3, #1
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	f107 036d 	add.w	r3, r7, #109	; 0x6d
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	2301      	movs	r3, #1
 8001730:	2229      	movs	r2, #41	; 0x29
 8001732:	2133      	movs	r1, #51	; 0x33
 8001734:	4869      	ldr	r0, [pc, #420]	; (80018dc <main+0x95c>)
 8001736:	f001 fc4b 	bl	8002fd0 <HAL_I2C_Mem_Read>
 800173a:	4603      	mov	r3, r0
 800173c:	f887 3124 	strb.w	r3, [r7, #292]	; 0x124

				OUT_Y_L_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Y_L_A, 1, &OUT_Y_L_A_val, 1, 50);
 8001740:	2332      	movs	r3, #50	; 0x32
 8001742:	9302      	str	r3, [sp, #8]
 8001744:	2301      	movs	r3, #1
 8001746:	9301      	str	r3, [sp, #4]
 8001748:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	2301      	movs	r3, #1
 8001750:	222a      	movs	r2, #42	; 0x2a
 8001752:	2133      	movs	r1, #51	; 0x33
 8001754:	4861      	ldr	r0, [pc, #388]	; (80018dc <main+0x95c>)
 8001756:	f001 fc3b 	bl	8002fd0 <HAL_I2C_Mem_Read>
 800175a:	4603      	mov	r3, r0
 800175c:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
				OUT_Y_H_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Y_H_A, 1, &OUT_Y_H_A_val, 1, 50);
 8001760:	2332      	movs	r3, #50	; 0x32
 8001762:	9302      	str	r3, [sp, #8]
 8001764:	2301      	movs	r3, #1
 8001766:	9301      	str	r3, [sp, #4]
 8001768:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	2301      	movs	r3, #1
 8001770:	222b      	movs	r2, #43	; 0x2b
 8001772:	2133      	movs	r1, #51	; 0x33
 8001774:	4859      	ldr	r0, [pc, #356]	; (80018dc <main+0x95c>)
 8001776:	f001 fc2b 	bl	8002fd0 <HAL_I2C_Mem_Read>
 800177a:	4603      	mov	r3, r0
 800177c:	f887 3122 	strb.w	r3, [r7, #290]	; 0x122

				OUT_Z_L_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Z_L_A, 1, &OUT_Z_L_A_val, 1, 50);
 8001780:	2332      	movs	r3, #50	; 0x32
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2301      	movs	r3, #1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	f107 036a 	add.w	r3, r7, #106	; 0x6a
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2301      	movs	r3, #1
 8001790:	222c      	movs	r2, #44	; 0x2c
 8001792:	2133      	movs	r1, #51	; 0x33
 8001794:	4851      	ldr	r0, [pc, #324]	; (80018dc <main+0x95c>)
 8001796:	f001 fc1b 	bl	8002fd0 <HAL_I2C_Mem_Read>
 800179a:	4603      	mov	r3, r0
 800179c:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
				OUT_Z_H_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Z_H_A, 1, &OUT_Z_H_A_val, 1, 50);
 80017a0:	2332      	movs	r3, #50	; 0x32
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	2301      	movs	r3, #1
 80017a6:	9301      	str	r3, [sp, #4]
 80017a8:	f107 0369 	add.w	r3, r7, #105	; 0x69
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	2301      	movs	r3, #1
 80017b0:	222d      	movs	r2, #45	; 0x2d
 80017b2:	2133      	movs	r1, #51	; 0x33
 80017b4:	4849      	ldr	r0, [pc, #292]	; (80018dc <main+0x95c>)
 80017b6:	f001 fc0b 	bl	8002fd0 <HAL_I2C_Mem_Read>
 80017ba:	4603      	mov	r3, r0
 80017bc:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120

				if (OUT_X_L_A_status == HAL_OK && OUT_X_H_A_status == HAL_OK) {
 80017c0:	f897 3125 	ldrb.w	r3, [r7, #293]	; 0x125
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d119      	bne.n	80017fc <main+0x87c>
 80017c8:	f897 3124 	ldrb.w	r3, [r7, #292]	; 0x124
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d115      	bne.n	80017fc <main+0x87c>
					OUT_X_A_val = OUT_X_H_A_val;
 80017d0:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80017d4:	f8a7 312c 	strh.w	r3, [r7, #300]	; 0x12c
					OUT_X_A_val <<= 8;
 80017d8:	f9b7 312c 	ldrsh.w	r3, [r7, #300]	; 0x12c
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	f8a7 312c 	strh.w	r3, [r7, #300]	; 0x12c
					OUT_X_A_val |= OUT_X_L_A_val;
 80017e2:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80017e6:	b21a      	sxth	r2, r3
 80017e8:	f8b7 312c 	ldrh.w	r3, [r7, #300]	; 0x12c
 80017ec:	4313      	orrs	r3, r2
 80017ee:	f8a7 312c 	strh.w	r3, [r7, #300]	; 0x12c
					OUT_X_A_val >>= 6;
 80017f2:	f9b7 312c 	ldrsh.w	r3, [r7, #300]	; 0x12c
 80017f6:	119b      	asrs	r3, r3, #6
 80017f8:	f8a7 312c 	strh.w	r3, [r7, #300]	; 0x12c
				}

				if (OUT_Y_L_A_status == HAL_OK && OUT_Y_H_A_status == HAL_OK) {
 80017fc:	f897 3123 	ldrb.w	r3, [r7, #291]	; 0x123
 8001800:	2b00      	cmp	r3, #0
 8001802:	d119      	bne.n	8001838 <main+0x8b8>
 8001804:	f897 3122 	ldrb.w	r3, [r7, #290]	; 0x122
 8001808:	2b00      	cmp	r3, #0
 800180a:	d115      	bne.n	8001838 <main+0x8b8>
					OUT_Y_A_val = OUT_Y_H_A_val;
 800180c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001810:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
					OUT_Y_A_val <<= 8;
 8001814:	f9b7 312e 	ldrsh.w	r3, [r7, #302]	; 0x12e
 8001818:	021b      	lsls	r3, r3, #8
 800181a:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
					OUT_Y_A_val |= OUT_Y_L_A_val;
 800181e:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8001822:	b21a      	sxth	r2, r3
 8001824:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8001828:	4313      	orrs	r3, r2
 800182a:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
					OUT_Y_A_val >>= 6;
 800182e:	f9b7 312e 	ldrsh.w	r3, [r7, #302]	; 0x12e
 8001832:	119b      	asrs	r3, r3, #6
 8001834:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
				}

				if (OUT_Z_L_A_status == HAL_OK && OUT_Z_H_A_status == HAL_OK) {
 8001838:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800183c:	2b00      	cmp	r3, #0
 800183e:	d119      	bne.n	8001874 <main+0x8f4>
 8001840:	f897 3120 	ldrb.w	r3, [r7, #288]	; 0x120
 8001844:	2b00      	cmp	r3, #0
 8001846:	d115      	bne.n	8001874 <main+0x8f4>
					OUT_Z_A_val = OUT_Z_H_A_val;
 8001848:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 800184c:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130
					OUT_Z_A_val <<= 8;
 8001850:	f9b7 3130 	ldrsh.w	r3, [r7, #304]	; 0x130
 8001854:	021b      	lsls	r3, r3, #8
 8001856:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130
					OUT_Z_A_val |= OUT_Z_L_A_val;
 800185a:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 800185e:	b21a      	sxth	r2, r3
 8001860:	f8b7 3130 	ldrh.w	r3, [r7, #304]	; 0x130
 8001864:	4313      	orrs	r3, r2
 8001866:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130
					OUT_Z_A_val >>= 6;
 800186a:	f9b7 3130 	ldrsh.w	r3, [r7, #304]	; 0x130
 800186e:	119b      	asrs	r3, r3, #6
 8001870:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130
				}
				arr_x_a[i] = (OUT_X_A_val);
 8001874:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001878:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800187c:	f8b7 112c 	ldrh.w	r1, [r7, #300]	; 0x12c
 8001880:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_y_a[i] = (OUT_Y_A_val);
 8001884:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001888:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800188c:	f8b7 112e 	ldrh.w	r1, [r7, #302]	; 0x12e
 8001890:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_z_a[i] = (OUT_Z_A_val);
 8001894:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001898:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800189c:	f8b7 1130 	ldrh.w	r1, [r7, #304]	; 0x130
 80018a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0;i<sample_a;i++) {
 80018a4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80018a8:	3301      	adds	r3, #1
 80018aa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80018ae:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 80018b2:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 80018b6:	429a      	cmp	r2, r3
 80018b8:	f6ff aeef 	blt.w	800169a <main+0x71a>
			}

			/*
			 * Average
			 */
			float avg_x_a = 0;
 80018bc:	f04f 0300 	mov.w	r3, #0
 80018c0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
			float avg_y_a = 0;
 80018c4:	f04f 0300 	mov.w	r3, #0
 80018c8:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
			float avg_z_a = 0;
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
			for (int i=0;i<sample_a;i++) {
 80018d4:	2300      	movs	r3, #0
 80018d6:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 80018da:	e036      	b.n	800194a <main+0x9ca>
 80018dc:	20000204 	.word	0x20000204
				avg_x_a += arr_x_a[i];
 80018e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80018e4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80018e8:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80018ec:	ee07 3a90 	vmov	s15, r3
 80018f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f4:	ed97 7a4f 	vldr	s14, [r7, #316]	; 0x13c
 80018f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fc:	edc7 7a4f 	vstr	s15, [r7, #316]	; 0x13c
				avg_y_a += arr_y_a[i];
 8001900:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001904:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001908:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800190c:	ee07 3a90 	vmov	s15, r3
 8001910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001914:	ed97 7a50 	vldr	s14, [r7, #320]	; 0x140
 8001918:	ee77 7a27 	vadd.f32	s15, s14, s15
 800191c:	edc7 7a50 	vstr	s15, [r7, #320]	; 0x140
				avg_z_a += arr_z_a[i];
 8001920:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001924:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001928:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800192c:	ee07 3a90 	vmov	s15, r3
 8001930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001934:	ed97 7a51 	vldr	s14, [r7, #324]	; 0x144
 8001938:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193c:	edc7 7a51 	vstr	s15, [r7, #324]	; 0x144
			for (int i=0;i<sample_a;i++) {
 8001940:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8001944:	3301      	adds	r3, #1
 8001946:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800194a:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 800194e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001952:	429a      	cmp	r2, r3
 8001954:	dbc4      	blt.n	80018e0 <main+0x960>
			}

			/*
			 * Calculation
			 */
			avg_x_a = (avg_x_a / sample_a) * (4.0 / 1023);
 8001956:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 800195a:	ee07 3a90 	vmov	s15, r3
 800195e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001962:	ed97 7a4f 	vldr	s14, [r7, #316]	; 0x13c
 8001966:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800196a:	ee16 0a90 	vmov	r0, s13
 800196e:	f7fe fe0b 	bl	8000588 <__aeabi_f2d>
 8001972:	a39d      	add	r3, pc, #628	; (adr r3, 8001be8 <main+0xc68>)
 8001974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001978:	f7fe fe5e 	bl	8000638 <__aeabi_dmul>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	f7ff f930 	bl	8000be8 <__aeabi_d2f>
 8001988:	4603      	mov	r3, r0
 800198a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
			avg_y_a = (avg_y_a / sample_a) * (4.0 / 1023);
 800198e:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8001992:	ee07 3a90 	vmov	s15, r3
 8001996:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800199a:	ed97 7a50 	vldr	s14, [r7, #320]	; 0x140
 800199e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80019a2:	ee16 0a90 	vmov	r0, s13
 80019a6:	f7fe fdef 	bl	8000588 <__aeabi_f2d>
 80019aa:	a38f      	add	r3, pc, #572	; (adr r3, 8001be8 <main+0xc68>)
 80019ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b0:	f7fe fe42 	bl	8000638 <__aeabi_dmul>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4610      	mov	r0, r2
 80019ba:	4619      	mov	r1, r3
 80019bc:	f7ff f914 	bl	8000be8 <__aeabi_d2f>
 80019c0:	4603      	mov	r3, r0
 80019c2:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
			avg_z_a = (avg_z_a / sample_a) * (4.0 / 1023);
 80019c6:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 80019ca:	ee07 3a90 	vmov	s15, r3
 80019ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d2:	ed97 7a51 	vldr	s14, [r7, #324]	; 0x144
 80019d6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80019da:	ee16 0a90 	vmov	r0, s13
 80019de:	f7fe fdd3 	bl	8000588 <__aeabi_f2d>
 80019e2:	a381      	add	r3, pc, #516	; (adr r3, 8001be8 <main+0xc68>)
 80019e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e8:	f7fe fe26 	bl	8000638 <__aeabi_dmul>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	f7ff f8f8 	bl	8000be8 <__aeabi_d2f>
 80019f8:	4603      	mov	r3, r0
 80019fa:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
//			avg_z_a = KALMAN_Z(avg_z_a);

			/*
			 * Serial
			 */
			HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "% 06.5f,", avg_x_a), 100); // @suppress("Float formatting support")
 80019fe:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8001a02:	f7fe fdc1 	bl	8000588 <__aeabi_f2d>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001a0e:	4972      	ldr	r1, [pc, #456]	; (8001bd8 <main+0xc58>)
 8001a10:	f003 feaa 	bl	8005768 <siprintf>
 8001a14:	4603      	mov	r3, r0
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8001a1c:	2364      	movs	r3, #100	; 0x64
 8001a1e:	486f      	ldr	r0, [pc, #444]	; (8001bdc <main+0xc5c>)
 8001a20:	f002 ff3d 	bl	800489e <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "% 06.5f,", avg_y_a), 100); // @suppress("Float formatting support")
 8001a24:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 8001a28:	f7fe fdae 	bl	8000588 <__aeabi_f2d>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001a34:	4968      	ldr	r1, [pc, #416]	; (8001bd8 <main+0xc58>)
 8001a36:	f003 fe97 	bl	8005768 <siprintf>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8001a42:	2364      	movs	r3, #100	; 0x64
 8001a44:	4865      	ldr	r0, [pc, #404]	; (8001bdc <main+0xc5c>)
 8001a46:	f002 ff2a 	bl	800489e <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "% 06.5f\n", avg_z_a), 100); // @suppress("Float formatting support")
 8001a4a:	f8d7 0144 	ldr.w	r0, [r7, #324]	; 0x144
 8001a4e:	f7fe fd9b 	bl	8000588 <__aeabi_f2d>
 8001a52:	4602      	mov	r2, r0
 8001a54:	460b      	mov	r3, r1
 8001a56:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8001a5a:	4961      	ldr	r1, [pc, #388]	; (8001be0 <main+0xc60>)
 8001a5c:	f003 fe84 	bl	8005768 <siprintf>
 8001a60:	4603      	mov	r3, r0
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8001a68:	2364      	movs	r3, #100	; 0x64
 8001a6a:	485c      	ldr	r0, [pc, #368]	; (8001bdc <main+0xc5c>)
 8001a6c:	f002 ff17 	bl	800489e <HAL_UART_Transmit>
 8001a70:	46ad      	mov	sp, r5
		} else {

		}


		STATUS_REG_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, STATUS_REG_M, 1, &STATUS_REG_M_val, 1, 50);
 8001a72:	2332      	movs	r3, #50	; 0x32
 8001a74:	9302      	str	r3, [sp, #8]
 8001a76:	2301      	movs	r3, #1
 8001a78:	9301      	str	r3, [sp, #4]
 8001a7a:	f107 030c 	add.w	r3, r7, #12
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2301      	movs	r3, #1
 8001a82:	2267      	movs	r2, #103	; 0x67
 8001a84:	213d      	movs	r1, #61	; 0x3d
 8001a86:	4857      	ldr	r0, [pc, #348]	; (8001be4 <main+0xc64>)
 8001a88:	f001 faa2 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb

		if (STATUS_REG_M_status == HAL_OK && ((STATUS_REG_M_val & 0x08)>>3) == 1) {
 8001a92:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f47f ad0d 	bne.w	80014b6 <main+0x536>
 8001a9c:	f107 030c 	add.w	r3, r7, #12
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f43f ad05 	beq.w	80014b6 <main+0x536>
 8001aac:	466b      	mov	r3, sp
 8001aae:	461d      	mov	r5, r3
			/*
			 * Sampling
			 */
			uint8_t sample_m = 5;
 8001ab0:	2305      	movs	r3, #5
 8001ab2:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
			int16_t arr_x_m[sample_m];
 8001ab6:	f897 40ea 	ldrb.w	r4, [r7, #234]	; 0xea
 8001aba:	4623      	mov	r3, r4
 8001abc:	3b01      	subs	r3, #1
 8001abe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001ac2:	b2e0      	uxtb	r0, r4
 8001ac4:	f04f 0100 	mov.w	r1, #0
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	010b      	lsls	r3, r1, #4
 8001ad2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001ad6:	0102      	lsls	r2, r0, #4
 8001ad8:	b2e0      	uxtb	r0, r4
 8001ada:	f04f 0100 	mov.w	r1, #0
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	010b      	lsls	r3, r1, #4
 8001ae8:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001aec:	0102      	lsls	r2, r0, #4
 8001aee:	4623      	mov	r3, r4
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	3307      	adds	r3, #7
 8001af4:	08db      	lsrs	r3, r3, #3
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	ebad 0d03 	sub.w	sp, sp, r3
 8001afc:	ab04      	add	r3, sp, #16
 8001afe:	3301      	adds	r3, #1
 8001b00:	085b      	lsrs	r3, r3, #1
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
			int16_t arr_y_m[sample_m];
 8001b08:	f897 40ea 	ldrb.w	r4, [r7, #234]	; 0xea
 8001b0c:	4623      	mov	r3, r4
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001b14:	b2e0      	uxtb	r0, r4
 8001b16:	f04f 0100 	mov.w	r1, #0
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	010b      	lsls	r3, r1, #4
 8001b24:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001b28:	0102      	lsls	r2, r0, #4
 8001b2a:	b2e0      	uxtb	r0, r4
 8001b2c:	f04f 0100 	mov.w	r1, #0
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	f04f 0300 	mov.w	r3, #0
 8001b38:	010b      	lsls	r3, r1, #4
 8001b3a:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001b3e:	0102      	lsls	r2, r0, #4
 8001b40:	4623      	mov	r3, r4
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	3307      	adds	r3, #7
 8001b46:	08db      	lsrs	r3, r3, #3
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	ebad 0d03 	sub.w	sp, sp, r3
 8001b4e:	ab04      	add	r3, sp, #16
 8001b50:	3301      	adds	r3, #1
 8001b52:	085b      	lsrs	r3, r3, #1
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
			int16_t arr_z_m[sample_m];
 8001b5a:	f897 40ea 	ldrb.w	r4, [r7, #234]	; 0xea
 8001b5e:	4623      	mov	r3, r4
 8001b60:	3b01      	subs	r3, #1
 8001b62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001b66:	b2e0      	uxtb	r0, r4
 8001b68:	f04f 0100 	mov.w	r1, #0
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	f04f 0300 	mov.w	r3, #0
 8001b74:	010b      	lsls	r3, r1, #4
 8001b76:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001b7a:	0102      	lsls	r2, r0, #4
 8001b7c:	b2e0      	uxtb	r0, r4
 8001b7e:	f04f 0100 	mov.w	r1, #0
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	f04f 0300 	mov.w	r3, #0
 8001b8a:	010b      	lsls	r3, r1, #4
 8001b8c:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001b90:	0102      	lsls	r2, r0, #4
 8001b92:	4623      	mov	r3, r4
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	3307      	adds	r3, #7
 8001b98:	08db      	lsrs	r3, r3, #3
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	ebad 0d03 	sub.w	sp, sp, r3
 8001ba0:	ab04      	add	r3, sp, #16
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	085b      	lsrs	r3, r3, #1
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
			for (int i=0;i<sample_m;i++) {
 8001bac:	2300      	movs	r3, #0
 8001bae:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001bb2:	e0fd      	b.n	8001db0 <main+0xe30>

				STATUS_REG_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, STATUS_REG_M, 1, &STATUS_REG_M_val, 1, 50);
 8001bb4:	2332      	movs	r3, #50	; 0x32
 8001bb6:	9302      	str	r3, [sp, #8]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	9301      	str	r3, [sp, #4]
 8001bbc:	f107 030c 	add.w	r3, r7, #12
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	2267      	movs	r2, #103	; 0x67
 8001bc6:	213d      	movs	r1, #61	; 0x3d
 8001bc8:	4806      	ldr	r0, [pc, #24]	; (8001be4 <main+0xc64>)
 8001bca:	f001 fa01 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
				while (((STATUS_REG_M_val & 0x08)>>3) != 1) {
 8001bd4:	e01c      	b.n	8001c10 <main+0xc90>
 8001bd6:	bf00      	nop
 8001bd8:	08007c48 	.word	0x08007c48
 8001bdc:	20000258 	.word	0x20000258
 8001be0:	08007c54 	.word	0x08007c54
 8001be4:	20000204 	.word	0x20000204
 8001be8:	00401004 	.word	0x00401004
 8001bec:	3f700401 	.word	0x3f700401
					STATUS_REG_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, STATUS_REG_M, 1, &STATUS_REG_M_val, 1, 50);
 8001bf0:	2332      	movs	r3, #50	; 0x32
 8001bf2:	9302      	str	r3, [sp, #8]
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	9301      	str	r3, [sp, #4]
 8001bf8:	f107 030c 	add.w	r3, r7, #12
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	2301      	movs	r3, #1
 8001c00:	2267      	movs	r2, #103	; 0x67
 8001c02:	213d      	movs	r1, #61	; 0x3d
 8001c04:	48ad      	ldr	r0, [pc, #692]	; (8001ebc <main+0xf3c>)
 8001c06:	f001 f9e3 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
				while (((STATUS_REG_M_val & 0x08)>>3) != 1) {
 8001c10:	f107 030c 	add.w	r3, r7, #12
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0e8      	beq.n	8001bf0 <main+0xc70>
				}
				OUTX_L_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTX_L_REG_M, 1, &OUTX_L_REG_M_val, 1, 50);
 8001c1e:	2332      	movs	r3, #50	; 0x32
 8001c20:	9302      	str	r3, [sp, #8]
 8001c22:	2301      	movs	r3, #1
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	f107 030b 	add.w	r3, r7, #11
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	2268      	movs	r2, #104	; 0x68
 8001c30:	213d      	movs	r1, #61	; 0x3d
 8001c32:	48a2      	ldr	r0, [pc, #648]	; (8001ebc <main+0xf3c>)
 8001c34:	f001 f9cc 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
				OUTX_H_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTX_H_REG_M, 1, &OUTX_H_REG_M_val, 1, 50);
 8001c3e:	2332      	movs	r3, #50	; 0x32
 8001c40:	9302      	str	r3, [sp, #8]
 8001c42:	2301      	movs	r3, #1
 8001c44:	9301      	str	r3, [sp, #4]
 8001c46:	f107 030a 	add.w	r3, r7, #10
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	2269      	movs	r2, #105	; 0x69
 8001c50:	213d      	movs	r1, #61	; 0x3d
 8001c52:	489a      	ldr	r0, [pc, #616]	; (8001ebc <main+0xf3c>)
 8001c54:	f001 f9bc 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a

				OUTY_L_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTY_L_REG_M, 1, &OUTY_L_REG_M_val, 1, 50);
 8001c5e:	2332      	movs	r3, #50	; 0x32
 8001c60:	9302      	str	r3, [sp, #8]
 8001c62:	2301      	movs	r3, #1
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	f107 0309 	add.w	r3, r7, #9
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	226a      	movs	r2, #106	; 0x6a
 8001c70:	213d      	movs	r1, #61	; 0x3d
 8001c72:	4892      	ldr	r0, [pc, #584]	; (8001ebc <main+0xf3c>)
 8001c74:	f001 f9ac 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	f887 3119 	strb.w	r3, [r7, #281]	; 0x119
				OUTY_H_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTY_H_REG_M, 1, &OUTY_H_REG_M_val, 1, 50);
 8001c7e:	2332      	movs	r3, #50	; 0x32
 8001c80:	9302      	str	r3, [sp, #8]
 8001c82:	2301      	movs	r3, #1
 8001c84:	9301      	str	r3, [sp, #4]
 8001c86:	f107 0308 	add.w	r3, r7, #8
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	226b      	movs	r2, #107	; 0x6b
 8001c90:	213d      	movs	r1, #61	; 0x3d
 8001c92:	488a      	ldr	r0, [pc, #552]	; (8001ebc <main+0xf3c>)
 8001c94:	f001 f99c 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f887 3118 	strb.w	r3, [r7, #280]	; 0x118

				OUTZ_L_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTZ_L_REG_M, 1, &OUTZ_L_REG_M_val, 1, 50);
 8001c9e:	2332      	movs	r3, #50	; 0x32
 8001ca0:	9302      	str	r3, [sp, #8]
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	9301      	str	r3, [sp, #4]
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	2301      	movs	r3, #1
 8001cac:	226c      	movs	r2, #108	; 0x6c
 8001cae:	213d      	movs	r1, #61	; 0x3d
 8001cb0:	4882      	ldr	r0, [pc, #520]	; (8001ebc <main+0xf3c>)
 8001cb2:	f001 f98d 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				OUTZ_H_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTZ_H_REG_M, 1, &OUTZ_H_REG_M_val, 1, 50);
 8001cbc:	2332      	movs	r3, #50	; 0x32
 8001cbe:	9302      	str	r3, [sp, #8]
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	9301      	str	r3, [sp, #4]
 8001cc4:	1dbb      	adds	r3, r7, #6
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	2301      	movs	r3, #1
 8001cca:	226d      	movs	r2, #109	; 0x6d
 8001ccc:	213d      	movs	r1, #61	; 0x3d
 8001cce:	487b      	ldr	r0, [pc, #492]	; (8001ebc <main+0xf3c>)
 8001cd0:	f001 f97e 	bl	8002fd0 <HAL_I2C_Mem_Read>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

				if (OUTX_L_M_status == HAL_OK && OUTX_H_M_status == HAL_OK) {
 8001cda:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d116      	bne.n	8001d10 <main+0xd90>
 8001ce2:	f897 311a 	ldrb.w	r3, [r7, #282]	; 0x11a
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d112      	bne.n	8001d10 <main+0xd90>
					OUTX_M_val = OUTX_L_REG_M_val;
 8001cea:	f107 030b 	add.w	r3, r7, #11
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
					OUTX_M_val <<= 8;
 8001cf4:	f9b7 3132 	ldrsh.w	r3, [r7, #306]	; 0x132
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
					OUTX_M_val |= OUTX_H_REG_M_val;
 8001cfe:	f107 030a 	add.w	r3, r7, #10
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	b21a      	sxth	r2, r3
 8001d06:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
//					HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "X: %05d  ", OUTX_M_val), 100);
				}

				if (OUTY_L_M_status == HAL_OK && OUTY_H_M_status == HAL_OK) {
 8001d10:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d115      	bne.n	8001d44 <main+0xdc4>
 8001d18:	f897 3118 	ldrb.w	r3, [r7, #280]	; 0x118
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d111      	bne.n	8001d44 <main+0xdc4>
					OUTY_M_val = OUTY_L_REG_M_val;
 8001d20:	f107 0309 	add.w	r3, r7, #9
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
					OUTY_M_val <<= 8;
 8001d2a:	f9b7 3134 	ldrsh.w	r3, [r7, #308]	; 0x134
 8001d2e:	021b      	lsls	r3, r3, #8
 8001d30:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
					OUTY_M_val |= OUTZ_H_REG_M_val;
 8001d34:	1dbb      	adds	r3, r7, #6
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b21a      	sxth	r2, r3
 8001d3a:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
//					HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Y: %05d  ", OUTY_M_val), 100);
				}

				if (OUTZ_L_M_status == HAL_OK && OUTZ_H_M_status == HAL_OK) {
 8001d44:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d114      	bne.n	8001d76 <main+0xdf6>
 8001d4c:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d110      	bne.n	8001d76 <main+0xdf6>
					OUTZ_M_val = OUTZ_L_REG_M_val;
 8001d54:	1dfb      	adds	r3, r7, #7
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
					OUTZ_M_val <<= 8;
 8001d5c:	f9b7 3136 	ldrsh.w	r3, [r7, #310]	; 0x136
 8001d60:	021b      	lsls	r3, r3, #8
 8001d62:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
					OUTZ_M_val |= OUTZ_L_M_status;
 8001d66:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 8001d70:	4313      	orrs	r3, r2
 8001d72:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
//					HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Z: %05d  \n\r", OUTZ_M_val), 100);
				}
				arr_x_m[i] = OUTX_M_val;
 8001d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d7a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001d7e:	f8b7 1132 	ldrh.w	r1, [r7, #306]	; 0x132
 8001d82:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_y_m[i] = OUTY_M_val;
 8001d86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001d8a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001d8e:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 8001d92:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_z_m[i] = OUTZ_M_val;
 8001d96:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001d9a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001d9e:	f8b7 1136 	ldrh.w	r1, [r7, #310]	; 0x136
 8001da2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0;i<sample_m;i++) {
 8001da6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8001daa:	3301      	adds	r3, #1
 8001dac:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001db0:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 8001db4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001db8:	429a      	cmp	r2, r3
 8001dba:	f6ff aefb 	blt.w	8001bb4 <main+0xc34>
			}

			/*
			 * Average
			 */
			float avg_x_m = 0;
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
			float avg_y_m = 0;
 8001dc6:	f04f 0300 	mov.w	r3, #0
 8001dca:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
			float avg_z_m = 0;
 8001dce:	f04f 0300 	mov.w	r3, #0
 8001dd2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
			for (int i=0;i<sample_m;i++) {
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8001ddc:	e034      	b.n	8001e48 <main+0xec8>
				avg_x_m += arr_x_m[i];
 8001dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001de2:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001de6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001dea:	ee07 3a90 	vmov	s15, r3
 8001dee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df2:	ed97 7a54 	vldr	s14, [r7, #336]	; 0x150
 8001df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfa:	edc7 7a54 	vstr	s15, [r7, #336]	; 0x150
				avg_y_m += arr_y_m[i];
 8001dfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001e02:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001e06:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001e0a:	ee07 3a90 	vmov	s15, r3
 8001e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e12:	ed97 7a55 	vldr	s14, [r7, #340]	; 0x154
 8001e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e1a:	edc7 7a55 	vstr	s15, [r7, #340]	; 0x154
				avg_z_m += arr_z_m[i];
 8001e1e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001e22:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001e26:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001e2a:	ee07 3a90 	vmov	s15, r3
 8001e2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e32:	ed97 7a56 	vldr	s14, [r7, #344]	; 0x158
 8001e36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3a:	edc7 7a56 	vstr	s15, [r7, #344]	; 0x158
			for (int i=0;i<sample_m;i++) {
 8001e3e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001e42:	3301      	adds	r3, #1
 8001e44:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8001e48:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 8001e4c:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001e50:	429a      	cmp	r2, r3
 8001e52:	dbc4      	blt.n	8001dde <main+0xe5e>
			}

			/*
			 * Calculation
			 */
			avg_x_m = (avg_x_m / sample_m) * (100.0/65536);
 8001e54:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 8001e58:	ee07 3a90 	vmov	s15, r3
 8001e5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e60:	edd7 6a54 	vldr	s13, [r7, #336]	; 0x150
 8001e64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e68:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001ec0 <main+0xf40>
 8001e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e70:	edc7 7a54 	vstr	s15, [r7, #336]	; 0x150
			avg_y_m = (avg_y_m / sample_m) * (100.0/65536);
 8001e74:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 8001e78:	ee07 3a90 	vmov	s15, r3
 8001e7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e80:	edd7 6a55 	vldr	s13, [r7, #340]	; 0x154
 8001e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e88:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001ec0 <main+0xf40>
 8001e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e90:	edc7 7a55 	vstr	s15, [r7, #340]	; 0x154
			avg_z_m = (avg_z_m / sample_m) * (100.0/65536);
 8001e94:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 8001e98:	ee07 3a90 	vmov	s15, r3
 8001e9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea0:	edd7 6a56 	vldr	s13, [r7, #344]	; 0x158
 8001ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ea8:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001ec0 <main+0xf40>
 8001eac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb0:	edc7 7a56 	vstr	s15, [r7, #344]	; 0x158
 8001eb4:	46ad      	mov	sp, r5
		STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 8001eb6:	f7ff bafe 	b.w	80014b6 <main+0x536>
 8001eba:	bf00      	nop
 8001ebc:	20000204 	.word	0x20000204
 8001ec0:	3ac80000 	.word	0x3ac80000

08001ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b094      	sub	sp, #80	; 0x50
 8001ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eca:	f107 031c 	add.w	r3, r7, #28
 8001ece:	2234      	movs	r2, #52	; 0x34
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f002 ffd6 	bl	8004e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ed8:	f107 0308 	add.w	r3, r7, #8
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee8:	2300      	movs	r3, #0
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <SystemClock_Config+0xd4>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef0:	4a29      	ldr	r2, [pc, #164]	; (8001f98 <SystemClock_Config+0xd4>)
 8001ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ef8:	4b27      	ldr	r3, [pc, #156]	; (8001f98 <SystemClock_Config+0xd4>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f00:	607b      	str	r3, [r7, #4]
 8001f02:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001f04:	2300      	movs	r3, #0
 8001f06:	603b      	str	r3, [r7, #0]
 8001f08:	4b24      	ldr	r3, [pc, #144]	; (8001f9c <SystemClock_Config+0xd8>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f10:	4a22      	ldr	r2, [pc, #136]	; (8001f9c <SystemClock_Config+0xd8>)
 8001f12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	4b20      	ldr	r3, [pc, #128]	; (8001f9c <SystemClock_Config+0xd8>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f20:	603b      	str	r3, [r7, #0]
 8001f22:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f24:	2302      	movs	r3, #2
 8001f26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f2c:	2310      	movs	r3, #16
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f30:	2302      	movs	r3, #2
 8001f32:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f34:	2300      	movs	r3, #0
 8001f36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f38:	2310      	movs	r3, #16
 8001f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f3c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f40:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f42:	2304      	movs	r3, #4
 8001f44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001f46:	2302      	movs	r3, #2
 8001f48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f4e:	f107 031c 	add.w	r3, r7, #28
 8001f52:	4618      	mov	r0, r3
 8001f54:	f002 f9b8 	bl	80042c8 <HAL_RCC_OscConfig>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001f5e:	f000 f8e5 	bl	800212c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f62:	230f      	movs	r3, #15
 8001f64:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f66:	2302      	movs	r3, #2
 8001f68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f78:	f107 0308 	add.w	r3, r7, #8
 8001f7c:	2102      	movs	r1, #2
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f001 fed6 	bl	8003d30 <HAL_RCC_ClockConfig>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001f8a:	f000 f8cf 	bl	800212c <Error_Handler>
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3750      	adds	r7, #80	; 0x50
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40007000 	.word	0x40007000

08001fa0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fa4:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fa6:	4a13      	ldr	r2, [pc, #76]	; (8001ff4 <MX_I2C1_Init+0x54>)
 8001fa8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001faa:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fac:	4a12      	ldr	r2, [pc, #72]	; (8001ff8 <MX_I2C1_Init+0x58>)
 8001fae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001fb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fc4:	4b0a      	ldr	r3, [pc, #40]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fca:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fd0:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fdc:	4804      	ldr	r0, [pc, #16]	; (8001ff0 <MX_I2C1_Init+0x50>)
 8001fde:	f000 fdb9 	bl	8002b54 <HAL_I2C_Init>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fe8:	f000 f8a0 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20000204 	.word	0x20000204
 8001ff4:	40005400 	.word	0x40005400
 8001ff8:	000186a0 	.word	0x000186a0

08001ffc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8002000:	4b11      	ldr	r3, [pc, #68]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 8002002:	4a12      	ldr	r2, [pc, #72]	; (800204c <MX_USART2_UART_Init+0x50>)
 8002004:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002006:	4b10      	ldr	r3, [pc, #64]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 8002008:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800200c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 8002010:	2200      	movs	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002014:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 8002016:	2200      	movs	r2, #0
 8002018:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800201a:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 800201c:	2200      	movs	r2, #0
 800201e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002020:	4b09      	ldr	r3, [pc, #36]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 8002022:	220c      	movs	r2, #12
 8002024:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002026:	4b08      	ldr	r3, [pc, #32]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 8002028:	2200      	movs	r2, #0
 800202a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 800202e:	2200      	movs	r2, #0
 8002030:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002032:	4805      	ldr	r0, [pc, #20]	; (8002048 <MX_USART2_UART_Init+0x4c>)
 8002034:	f002 fbe6 	bl	8004804 <HAL_UART_Init>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800203e:	f000 f875 	bl	800212c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000258 	.word	0x20000258
 800204c:	40004400 	.word	0x40004400

08002050 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	; 0x28
 8002054:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002056:	f107 0314 	add.w	r3, r7, #20
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	609a      	str	r2, [r3, #8]
 8002062:	60da      	str	r2, [r3, #12]
 8002064:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	4b2d      	ldr	r3, [pc, #180]	; (8002120 <MX_GPIO_Init+0xd0>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a2c      	ldr	r2, [pc, #176]	; (8002120 <MX_GPIO_Init+0xd0>)
 8002070:	f043 0304 	orr.w	r3, r3, #4
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b2a      	ldr	r3, [pc, #168]	; (8002120 <MX_GPIO_Init+0xd0>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0304 	and.w	r3, r3, #4
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	4b26      	ldr	r3, [pc, #152]	; (8002120 <MX_GPIO_Init+0xd0>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a25      	ldr	r2, [pc, #148]	; (8002120 <MX_GPIO_Init+0xd0>)
 800208c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b23      	ldr	r3, [pc, #140]	; (8002120 <MX_GPIO_Init+0xd0>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	4b1f      	ldr	r3, [pc, #124]	; (8002120 <MX_GPIO_Init+0xd0>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	4a1e      	ldr	r2, [pc, #120]	; (8002120 <MX_GPIO_Init+0xd0>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6313      	str	r3, [r2, #48]	; 0x30
 80020ae:	4b1c      	ldr	r3, [pc, #112]	; (8002120 <MX_GPIO_Init+0xd0>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	607b      	str	r3, [r7, #4]
 80020be:	4b18      	ldr	r3, [pc, #96]	; (8002120 <MX_GPIO_Init+0xd0>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	4a17      	ldr	r2, [pc, #92]	; (8002120 <MX_GPIO_Init+0xd0>)
 80020c4:	f043 0302 	orr.w	r3, r3, #2
 80020c8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ca:	4b15      	ldr	r3, [pc, #84]	; (8002120 <MX_GPIO_Init+0xd0>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	607b      	str	r3, [r7, #4]
 80020d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2120      	movs	r1, #32
 80020da:	4812      	ldr	r0, [pc, #72]	; (8002124 <MX_GPIO_Init+0xd4>)
 80020dc:	f000 fd20 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80020e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80020e6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80020ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	4619      	mov	r1, r3
 80020f6:	480c      	ldr	r0, [pc, #48]	; (8002128 <MX_GPIO_Init+0xd8>)
 80020f8:	f000 fb7e 	bl	80027f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80020fc:	2320      	movs	r3, #32
 80020fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002100:	2301      	movs	r3, #1
 8002102:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	2300      	movs	r3, #0
 800210a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	4619      	mov	r1, r3
 8002112:	4804      	ldr	r0, [pc, #16]	; (8002124 <MX_GPIO_Init+0xd4>)
 8002114:	f000 fb70 	bl	80027f8 <HAL_GPIO_Init>

}
 8002118:	bf00      	nop
 800211a:	3728      	adds	r7, #40	; 0x28
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40023800 	.word	0x40023800
 8002124:	40020000 	.word	0x40020000
 8002128:	40020800 	.word	0x40020800

0800212c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002130:	b672      	cpsid	i
}
 8002132:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002134:	e7fe      	b.n	8002134 <Error_Handler+0x8>
	...

08002138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	4b10      	ldr	r3, [pc, #64]	; (8002184 <HAL_MspInit+0x4c>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	4a0f      	ldr	r2, [pc, #60]	; (8002184 <HAL_MspInit+0x4c>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800214c:	6453      	str	r3, [r2, #68]	; 0x44
 800214e:	4b0d      	ldr	r3, [pc, #52]	; (8002184 <HAL_MspInit+0x4c>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	4b09      	ldr	r3, [pc, #36]	; (8002184 <HAL_MspInit+0x4c>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	4a08      	ldr	r2, [pc, #32]	; (8002184 <HAL_MspInit+0x4c>)
 8002164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002168:	6413      	str	r3, [r2, #64]	; 0x40
 800216a:	4b06      	ldr	r3, [pc, #24]	; (8002184 <HAL_MspInit+0x4c>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002172:	603b      	str	r3, [r7, #0]
 8002174:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002176:	2007      	movs	r0, #7
 8002178:	f000 fb0a 	bl	8002790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40023800 	.word	0x40023800

08002188 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	; 0x28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a19      	ldr	r2, [pc, #100]	; (800220c <HAL_I2C_MspInit+0x84>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d12c      	bne.n	8002204 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
 80021ae:	4b18      	ldr	r3, [pc, #96]	; (8002210 <HAL_I2C_MspInit+0x88>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a17      	ldr	r2, [pc, #92]	; (8002210 <HAL_I2C_MspInit+0x88>)
 80021b4:	f043 0302 	orr.w	r3, r3, #2
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b15      	ldr	r3, [pc, #84]	; (8002210 <HAL_I2C_MspInit+0x88>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	613b      	str	r3, [r7, #16]
 80021c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021cc:	2312      	movs	r3, #18
 80021ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d4:	2303      	movs	r3, #3
 80021d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021d8:	2304      	movs	r3, #4
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	4619      	mov	r1, r3
 80021e2:	480c      	ldr	r0, [pc, #48]	; (8002214 <HAL_I2C_MspInit+0x8c>)
 80021e4:	f000 fb08 	bl	80027f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021e8:	2300      	movs	r3, #0
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	4b08      	ldr	r3, [pc, #32]	; (8002210 <HAL_I2C_MspInit+0x88>)
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	4a07      	ldr	r2, [pc, #28]	; (8002210 <HAL_I2C_MspInit+0x88>)
 80021f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021f6:	6413      	str	r3, [r2, #64]	; 0x40
 80021f8:	4b05      	ldr	r3, [pc, #20]	; (8002210 <HAL_I2C_MspInit+0x88>)
 80021fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002204:	bf00      	nop
 8002206:	3728      	adds	r7, #40	; 0x28
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40005400 	.word	0x40005400
 8002210:	40023800 	.word	0x40023800
 8002214:	40020400 	.word	0x40020400

08002218 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08a      	sub	sp, #40	; 0x28
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a19      	ldr	r2, [pc, #100]	; (800229c <HAL_UART_MspInit+0x84>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d12b      	bne.n	8002292 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
 800223e:	4b18      	ldr	r3, [pc, #96]	; (80022a0 <HAL_UART_MspInit+0x88>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	4a17      	ldr	r2, [pc, #92]	; (80022a0 <HAL_UART_MspInit+0x88>)
 8002244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002248:	6413      	str	r3, [r2, #64]	; 0x40
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <HAL_UART_MspInit+0x88>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002252:	613b      	str	r3, [r7, #16]
 8002254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	4b11      	ldr	r3, [pc, #68]	; (80022a0 <HAL_UART_MspInit+0x88>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	4a10      	ldr	r2, [pc, #64]	; (80022a0 <HAL_UART_MspInit+0x88>)
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	6313      	str	r3, [r2, #48]	; 0x30
 8002266:	4b0e      	ldr	r3, [pc, #56]	; (80022a0 <HAL_UART_MspInit+0x88>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002272:	230c      	movs	r3, #12
 8002274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	2302      	movs	r3, #2
 8002278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002282:	2307      	movs	r3, #7
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002286:	f107 0314 	add.w	r3, r7, #20
 800228a:	4619      	mov	r1, r3
 800228c:	4805      	ldr	r0, [pc, #20]	; (80022a4 <HAL_UART_MspInit+0x8c>)
 800228e:	f000 fab3 	bl	80027f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002292:	bf00      	nop
 8002294:	3728      	adds	r7, #40	; 0x28
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40004400 	.word	0x40004400
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40020000 	.word	0x40020000

080022a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022ac:	e7fe      	b.n	80022ac <NMI_Handler+0x4>

080022ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ae:	b480      	push	{r7}
 80022b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022b2:	e7fe      	b.n	80022b2 <HardFault_Handler+0x4>

080022b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022b8:	e7fe      	b.n	80022b8 <MemManage_Handler+0x4>

080022ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022be:	e7fe      	b.n	80022be <BusFault_Handler+0x4>

080022c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022c4:	e7fe      	b.n	80022c4 <UsageFault_Handler+0x4>

080022c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022c6:	b480      	push	{r7}
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022e2:	b480      	push	{r7}
 80022e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022f4:	f000 f956 	bl	80025a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022f8:	bf00      	nop
 80022fa:	bd80      	pop	{r7, pc}

080022fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
	return 1;
 8002300:	2301      	movs	r3, #1
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_kill>:

int _kill(int pid, int sig)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002316:	f002 fd8b 	bl	8004e30 <__errno>
 800231a:	4603      	mov	r3, r0
 800231c:	2216      	movs	r2, #22
 800231e:	601a      	str	r2, [r3, #0]
	return -1;
 8002320:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <_exit>:

void _exit (int status)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002334:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ffe7 	bl	800230c <_kill>
	while (1) {}		/* Make sure we hang here */
 800233e:	e7fe      	b.n	800233e <_exit+0x12>

08002340 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	e00a      	b.n	8002368 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002352:	f3af 8000 	nop.w
 8002356:	4601      	mov	r1, r0
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	1c5a      	adds	r2, r3, #1
 800235c:	60ba      	str	r2, [r7, #8]
 800235e:	b2ca      	uxtb	r2, r1
 8002360:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	3301      	adds	r3, #1
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	429a      	cmp	r2, r3
 800236e:	dbf0      	blt.n	8002352 <_read+0x12>
	}

return len;
 8002370:	687b      	ldr	r3, [r7, #4]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b086      	sub	sp, #24
 800237e:	af00      	add	r7, sp, #0
 8002380:	60f8      	str	r0, [r7, #12]
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002386:	2300      	movs	r3, #0
 8002388:	617b      	str	r3, [r7, #20]
 800238a:	e009      	b.n	80023a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	1c5a      	adds	r2, r3, #1
 8002390:	60ba      	str	r2, [r7, #8]
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	3301      	adds	r3, #1
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	dbf1      	blt.n	800238c <_write+0x12>
	}
	return len;
 80023a8:	687b      	ldr	r3, [r7, #4]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <_close>:

int _close(int file)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
	return -1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023da:	605a      	str	r2, [r3, #4]
	return 0;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <_isatty>:

int _isatty(int file)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
	return 1;
 80023f2:	2301      	movs	r3, #1
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
	return 0;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3714      	adds	r7, #20
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002424:	4a14      	ldr	r2, [pc, #80]	; (8002478 <_sbrk+0x5c>)
 8002426:	4b15      	ldr	r3, [pc, #84]	; (800247c <_sbrk+0x60>)
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002430:	4b13      	ldr	r3, [pc, #76]	; (8002480 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002438:	4b11      	ldr	r3, [pc, #68]	; (8002480 <_sbrk+0x64>)
 800243a:	4a12      	ldr	r2, [pc, #72]	; (8002484 <_sbrk+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243e:	4b10      	ldr	r3, [pc, #64]	; (8002480 <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	429a      	cmp	r2, r3
 800244a:	d207      	bcs.n	800245c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800244c:	f002 fcf0 	bl	8004e30 <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	220c      	movs	r2, #12
 8002454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800245a:	e009      	b.n	8002470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800245c:	4b08      	ldr	r3, [pc, #32]	; (8002480 <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002462:	4b07      	ldr	r3, [pc, #28]	; (8002480 <_sbrk+0x64>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	4a05      	ldr	r2, [pc, #20]	; (8002480 <_sbrk+0x64>)
 800246c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20020000 	.word	0x20020000
 800247c:	00000400 	.word	0x00000400
 8002480:	200001f8 	.word	0x200001f8
 8002484:	200002b0 	.word	0x200002b0

08002488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800248c:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <SystemInit+0x20>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002492:	4a05      	ldr	r2, [pc, #20]	; (80024a8 <SystemInit+0x20>)
 8002494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80024ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024b0:	480d      	ldr	r0, [pc, #52]	; (80024e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024b2:	490e      	ldr	r1, [pc, #56]	; (80024ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024b4:	4a0e      	ldr	r2, [pc, #56]	; (80024f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024b8:	e002      	b.n	80024c0 <LoopCopyDataInit>

080024ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024be:	3304      	adds	r3, #4

080024c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c4:	d3f9      	bcc.n	80024ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024c6:	4a0b      	ldr	r2, [pc, #44]	; (80024f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024c8:	4c0b      	ldr	r4, [pc, #44]	; (80024f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024cc:	e001      	b.n	80024d2 <LoopFillZerobss>

080024ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d0:	3204      	adds	r2, #4

080024d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d4:	d3fb      	bcc.n	80024ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024d6:	f7ff ffd7 	bl	8002488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024da:	f002 fcaf 	bl	8004e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024de:	f7fe fd4f 	bl	8000f80 <main>
  bx  lr    
 80024e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ec:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80024f0:	080080c4 	.word	0x080080c4
  ldr r2, =_sbss
 80024f4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80024f8:	200002b0 	.word	0x200002b0

080024fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024fc:	e7fe      	b.n	80024fc <ADC_IRQHandler>
	...

08002500 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002504:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <HAL_Init+0x40>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a0d      	ldr	r2, [pc, #52]	; (8002540 <HAL_Init+0x40>)
 800250a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800250e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002510:	4b0b      	ldr	r3, [pc, #44]	; (8002540 <HAL_Init+0x40>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <HAL_Init+0x40>)
 8002516:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800251a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800251c:	4b08      	ldr	r3, [pc, #32]	; (8002540 <HAL_Init+0x40>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a07      	ldr	r2, [pc, #28]	; (8002540 <HAL_Init+0x40>)
 8002522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002526:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002528:	2003      	movs	r0, #3
 800252a:	f000 f931 	bl	8002790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800252e:	2000      	movs	r0, #0
 8002530:	f000 f808 	bl	8002544 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002534:	f7ff fe00 	bl	8002138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40023c00 	.word	0x40023c00

08002544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800254c:	4b12      	ldr	r3, [pc, #72]	; (8002598 <HAL_InitTick+0x54>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <HAL_InitTick+0x58>)
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800255a:	fbb3 f3f1 	udiv	r3, r3, r1
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	4618      	mov	r0, r3
 8002564:	f000 f93b 	bl	80027de <HAL_SYSTICK_Config>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e00e      	b.n	8002590 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b0f      	cmp	r3, #15
 8002576:	d80a      	bhi.n	800258e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002578:	2200      	movs	r2, #0
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002580:	f000 f911 	bl	80027a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002584:	4a06      	ldr	r2, [pc, #24]	; (80025a0 <HAL_InitTick+0x5c>)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	e000      	b.n	8002590 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
}
 8002590:	4618      	mov	r0, r3
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20000000 	.word	0x20000000
 800259c:	20000008 	.word	0x20000008
 80025a0:	20000004 	.word	0x20000004

080025a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025a8:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_IncTick+0x20>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <HAL_IncTick+0x24>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4413      	add	r3, r2
 80025b4:	4a04      	ldr	r2, [pc, #16]	; (80025c8 <HAL_IncTick+0x24>)
 80025b6:	6013      	str	r3, [r2, #0]
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000008 	.word	0x20000008
 80025c8:	2000029c 	.word	0x2000029c

080025cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return uwTick;
 80025d0:	4b03      	ldr	r3, [pc, #12]	; (80025e0 <HAL_GetTick+0x14>)
 80025d2:	681b      	ldr	r3, [r3, #0]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	2000029c 	.word	0x2000029c

080025e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ec:	f7ff ffee 	bl	80025cc <HAL_GetTick>
 80025f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025fc:	d005      	beq.n	800260a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025fe:	4b0a      	ldr	r3, [pc, #40]	; (8002628 <HAL_Delay+0x44>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4413      	add	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800260a:	bf00      	nop
 800260c:	f7ff ffde 	bl	80025cc <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	429a      	cmp	r2, r3
 800261a:	d8f7      	bhi.n	800260c <HAL_Delay+0x28>
  {
  }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000008 	.word	0x20000008

0800262c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002648:	4013      	ands	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800265c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265e:	4a04      	ldr	r2, [pc, #16]	; (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	60d3      	str	r3, [r2, #12]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002678:	4b04      	ldr	r3, [pc, #16]	; (800268c <__NVIC_GetPriorityGrouping+0x18>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	0a1b      	lsrs	r3, r3, #8
 800267e:	f003 0307 	and.w	r3, r3, #7
}
 8002682:	4618      	mov	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	6039      	str	r1, [r7, #0]
 800269a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	db0a      	blt.n	80026ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	490c      	ldr	r1, [pc, #48]	; (80026dc <__NVIC_SetPriority+0x4c>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	0112      	lsls	r2, r2, #4
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	440b      	add	r3, r1
 80026b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026b8:	e00a      	b.n	80026d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4908      	ldr	r1, [pc, #32]	; (80026e0 <__NVIC_SetPriority+0x50>)
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	3b04      	subs	r3, #4
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	440b      	add	r3, r1
 80026ce:	761a      	strb	r2, [r3, #24]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000e100 	.word	0xe000e100
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	; 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	f1c3 0307 	rsb	r3, r3, #7
 80026fe:	2b04      	cmp	r3, #4
 8002700:	bf28      	it	cs
 8002702:	2304      	movcs	r3, #4
 8002704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3304      	adds	r3, #4
 800270a:	2b06      	cmp	r3, #6
 800270c:	d902      	bls.n	8002714 <NVIC_EncodePriority+0x30>
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3b03      	subs	r3, #3
 8002712:	e000      	b.n	8002716 <NVIC_EncodePriority+0x32>
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43da      	mvns	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	401a      	ands	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800272c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa01 f303 	lsl.w	r3, r1, r3
 8002736:	43d9      	mvns	r1, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	4313      	orrs	r3, r2
         );
}
 800273e:	4618      	mov	r0, r3
 8002740:	3724      	adds	r7, #36	; 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3b01      	subs	r3, #1
 8002758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800275c:	d301      	bcc.n	8002762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800275e:	2301      	movs	r3, #1
 8002760:	e00f      	b.n	8002782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002762:	4a0a      	ldr	r2, [pc, #40]	; (800278c <SysTick_Config+0x40>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	3b01      	subs	r3, #1
 8002768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800276a:	210f      	movs	r1, #15
 800276c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002770:	f7ff ff8e 	bl	8002690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002774:	4b05      	ldr	r3, [pc, #20]	; (800278c <SysTick_Config+0x40>)
 8002776:	2200      	movs	r2, #0
 8002778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800277a:	4b04      	ldr	r3, [pc, #16]	; (800278c <SysTick_Config+0x40>)
 800277c:	2207      	movs	r2, #7
 800277e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	e000e010 	.word	0xe000e010

08002790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f7ff ff47 	bl	800262c <__NVIC_SetPriorityGrouping>
}
 800279e:	bf00      	nop
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b086      	sub	sp, #24
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	4603      	mov	r3, r0
 80027ae:	60b9      	str	r1, [r7, #8]
 80027b0:	607a      	str	r2, [r7, #4]
 80027b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b8:	f7ff ff5c 	bl	8002674 <__NVIC_GetPriorityGrouping>
 80027bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	6978      	ldr	r0, [r7, #20]
 80027c4:	f7ff ff8e 	bl	80026e4 <NVIC_EncodePriority>
 80027c8:	4602      	mov	r2, r0
 80027ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ce:	4611      	mov	r1, r2
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff ff5d 	bl	8002690 <__NVIC_SetPriority>
}
 80027d6:	bf00      	nop
 80027d8:	3718      	adds	r7, #24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7ff ffb0 	bl	800274c <SysTick_Config>
 80027ec:	4603      	mov	r3, r0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
	...

080027f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b089      	sub	sp, #36	; 0x24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002806:	2300      	movs	r3, #0
 8002808:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800280a:	2300      	movs	r3, #0
 800280c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800280e:	2300      	movs	r3, #0
 8002810:	61fb      	str	r3, [r7, #28]
 8002812:	e165      	b.n	8002ae0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002814:	2201      	movs	r2, #1
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4013      	ands	r3, r2
 8002826:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	429a      	cmp	r2, r3
 800282e:	f040 8154 	bne.w	8002ada <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	2b01      	cmp	r3, #1
 800283c:	d005      	beq.n	800284a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002846:	2b02      	cmp	r3, #2
 8002848:	d130      	bne.n	80028ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	2203      	movs	r2, #3
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43db      	mvns	r3, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4013      	ands	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4313      	orrs	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002880:	2201      	movs	r2, #1
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	091b      	lsrs	r3, r3, #4
 8002896:	f003 0201 	and.w	r2, r3, #1
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 0303 	and.w	r3, r3, #3
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d017      	beq.n	80028e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	2203      	movs	r2, #3
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d123      	bne.n	800293c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	08da      	lsrs	r2, r3, #3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3208      	adds	r2, #8
 80028fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	220f      	movs	r2, #15
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	43db      	mvns	r3, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4013      	ands	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4313      	orrs	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	08da      	lsrs	r2, r3, #3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	3208      	adds	r2, #8
 8002936:	69b9      	ldr	r1, [r7, #24]
 8002938:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	2203      	movs	r2, #3
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f003 0203 	and.w	r2, r3, #3
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4313      	orrs	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 80ae 	beq.w	8002ada <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	4b5d      	ldr	r3, [pc, #372]	; (8002af8 <HAL_GPIO_Init+0x300>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002986:	4a5c      	ldr	r2, [pc, #368]	; (8002af8 <HAL_GPIO_Init+0x300>)
 8002988:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800298c:	6453      	str	r3, [r2, #68]	; 0x44
 800298e:	4b5a      	ldr	r3, [pc, #360]	; (8002af8 <HAL_GPIO_Init+0x300>)
 8002990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800299a:	4a58      	ldr	r2, [pc, #352]	; (8002afc <HAL_GPIO_Init+0x304>)
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	089b      	lsrs	r3, r3, #2
 80029a0:	3302      	adds	r3, #2
 80029a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	220f      	movs	r2, #15
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a4f      	ldr	r2, [pc, #316]	; (8002b00 <HAL_GPIO_Init+0x308>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d025      	beq.n	8002a12 <HAL_GPIO_Init+0x21a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a4e      	ldr	r2, [pc, #312]	; (8002b04 <HAL_GPIO_Init+0x30c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d01f      	beq.n	8002a0e <HAL_GPIO_Init+0x216>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a4d      	ldr	r2, [pc, #308]	; (8002b08 <HAL_GPIO_Init+0x310>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d019      	beq.n	8002a0a <HAL_GPIO_Init+0x212>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a4c      	ldr	r2, [pc, #304]	; (8002b0c <HAL_GPIO_Init+0x314>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d013      	beq.n	8002a06 <HAL_GPIO_Init+0x20e>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a4b      	ldr	r2, [pc, #300]	; (8002b10 <HAL_GPIO_Init+0x318>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d00d      	beq.n	8002a02 <HAL_GPIO_Init+0x20a>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a4a      	ldr	r2, [pc, #296]	; (8002b14 <HAL_GPIO_Init+0x31c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d007      	beq.n	80029fe <HAL_GPIO_Init+0x206>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a49      	ldr	r2, [pc, #292]	; (8002b18 <HAL_GPIO_Init+0x320>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d101      	bne.n	80029fa <HAL_GPIO_Init+0x202>
 80029f6:	2306      	movs	r3, #6
 80029f8:	e00c      	b.n	8002a14 <HAL_GPIO_Init+0x21c>
 80029fa:	2307      	movs	r3, #7
 80029fc:	e00a      	b.n	8002a14 <HAL_GPIO_Init+0x21c>
 80029fe:	2305      	movs	r3, #5
 8002a00:	e008      	b.n	8002a14 <HAL_GPIO_Init+0x21c>
 8002a02:	2304      	movs	r3, #4
 8002a04:	e006      	b.n	8002a14 <HAL_GPIO_Init+0x21c>
 8002a06:	2303      	movs	r3, #3
 8002a08:	e004      	b.n	8002a14 <HAL_GPIO_Init+0x21c>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e002      	b.n	8002a14 <HAL_GPIO_Init+0x21c>
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e000      	b.n	8002a14 <HAL_GPIO_Init+0x21c>
 8002a12:	2300      	movs	r3, #0
 8002a14:	69fa      	ldr	r2, [r7, #28]
 8002a16:	f002 0203 	and.w	r2, r2, #3
 8002a1a:	0092      	lsls	r2, r2, #2
 8002a1c:	4093      	lsls	r3, r2
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a24:	4935      	ldr	r1, [pc, #212]	; (8002afc <HAL_GPIO_Init+0x304>)
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	089b      	lsrs	r3, r3, #2
 8002a2a:	3302      	adds	r3, #2
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a32:	4b3a      	ldr	r3, [pc, #232]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a56:	4a31      	ldr	r2, [pc, #196]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a5c:	4b2f      	ldr	r3, [pc, #188]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	43db      	mvns	r3, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a80:	4a26      	ldr	r2, [pc, #152]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a86:	4b25      	ldr	r3, [pc, #148]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	43db      	mvns	r3, r3
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4013      	ands	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aaa:	4a1c      	ldr	r2, [pc, #112]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ab0:	4b1a      	ldr	r3, [pc, #104]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ad4:	4a11      	ldr	r2, [pc, #68]	; (8002b1c <HAL_GPIO_Init+0x324>)
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3301      	adds	r3, #1
 8002ade:	61fb      	str	r3, [r7, #28]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	2b0f      	cmp	r3, #15
 8002ae4:	f67f ae96 	bls.w	8002814 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ae8:	bf00      	nop
 8002aea:	bf00      	nop
 8002aec:	3724      	adds	r7, #36	; 0x24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40023800 	.word	0x40023800
 8002afc:	40013800 	.word	0x40013800
 8002b00:	40020000 	.word	0x40020000
 8002b04:	40020400 	.word	0x40020400
 8002b08:	40020800 	.word	0x40020800
 8002b0c:	40020c00 	.word	0x40020c00
 8002b10:	40021000 	.word	0x40021000
 8002b14:	40021400 	.word	0x40021400
 8002b18:	40021800 	.word	0x40021800
 8002b1c:	40013c00 	.word	0x40013c00

08002b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	807b      	strh	r3, [r7, #2]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b30:	787b      	ldrb	r3, [r7, #1]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b36:	887a      	ldrh	r2, [r7, #2]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b3c:	e003      	b.n	8002b46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b3e:	887b      	ldrh	r3, [r7, #2]
 8002b40:	041a      	lsls	r2, r3, #16
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	619a      	str	r2, [r3, #24]
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
	...

08002b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e12b      	b.n	8002dbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d106      	bne.n	8002b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff fb04 	bl	8002188 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2224      	movs	r2, #36	; 0x24
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0201 	bic.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ba6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bb8:	f001 f9ac 	bl	8003f14 <HAL_RCC_GetPCLK1Freq>
 8002bbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	4a81      	ldr	r2, [pc, #516]	; (8002dc8 <HAL_I2C_Init+0x274>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d807      	bhi.n	8002bd8 <HAL_I2C_Init+0x84>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4a80      	ldr	r2, [pc, #512]	; (8002dcc <HAL_I2C_Init+0x278>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	bf94      	ite	ls
 8002bd0:	2301      	movls	r3, #1
 8002bd2:	2300      	movhi	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	e006      	b.n	8002be6 <HAL_I2C_Init+0x92>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4a7d      	ldr	r2, [pc, #500]	; (8002dd0 <HAL_I2C_Init+0x27c>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	bf94      	ite	ls
 8002be0:	2301      	movls	r3, #1
 8002be2:	2300      	movhi	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e0e7      	b.n	8002dbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	4a78      	ldr	r2, [pc, #480]	; (8002dd4 <HAL_I2C_Init+0x280>)
 8002bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf6:	0c9b      	lsrs	r3, r3, #18
 8002bf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	4a6a      	ldr	r2, [pc, #424]	; (8002dc8 <HAL_I2C_Init+0x274>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d802      	bhi.n	8002c28 <HAL_I2C_Init+0xd4>
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	3301      	adds	r3, #1
 8002c26:	e009      	b.n	8002c3c <HAL_I2C_Init+0xe8>
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c2e:	fb02 f303 	mul.w	r3, r2, r3
 8002c32:	4a69      	ldr	r2, [pc, #420]	; (8002dd8 <HAL_I2C_Init+0x284>)
 8002c34:	fba2 2303 	umull	r2, r3, r2, r3
 8002c38:	099b      	lsrs	r3, r3, #6
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6812      	ldr	r2, [r2, #0]
 8002c40:	430b      	orrs	r3, r1
 8002c42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c4e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	495c      	ldr	r1, [pc, #368]	; (8002dc8 <HAL_I2C_Init+0x274>)
 8002c58:	428b      	cmp	r3, r1
 8002c5a:	d819      	bhi.n	8002c90 <HAL_I2C_Init+0x13c>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	1e59      	subs	r1, r3, #1
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c6a:	1c59      	adds	r1, r3, #1
 8002c6c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002c70:	400b      	ands	r3, r1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00a      	beq.n	8002c8c <HAL_I2C_Init+0x138>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	1e59      	subs	r1, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c84:	3301      	adds	r3, #1
 8002c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c8a:	e051      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002c8c:	2304      	movs	r3, #4
 8002c8e:	e04f      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d111      	bne.n	8002cbc <HAL_I2C_Init+0x168>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	1e58      	subs	r0, r3, #1
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6859      	ldr	r1, [r3, #4]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	440b      	add	r3, r1
 8002ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002caa:	3301      	adds	r3, #1
 8002cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	bf0c      	ite	eq
 8002cb4:	2301      	moveq	r3, #1
 8002cb6:	2300      	movne	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	e012      	b.n	8002ce2 <HAL_I2C_Init+0x18e>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1e58      	subs	r0, r3, #1
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6859      	ldr	r1, [r3, #4]
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	0099      	lsls	r1, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <HAL_I2C_Init+0x196>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e022      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10e      	bne.n	8002d10 <HAL_I2C_Init+0x1bc>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1e58      	subs	r0, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6859      	ldr	r1, [r3, #4]
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	440b      	add	r3, r1
 8002d00:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d04:	3301      	adds	r3, #1
 8002d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d0e:	e00f      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1e58      	subs	r0, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6859      	ldr	r1, [r3, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	0099      	lsls	r1, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d26:	3301      	adds	r3, #1
 8002d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d30:	6879      	ldr	r1, [r7, #4]
 8002d32:	6809      	ldr	r1, [r1, #0]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69da      	ldr	r2, [r3, #28]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d5e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6911      	ldr	r1, [r2, #16]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68d2      	ldr	r2, [r2, #12]
 8002d6a:	4311      	orrs	r1, r2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	430b      	orrs	r3, r1
 8002d72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	695a      	ldr	r2, [r3, #20]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0201 	orr.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2220      	movs	r2, #32
 8002daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	000186a0 	.word	0x000186a0
 8002dcc:	001e847f 	.word	0x001e847f
 8002dd0:	003d08ff 	.word	0x003d08ff
 8002dd4:	431bde83 	.word	0x431bde83
 8002dd8:	10624dd3 	.word	0x10624dd3

08002ddc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	4608      	mov	r0, r1
 8002de6:	4611      	mov	r1, r2
 8002de8:	461a      	mov	r2, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	817b      	strh	r3, [r7, #10]
 8002dee:	460b      	mov	r3, r1
 8002df0:	813b      	strh	r3, [r7, #8]
 8002df2:	4613      	mov	r3, r2
 8002df4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002df6:	f7ff fbe9 	bl	80025cc <HAL_GetTick>
 8002dfa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b20      	cmp	r3, #32
 8002e06:	f040 80d9 	bne.w	8002fbc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	2319      	movs	r3, #25
 8002e10:	2201      	movs	r2, #1
 8002e12:	496d      	ldr	r1, [pc, #436]	; (8002fc8 <HAL_I2C_Mem_Write+0x1ec>)
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 fdad 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e20:	2302      	movs	r3, #2
 8002e22:	e0cc      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d101      	bne.n	8002e32 <HAL_I2C_Mem_Write+0x56>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e0c5      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d007      	beq.n	8002e58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0201 	orr.w	r2, r2, #1
 8002e56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2221      	movs	r2, #33	; 0x21
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2240      	movs	r2, #64	; 0x40
 8002e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6a3a      	ldr	r2, [r7, #32]
 8002e82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4a4d      	ldr	r2, [pc, #308]	; (8002fcc <HAL_I2C_Mem_Write+0x1f0>)
 8002e98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e9a:	88f8      	ldrh	r0, [r7, #6]
 8002e9c:	893a      	ldrh	r2, [r7, #8]
 8002e9e:	8979      	ldrh	r1, [r7, #10]
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fbe4 	bl	8003678 <I2C_RequestMemoryWrite>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d052      	beq.n	8002f5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e081      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fe2e 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00d      	beq.n	8002ee6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d107      	bne.n	8002ee2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ee0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e06b      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	781a      	ldrb	r2, [r3, #0]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef6:	1c5a      	adds	r2, r3, #1
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f00:	3b01      	subs	r3, #1
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d11b      	bne.n	8002f5c <HAL_I2C_Mem_Write+0x180>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d017      	beq.n	8002f5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f30:	781a      	ldrb	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f46:	3b01      	subs	r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1aa      	bne.n	8002eba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 fe1a 	bl	8003ba2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00d      	beq.n	8002f90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d107      	bne.n	8002f8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e016      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	e000      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002fbc:	2302      	movs	r3, #2
  }
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	00100002 	.word	0x00100002
 8002fcc:	ffff0000 	.word	0xffff0000

08002fd0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b08c      	sub	sp, #48	; 0x30
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	4608      	mov	r0, r1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4603      	mov	r3, r0
 8002fe0:	817b      	strh	r3, [r7, #10]
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	813b      	strh	r3, [r7, #8]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fea:	f7ff faef 	bl	80025cc <HAL_GetTick>
 8002fee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	f040 8208 	bne.w	800340e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	2319      	movs	r3, #25
 8003004:	2201      	movs	r2, #1
 8003006:	497b      	ldr	r1, [pc, #492]	; (80031f4 <HAL_I2C_Mem_Read+0x224>)
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fcb3 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003014:	2302      	movs	r3, #2
 8003016:	e1fb      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800301e:	2b01      	cmp	r3, #1
 8003020:	d101      	bne.n	8003026 <HAL_I2C_Mem_Read+0x56>
 8003022:	2302      	movs	r3, #2
 8003024:	e1f4      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d007      	beq.n	800304c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800305a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2222      	movs	r2, #34	; 0x22
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2240      	movs	r2, #64	; 0x40
 8003068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003076:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800307c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4a5b      	ldr	r2, [pc, #364]	; (80031f8 <HAL_I2C_Mem_Read+0x228>)
 800308c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800308e:	88f8      	ldrh	r0, [r7, #6]
 8003090:	893a      	ldrh	r2, [r7, #8]
 8003092:	8979      	ldrh	r1, [r7, #10]
 8003094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003096:	9301      	str	r3, [sp, #4]
 8003098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	4603      	mov	r3, r0
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 fb80 	bl	80037a4 <I2C_RequestMemoryRead>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e1b0      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d113      	bne.n	80030de <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b6:	2300      	movs	r3, #0
 80030b8:	623b      	str	r3, [r7, #32]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	623b      	str	r3, [r7, #32]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	623b      	str	r3, [r7, #32]
 80030ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	e184      	b.n	80033e8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d11b      	bne.n	800311e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f6:	2300      	movs	r3, #0
 80030f8:	61fb      	str	r3, [r7, #28]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	61fb      	str	r3, [r7, #28]
 800310a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	e164      	b.n	80033e8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003122:	2b02      	cmp	r3, #2
 8003124:	d11b      	bne.n	800315e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003134:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003144:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003146:	2300      	movs	r3, #0
 8003148:	61bb      	str	r3, [r7, #24]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	61bb      	str	r3, [r7, #24]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	699b      	ldr	r3, [r3, #24]
 8003158:	61bb      	str	r3, [r7, #24]
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	e144      	b.n	80033e8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	617b      	str	r3, [r7, #20]
 8003172:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003174:	e138      	b.n	80033e8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317a:	2b03      	cmp	r3, #3
 800317c:	f200 80f1 	bhi.w	8003362 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003184:	2b01      	cmp	r3, #1
 8003186:	d123      	bne.n	80031d0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003188:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800318a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 fd49 	bl	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e139      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	691a      	ldr	r2, [r3, #16]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	1c5a      	adds	r2, r3, #1
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031ce:	e10b      	b.n	80033e8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d14e      	bne.n	8003276 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031de:	2200      	movs	r2, #0
 80031e0:	4906      	ldr	r1, [pc, #24]	; (80031fc <HAL_I2C_Mem_Read+0x22c>)
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 fbc6 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d008      	beq.n	8003200 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e10e      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
 80031f2:	bf00      	nop
 80031f4:	00100002 	.word	0x00100002
 80031f8:	ffff0000 	.word	0xffff0000
 80031fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800320e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003222:	1c5a      	adds	r2, r3, #1
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	1c5a      	adds	r2, r3, #1
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003274:	e0b8      	b.n	80033e8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800327c:	2200      	movs	r2, #0
 800327e:	4966      	ldr	r1, [pc, #408]	; (8003418 <HAL_I2C_Mem_Read+0x448>)
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 fb77 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e0bf      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800329e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d8:	2200      	movs	r2, #0
 80032da:	494f      	ldr	r1, [pc, #316]	; (8003418 <HAL_I2C_Mem_Read+0x448>)
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 fb49 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e091      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003306:	b2d2      	uxtb	r2, r2
 8003308:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	1c5a      	adds	r2, r3, #1
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003324:	b29b      	uxth	r3, r3
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003360:	e042      	b.n	80033e8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003364:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 fc5c 	bl	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e04c      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	691a      	ldr	r2, [r3, #16]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003392:	3b01      	subs	r3, #1
 8003394:	b29a      	uxth	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f003 0304 	and.w	r3, r3, #4
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d118      	bne.n	80033e8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	691a      	ldr	r2, [r3, #16]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	1c5a      	adds	r2, r3, #1
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d2:	3b01      	subs	r3, #1
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033de:	b29b      	uxth	r3, r3
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	f47f aec2 	bne.w	8003176 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2220      	movs	r2, #32
 80033f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	e000      	b.n	8003410 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800340e:	2302      	movs	r3, #2
  }
}
 8003410:	4618      	mov	r0, r3
 8003412:	3728      	adds	r7, #40	; 0x28
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	00010004 	.word	0x00010004

0800341c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b08a      	sub	sp, #40	; 0x28
 8003420:	af02      	add	r7, sp, #8
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	607a      	str	r2, [r7, #4]
 8003426:	603b      	str	r3, [r7, #0]
 8003428:	460b      	mov	r3, r1
 800342a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800342c:	f7ff f8ce 	bl	80025cc <HAL_GetTick>
 8003430:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003432:	2301      	movs	r3, #1
 8003434:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b20      	cmp	r3, #32
 8003440:	f040 8111 	bne.w	8003666 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	2319      	movs	r3, #25
 800344a:	2201      	movs	r2, #1
 800344c:	4988      	ldr	r1, [pc, #544]	; (8003670 <HAL_I2C_IsDeviceReady+0x254>)
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 fa90 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800345a:	2302      	movs	r3, #2
 800345c:	e104      	b.n	8003668 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003464:	2b01      	cmp	r3, #1
 8003466:	d101      	bne.n	800346c <HAL_I2C_IsDeviceReady+0x50>
 8003468:	2302      	movs	r3, #2
 800346a:	e0fd      	b.n	8003668 <HAL_I2C_IsDeviceReady+0x24c>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b01      	cmp	r3, #1
 8003480:	d007      	beq.n	8003492 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f042 0201 	orr.w	r2, r2, #1
 8003490:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2224      	movs	r2, #36	; 0x24
 80034a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4a70      	ldr	r2, [pc, #448]	; (8003674 <HAL_I2C_IsDeviceReady+0x258>)
 80034b4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 fa4e 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00d      	beq.n	80034fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034ec:	d103      	bne.n	80034f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034f4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e0b6      	b.n	8003668 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034fa:	897b      	ldrh	r3, [r7, #10]
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	461a      	mov	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003508:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800350a:	f7ff f85f 	bl	80025cc <HAL_GetTick>
 800350e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b02      	cmp	r3, #2
 800351c:	bf0c      	ite	eq
 800351e:	2301      	moveq	r3, #1
 8003520:	2300      	movne	r3, #0
 8003522:	b2db      	uxtb	r3, r3
 8003524:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003530:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003534:	bf0c      	ite	eq
 8003536:	2301      	moveq	r3, #1
 8003538:	2300      	movne	r3, #0
 800353a:	b2db      	uxtb	r3, r3
 800353c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800353e:	e025      	b.n	800358c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003540:	f7ff f844 	bl	80025cc <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d302      	bcc.n	8003556 <HAL_I2C_IsDeviceReady+0x13a>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d103      	bne.n	800355e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	22a0      	movs	r2, #160	; 0xa0
 800355a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b02      	cmp	r3, #2
 800356a:	bf0c      	ite	eq
 800356c:	2301      	moveq	r3, #1
 800356e:	2300      	movne	r3, #0
 8003570:	b2db      	uxtb	r3, r3
 8003572:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800357e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2ba0      	cmp	r3, #160	; 0xa0
 8003596:	d005      	beq.n	80035a4 <HAL_I2C_IsDeviceReady+0x188>
 8003598:	7dfb      	ldrb	r3, [r7, #23]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d102      	bne.n	80035a4 <HAL_I2C_IsDeviceReady+0x188>
 800359e:	7dbb      	ldrb	r3, [r7, #22]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d0cd      	beq.n	8003540 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2220      	movs	r2, #32
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d129      	bne.n	800360e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ca:	2300      	movs	r3, #0
 80035cc:	613b      	str	r3, [r7, #16]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	613b      	str	r3, [r7, #16]
 80035de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	2319      	movs	r3, #25
 80035e6:	2201      	movs	r2, #1
 80035e8:	4921      	ldr	r1, [pc, #132]	; (8003670 <HAL_I2C_IsDeviceReady+0x254>)
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 f9c2 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e036      	b.n	8003668 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2220      	movs	r2, #32
 80035fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800360a:	2300      	movs	r3, #0
 800360c:	e02c      	b.n	8003668 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800361c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003626:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	2319      	movs	r3, #25
 800362e:	2201      	movs	r2, #1
 8003630:	490f      	ldr	r1, [pc, #60]	; (8003670 <HAL_I2C_IsDeviceReady+0x254>)
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 f99e 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e012      	b.n	8003668 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	3301      	adds	r3, #1
 8003646:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	429a      	cmp	r2, r3
 800364e:	f4ff af32 	bcc.w	80034b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2220      	movs	r2, #32
 8003656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e000      	b.n	8003668 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003666:	2302      	movs	r3, #2
  }
}
 8003668:	4618      	mov	r0, r3
 800366a:	3720      	adds	r7, #32
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	00100002 	.word	0x00100002
 8003674:	ffff0000 	.word	0xffff0000

08003678 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b088      	sub	sp, #32
 800367c:	af02      	add	r7, sp, #8
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	4608      	mov	r0, r1
 8003682:	4611      	mov	r1, r2
 8003684:	461a      	mov	r2, r3
 8003686:	4603      	mov	r3, r0
 8003688:	817b      	strh	r3, [r7, #10]
 800368a:	460b      	mov	r3, r1
 800368c:	813b      	strh	r3, [r7, #8]
 800368e:	4613      	mov	r3, r2
 8003690:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	6a3b      	ldr	r3, [r7, #32]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f000 f960 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00d      	beq.n	80036d6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036c8:	d103      	bne.n	80036d2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e05f      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036d6:	897b      	ldrh	r3, [r7, #10]
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	461a      	mov	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e8:	6a3a      	ldr	r2, [r7, #32]
 80036ea:	492d      	ldr	r1, [pc, #180]	; (80037a0 <I2C_RequestMemoryWrite+0x128>)
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f998 	bl	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e04c      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036fc:	2300      	movs	r3, #0
 80036fe:	617b      	str	r3, [r7, #20]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003714:	6a39      	ldr	r1, [r7, #32]
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 fa02 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00d      	beq.n	800373e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	2b04      	cmp	r3, #4
 8003728:	d107      	bne.n	800373a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003738:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e02b      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800373e:	88fb      	ldrh	r3, [r7, #6]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d105      	bne.n	8003750 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003744:	893b      	ldrh	r3, [r7, #8]
 8003746:	b2da      	uxtb	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	611a      	str	r2, [r3, #16]
 800374e:	e021      	b.n	8003794 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003750:	893b      	ldrh	r3, [r7, #8]
 8003752:	0a1b      	lsrs	r3, r3, #8
 8003754:	b29b      	uxth	r3, r3
 8003756:	b2da      	uxtb	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800375e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003760:	6a39      	ldr	r1, [r7, #32]
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f000 f9dc 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00d      	beq.n	800378a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	2b04      	cmp	r3, #4
 8003774:	d107      	bne.n	8003786 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003784:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e005      	b.n	8003796 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800378a:	893b      	ldrh	r3, [r7, #8]
 800378c:	b2da      	uxtb	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	00010002 	.word	0x00010002

080037a4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b088      	sub	sp, #32
 80037a8:	af02      	add	r7, sp, #8
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	4608      	mov	r0, r1
 80037ae:	4611      	mov	r1, r2
 80037b0:	461a      	mov	r2, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	817b      	strh	r3, [r7, #10]
 80037b6:	460b      	mov	r3, r1
 80037b8:	813b      	strh	r3, [r7, #8]
 80037ba:	4613      	mov	r3, r2
 80037bc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037cc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	6a3b      	ldr	r3, [r7, #32]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f8c2 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00d      	beq.n	8003812 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003804:	d103      	bne.n	800380e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800380c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e0aa      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003812:	897b      	ldrh	r3, [r7, #10]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	461a      	mov	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003820:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	6a3a      	ldr	r2, [r7, #32]
 8003826:	4952      	ldr	r1, [pc, #328]	; (8003970 <I2C_RequestMemoryRead+0x1cc>)
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 f8fa 	bl	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e097      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	617b      	str	r3, [r7, #20]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800384e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003850:	6a39      	ldr	r1, [r7, #32]
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 f964 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00d      	beq.n	800387a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	2b04      	cmp	r3, #4
 8003864:	d107      	bne.n	8003876 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003874:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e076      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800387a:	88fb      	ldrh	r3, [r7, #6]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d105      	bne.n	800388c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003880:	893b      	ldrh	r3, [r7, #8]
 8003882:	b2da      	uxtb	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	611a      	str	r2, [r3, #16]
 800388a:	e021      	b.n	80038d0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800388c:	893b      	ldrh	r3, [r7, #8]
 800388e:	0a1b      	lsrs	r3, r3, #8
 8003890:	b29b      	uxth	r3, r3
 8003892:	b2da      	uxtb	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800389a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800389c:	6a39      	ldr	r1, [r7, #32]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 f93e 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00d      	beq.n	80038c6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d107      	bne.n	80038c2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e050      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038c6:	893b      	ldrh	r3, [r7, #8]
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038d2:	6a39      	ldr	r1, [r7, #32]
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 f923 	bl	8003b20 <I2C_WaitOnTXEFlagUntilTimeout>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00d      	beq.n	80038fc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	d107      	bne.n	80038f8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e035      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800390a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800390c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	6a3b      	ldr	r3, [r7, #32]
 8003912:	2200      	movs	r2, #0
 8003914:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f82b 	bl	8003974 <I2C_WaitOnFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00d      	beq.n	8003940 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003932:	d103      	bne.n	800393c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800393a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e013      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003940:	897b      	ldrh	r3, [r7, #10]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	b2da      	uxtb	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003952:	6a3a      	ldr	r2, [r7, #32]
 8003954:	4906      	ldr	r1, [pc, #24]	; (8003970 <I2C_RequestMemoryRead+0x1cc>)
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 f863 	bl	8003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e000      	b.n	8003968 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3718      	adds	r7, #24
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	00010002 	.word	0x00010002

08003974 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	4613      	mov	r3, r2
 8003982:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003984:	e025      	b.n	80039d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800398c:	d021      	beq.n	80039d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398e:	f7fe fe1d 	bl	80025cc <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d302      	bcc.n	80039a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d116      	bne.n	80039d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	f043 0220 	orr.w	r2, r3, #32
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e023      	b.n	8003a1a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	0c1b      	lsrs	r3, r3, #16
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d10d      	bne.n	80039f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	4013      	ands	r3, r2
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bf0c      	ite	eq
 80039ee:	2301      	moveq	r3, #1
 80039f0:	2300      	movne	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	461a      	mov	r2, r3
 80039f6:	e00c      	b.n	8003a12 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	43da      	mvns	r2, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	4013      	ands	r3, r2
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	bf0c      	ite	eq
 8003a0a:	2301      	moveq	r3, #1
 8003a0c:	2300      	movne	r3, #0
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	461a      	mov	r2, r3
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d0b6      	beq.n	8003986 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}

08003a22 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	b084      	sub	sp, #16
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	60f8      	str	r0, [r7, #12]
 8003a2a:	60b9      	str	r1, [r7, #8]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a30:	e051      	b.n	8003ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a40:	d123      	bne.n	8003a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a50:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a5a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2220      	movs	r2, #32
 8003a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	f043 0204 	orr.w	r2, r3, #4
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e046      	b.n	8003b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a90:	d021      	beq.n	8003ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a92:	f7fe fd9b 	bl	80025cc <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d302      	bcc.n	8003aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d116      	bne.n	8003ad6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac2:	f043 0220 	orr.w	r2, r3, #32
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e020      	b.n	8003b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	0c1b      	lsrs	r3, r3, #16
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d10c      	bne.n	8003afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	43da      	mvns	r2, r3
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	4013      	ands	r3, r2
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	bf14      	ite	ne
 8003af2:	2301      	movne	r3, #1
 8003af4:	2300      	moveq	r3, #0
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	e00b      	b.n	8003b12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	43da      	mvns	r2, r3
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	4013      	ands	r3, r2
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bf14      	ite	ne
 8003b0c:	2301      	movne	r3, #1
 8003b0e:	2300      	moveq	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d18d      	bne.n	8003a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b2c:	e02d      	b.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 f8ce 	bl	8003cd0 <I2C_IsAcknowledgeFailed>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e02d      	b.n	8003b9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b44:	d021      	beq.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b46:	f7fe fd41 	bl	80025cc <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d116      	bne.n	8003b8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	f043 0220 	orr.w	r2, r3, #32
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e007      	b.n	8003b9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b94:	2b80      	cmp	r3, #128	; 0x80
 8003b96:	d1ca      	bne.n	8003b2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b084      	sub	sp, #16
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	60f8      	str	r0, [r7, #12]
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bae:	e02d      	b.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 f88d 	bl	8003cd0 <I2C_IsAcknowledgeFailed>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e02d      	b.n	8003c1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bc6:	d021      	beq.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc8:	f7fe fd00 	bl	80025cc <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d302      	bcc.n	8003bde <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d116      	bne.n	8003c0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf8:	f043 0220 	orr.w	r2, r3, #32
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e007      	b.n	8003c1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d1ca      	bne.n	8003bb0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c30:	e042      	b.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	f003 0310 	and.w	r3, r3, #16
 8003c3c:	2b10      	cmp	r3, #16
 8003c3e:	d119      	bne.n	8003c74 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f06f 0210 	mvn.w	r2, #16
 8003c48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e029      	b.n	8003cc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c74:	f7fe fcaa 	bl	80025cc <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d302      	bcc.n	8003c8a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d116      	bne.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca4:	f043 0220 	orr.w	r2, r3, #32
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e007      	b.n	8003cc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc2:	2b40      	cmp	r3, #64	; 0x40
 8003cc4:	d1b5      	bne.n	8003c32 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ce6:	d11b      	bne.n	8003d20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cf0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0c:	f043 0204 	orr.w	r2, r3, #4
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e000      	b.n	8003d22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
	...

08003d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e0cc      	b.n	8003ede <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d44:	4b68      	ldr	r3, [pc, #416]	; (8003ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 030f 	and.w	r3, r3, #15
 8003d4c:	683a      	ldr	r2, [r7, #0]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d90c      	bls.n	8003d6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d52:	4b65      	ldr	r3, [pc, #404]	; (8003ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	b2d2      	uxtb	r2, r2
 8003d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d5a:	4b63      	ldr	r3, [pc, #396]	; (8003ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	683a      	ldr	r2, [r7, #0]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d001      	beq.n	8003d6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0b8      	b.n	8003ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d020      	beq.n	8003dba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d84:	4b59      	ldr	r3, [pc, #356]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	4a58      	ldr	r2, [pc, #352]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0308 	and.w	r3, r3, #8
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d005      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d9c:	4b53      	ldr	r3, [pc, #332]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	4a52      	ldr	r2, [pc, #328]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003da2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003da6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003da8:	4b50      	ldr	r3, [pc, #320]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	494d      	ldr	r1, [pc, #308]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d044      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d107      	bne.n	8003dde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dce:	4b47      	ldr	r3, [pc, #284]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d119      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e07f      	b.n	8003ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d003      	beq.n	8003dee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dea:	2b03      	cmp	r3, #3
 8003dec:	d107      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dee:	4b3f      	ldr	r3, [pc, #252]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d109      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e06f      	b.n	8003ede <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfe:	4b3b      	ldr	r3, [pc, #236]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e067      	b.n	8003ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e0e:	4b37      	ldr	r3, [pc, #220]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f023 0203 	bic.w	r2, r3, #3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	4934      	ldr	r1, [pc, #208]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e20:	f7fe fbd4 	bl	80025cc <HAL_GetTick>
 8003e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	e00a      	b.n	8003e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e28:	f7fe fbd0 	bl	80025cc <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e04f      	b.n	8003ede <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	4b2b      	ldr	r3, [pc, #172]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 020c 	and.w	r2, r3, #12
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d1eb      	bne.n	8003e28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e50:	4b25      	ldr	r3, [pc, #148]	; (8003ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 030f 	and.w	r3, r3, #15
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d20c      	bcs.n	8003e78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e5e:	4b22      	ldr	r3, [pc, #136]	; (8003ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e60:	683a      	ldr	r2, [r7, #0]
 8003e62:	b2d2      	uxtb	r2, r2
 8003e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e66:	4b20      	ldr	r3, [pc, #128]	; (8003ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 030f 	and.w	r3, r3, #15
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d001      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e032      	b.n	8003ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d008      	beq.n	8003e96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e84:	4b19      	ldr	r3, [pc, #100]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	4916      	ldr	r1, [pc, #88]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d009      	beq.n	8003eb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ea2:	4b12      	ldr	r3, [pc, #72]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	691b      	ldr	r3, [r3, #16]
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	490e      	ldr	r1, [pc, #56]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003eb6:	f000 f855 	bl	8003f64 <HAL_RCC_GetSysClockFreq>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	4b0b      	ldr	r3, [pc, #44]	; (8003eec <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	091b      	lsrs	r3, r3, #4
 8003ec2:	f003 030f 	and.w	r3, r3, #15
 8003ec6:	490a      	ldr	r1, [pc, #40]	; (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec8:	5ccb      	ldrb	r3, [r1, r3]
 8003eca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ece:	4a09      	ldr	r2, [pc, #36]	; (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ed2:	4b09      	ldr	r3, [pc, #36]	; (8003ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f7fe fb34 	bl	8002544 <HAL_InitTick>

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40023c00 	.word	0x40023c00
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	08007cbc 	.word	0x08007cbc
 8003ef4:	20000000 	.word	0x20000000
 8003ef8:	20000004 	.word	0x20000004

08003efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f00:	4b03      	ldr	r3, [pc, #12]	; (8003f10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f02:	681b      	ldr	r3, [r3, #0]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000000 	.word	0x20000000

08003f14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f18:	f7ff fff0 	bl	8003efc <HAL_RCC_GetHCLKFreq>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	0a9b      	lsrs	r3, r3, #10
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	4903      	ldr	r1, [pc, #12]	; (8003f38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f2a:	5ccb      	ldrb	r3, [r1, r3]
 8003f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40023800 	.word	0x40023800
 8003f38:	08007ccc 	.word	0x08007ccc

08003f3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f40:	f7ff ffdc 	bl	8003efc <HAL_RCC_GetHCLKFreq>
 8003f44:	4602      	mov	r2, r0
 8003f46:	4b05      	ldr	r3, [pc, #20]	; (8003f5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	0b5b      	lsrs	r3, r3, #13
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	4903      	ldr	r1, [pc, #12]	; (8003f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f52:	5ccb      	ldrb	r3, [r1, r3]
 8003f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	40023800 	.word	0x40023800
 8003f60:	08007ccc 	.word	0x08007ccc

08003f64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f68:	b088      	sub	sp, #32
 8003f6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8003f70:	2300      	movs	r3, #0
 8003f72:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f80:	4bce      	ldr	r3, [pc, #824]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f003 030c 	and.w	r3, r3, #12
 8003f88:	2b0c      	cmp	r3, #12
 8003f8a:	f200 818d 	bhi.w	80042a8 <HAL_RCC_GetSysClockFreq+0x344>
 8003f8e:	a201      	add	r2, pc, #4	; (adr r2, 8003f94 <HAL_RCC_GetSysClockFreq+0x30>)
 8003f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f94:	08003fc9 	.word	0x08003fc9
 8003f98:	080042a9 	.word	0x080042a9
 8003f9c:	080042a9 	.word	0x080042a9
 8003fa0:	080042a9 	.word	0x080042a9
 8003fa4:	08003fcf 	.word	0x08003fcf
 8003fa8:	080042a9 	.word	0x080042a9
 8003fac:	080042a9 	.word	0x080042a9
 8003fb0:	080042a9 	.word	0x080042a9
 8003fb4:	08003fd5 	.word	0x08003fd5
 8003fb8:	080042a9 	.word	0x080042a9
 8003fbc:	080042a9 	.word	0x080042a9
 8003fc0:	080042a9 	.word	0x080042a9
 8003fc4:	08004149 	.word	0x08004149
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fc8:	4bbd      	ldr	r3, [pc, #756]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003fca:	61bb      	str	r3, [r7, #24]
       break;
 8003fcc:	e16f      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fce:	4bbd      	ldr	r3, [pc, #756]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x360>)
 8003fd0:	61bb      	str	r3, [r7, #24]
      break;
 8003fd2:	e16c      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fd4:	4bb9      	ldr	r3, [pc, #740]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fdc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fde:	4bb7      	ldr	r3, [pc, #732]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d053      	beq.n	8004092 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fea:	4bb4      	ldr	r3, [pc, #720]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	099b      	lsrs	r3, r3, #6
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	f04f 0300 	mov.w	r3, #0
 8003ff6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003ffa:	f04f 0100 	mov.w	r1, #0
 8003ffe:	ea02 0400 	and.w	r4, r2, r0
 8004002:	603c      	str	r4, [r7, #0]
 8004004:	400b      	ands	r3, r1
 8004006:	607b      	str	r3, [r7, #4]
 8004008:	e9d7 4500 	ldrd	r4, r5, [r7]
 800400c:	4620      	mov	r0, r4
 800400e:	4629      	mov	r1, r5
 8004010:	f04f 0200 	mov.w	r2, #0
 8004014:	f04f 0300 	mov.w	r3, #0
 8004018:	014b      	lsls	r3, r1, #5
 800401a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800401e:	0142      	lsls	r2, r0, #5
 8004020:	4610      	mov	r0, r2
 8004022:	4619      	mov	r1, r3
 8004024:	4623      	mov	r3, r4
 8004026:	1ac0      	subs	r0, r0, r3
 8004028:	462b      	mov	r3, r5
 800402a:	eb61 0103 	sbc.w	r1, r1, r3
 800402e:	f04f 0200 	mov.w	r2, #0
 8004032:	f04f 0300 	mov.w	r3, #0
 8004036:	018b      	lsls	r3, r1, #6
 8004038:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800403c:	0182      	lsls	r2, r0, #6
 800403e:	1a12      	subs	r2, r2, r0
 8004040:	eb63 0301 	sbc.w	r3, r3, r1
 8004044:	f04f 0000 	mov.w	r0, #0
 8004048:	f04f 0100 	mov.w	r1, #0
 800404c:	00d9      	lsls	r1, r3, #3
 800404e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004052:	00d0      	lsls	r0, r2, #3
 8004054:	4602      	mov	r2, r0
 8004056:	460b      	mov	r3, r1
 8004058:	4621      	mov	r1, r4
 800405a:	1852      	adds	r2, r2, r1
 800405c:	4629      	mov	r1, r5
 800405e:	eb43 0101 	adc.w	r1, r3, r1
 8004062:	460b      	mov	r3, r1
 8004064:	f04f 0000 	mov.w	r0, #0
 8004068:	f04f 0100 	mov.w	r1, #0
 800406c:	0259      	lsls	r1, r3, #9
 800406e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004072:	0250      	lsls	r0, r2, #9
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4610      	mov	r0, r2
 800407a:	4619      	mov	r1, r3
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	461a      	mov	r2, r3
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	f7fc fe00 	bl	8000c88 <__aeabi_uldivmod>
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	4613      	mov	r3, r2
 800408e:	61fb      	str	r3, [r7, #28]
 8004090:	e04c      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004092:	4b8a      	ldr	r3, [pc, #552]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	099b      	lsrs	r3, r3, #6
 8004098:	461a      	mov	r2, r3
 800409a:	f04f 0300 	mov.w	r3, #0
 800409e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80040a2:	f04f 0100 	mov.w	r1, #0
 80040a6:	ea02 0a00 	and.w	sl, r2, r0
 80040aa:	ea03 0b01 	and.w	fp, r3, r1
 80040ae:	4650      	mov	r0, sl
 80040b0:	4659      	mov	r1, fp
 80040b2:	f04f 0200 	mov.w	r2, #0
 80040b6:	f04f 0300 	mov.w	r3, #0
 80040ba:	014b      	lsls	r3, r1, #5
 80040bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80040c0:	0142      	lsls	r2, r0, #5
 80040c2:	4610      	mov	r0, r2
 80040c4:	4619      	mov	r1, r3
 80040c6:	ebb0 000a 	subs.w	r0, r0, sl
 80040ca:	eb61 010b 	sbc.w	r1, r1, fp
 80040ce:	f04f 0200 	mov.w	r2, #0
 80040d2:	f04f 0300 	mov.w	r3, #0
 80040d6:	018b      	lsls	r3, r1, #6
 80040d8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80040dc:	0182      	lsls	r2, r0, #6
 80040de:	1a12      	subs	r2, r2, r0
 80040e0:	eb63 0301 	sbc.w	r3, r3, r1
 80040e4:	f04f 0000 	mov.w	r0, #0
 80040e8:	f04f 0100 	mov.w	r1, #0
 80040ec:	00d9      	lsls	r1, r3, #3
 80040ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80040f2:	00d0      	lsls	r0, r2, #3
 80040f4:	4602      	mov	r2, r0
 80040f6:	460b      	mov	r3, r1
 80040f8:	eb12 020a 	adds.w	r2, r2, sl
 80040fc:	eb43 030b 	adc.w	r3, r3, fp
 8004100:	f04f 0000 	mov.w	r0, #0
 8004104:	f04f 0100 	mov.w	r1, #0
 8004108:	0299      	lsls	r1, r3, #10
 800410a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800410e:	0290      	lsls	r0, r2, #10
 8004110:	4602      	mov	r2, r0
 8004112:	460b      	mov	r3, r1
 8004114:	4610      	mov	r0, r2
 8004116:	4619      	mov	r1, r3
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	461a      	mov	r2, r3
 800411c:	f04f 0300 	mov.w	r3, #0
 8004120:	f7fc fdb2 	bl	8000c88 <__aeabi_uldivmod>
 8004124:	4602      	mov	r2, r0
 8004126:	460b      	mov	r3, r1
 8004128:	4613      	mov	r3, r2
 800412a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800412c:	4b63      	ldr	r3, [pc, #396]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	0c1b      	lsrs	r3, r3, #16
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	3301      	adds	r3, #1
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 800413c:	69fa      	ldr	r2, [r7, #28]
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	fbb2 f3f3 	udiv	r3, r2, r3
 8004144:	61bb      	str	r3, [r7, #24]
      break;
 8004146:	e0b2      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004148:	4b5c      	ldr	r3, [pc, #368]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004150:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004152:	4b5a      	ldr	r3, [pc, #360]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d04d      	beq.n	80041fa <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800415e:	4b57      	ldr	r3, [pc, #348]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	099b      	lsrs	r3, r3, #6
 8004164:	461a      	mov	r2, r3
 8004166:	f04f 0300 	mov.w	r3, #0
 800416a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800416e:	f04f 0100 	mov.w	r1, #0
 8004172:	ea02 0800 	and.w	r8, r2, r0
 8004176:	ea03 0901 	and.w	r9, r3, r1
 800417a:	4640      	mov	r0, r8
 800417c:	4649      	mov	r1, r9
 800417e:	f04f 0200 	mov.w	r2, #0
 8004182:	f04f 0300 	mov.w	r3, #0
 8004186:	014b      	lsls	r3, r1, #5
 8004188:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800418c:	0142      	lsls	r2, r0, #5
 800418e:	4610      	mov	r0, r2
 8004190:	4619      	mov	r1, r3
 8004192:	ebb0 0008 	subs.w	r0, r0, r8
 8004196:	eb61 0109 	sbc.w	r1, r1, r9
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	f04f 0300 	mov.w	r3, #0
 80041a2:	018b      	lsls	r3, r1, #6
 80041a4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80041a8:	0182      	lsls	r2, r0, #6
 80041aa:	1a12      	subs	r2, r2, r0
 80041ac:	eb63 0301 	sbc.w	r3, r3, r1
 80041b0:	f04f 0000 	mov.w	r0, #0
 80041b4:	f04f 0100 	mov.w	r1, #0
 80041b8:	00d9      	lsls	r1, r3, #3
 80041ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041be:	00d0      	lsls	r0, r2, #3
 80041c0:	4602      	mov	r2, r0
 80041c2:	460b      	mov	r3, r1
 80041c4:	eb12 0208 	adds.w	r2, r2, r8
 80041c8:	eb43 0309 	adc.w	r3, r3, r9
 80041cc:	f04f 0000 	mov.w	r0, #0
 80041d0:	f04f 0100 	mov.w	r1, #0
 80041d4:	0259      	lsls	r1, r3, #9
 80041d6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80041da:	0250      	lsls	r0, r2, #9
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	4610      	mov	r0, r2
 80041e2:	4619      	mov	r1, r3
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	461a      	mov	r2, r3
 80041e8:	f04f 0300 	mov.w	r3, #0
 80041ec:	f7fc fd4c 	bl	8000c88 <__aeabi_uldivmod>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4613      	mov	r3, r2
 80041f6:	61fb      	str	r3, [r7, #28]
 80041f8:	e04a      	b.n	8004290 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041fa:	4b30      	ldr	r3, [pc, #192]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	099b      	lsrs	r3, r3, #6
 8004200:	461a      	mov	r2, r3
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	f240 10ff 	movw	r0, #511	; 0x1ff
 800420a:	f04f 0100 	mov.w	r1, #0
 800420e:	ea02 0400 	and.w	r4, r2, r0
 8004212:	ea03 0501 	and.w	r5, r3, r1
 8004216:	4620      	mov	r0, r4
 8004218:	4629      	mov	r1, r5
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	f04f 0300 	mov.w	r3, #0
 8004222:	014b      	lsls	r3, r1, #5
 8004224:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004228:	0142      	lsls	r2, r0, #5
 800422a:	4610      	mov	r0, r2
 800422c:	4619      	mov	r1, r3
 800422e:	1b00      	subs	r0, r0, r4
 8004230:	eb61 0105 	sbc.w	r1, r1, r5
 8004234:	f04f 0200 	mov.w	r2, #0
 8004238:	f04f 0300 	mov.w	r3, #0
 800423c:	018b      	lsls	r3, r1, #6
 800423e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004242:	0182      	lsls	r2, r0, #6
 8004244:	1a12      	subs	r2, r2, r0
 8004246:	eb63 0301 	sbc.w	r3, r3, r1
 800424a:	f04f 0000 	mov.w	r0, #0
 800424e:	f04f 0100 	mov.w	r1, #0
 8004252:	00d9      	lsls	r1, r3, #3
 8004254:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004258:	00d0      	lsls	r0, r2, #3
 800425a:	4602      	mov	r2, r0
 800425c:	460b      	mov	r3, r1
 800425e:	1912      	adds	r2, r2, r4
 8004260:	eb45 0303 	adc.w	r3, r5, r3
 8004264:	f04f 0000 	mov.w	r0, #0
 8004268:	f04f 0100 	mov.w	r1, #0
 800426c:	0299      	lsls	r1, r3, #10
 800426e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004272:	0290      	lsls	r0, r2, #10
 8004274:	4602      	mov	r2, r0
 8004276:	460b      	mov	r3, r1
 8004278:	4610      	mov	r0, r2
 800427a:	4619      	mov	r1, r3
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	461a      	mov	r2, r3
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	f7fc fd00 	bl	8000c88 <__aeabi_uldivmod>
 8004288:	4602      	mov	r2, r0
 800428a:	460b      	mov	r3, r1
 800428c:	4613      	mov	r3, r2
 800428e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004290:	4b0a      	ldr	r3, [pc, #40]	; (80042bc <HAL_RCC_GetSysClockFreq+0x358>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	0f1b      	lsrs	r3, r3, #28
 8004296:	f003 0307 	and.w	r3, r3, #7
 800429a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 800429c:	69fa      	ldr	r2, [r7, #28]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a4:	61bb      	str	r3, [r7, #24]
      break;
 80042a6:	e002      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042a8:	4b05      	ldr	r3, [pc, #20]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80042aa:	61bb      	str	r3, [r7, #24]
      break;
 80042ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ae:	69bb      	ldr	r3, [r7, #24]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3720      	adds	r7, #32
 80042b4:	46bd      	mov	sp, r7
 80042b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042ba:	bf00      	nop
 80042bc:	40023800 	.word	0x40023800
 80042c0:	00f42400 	.word	0x00f42400
 80042c4:	007a1200 	.word	0x007a1200

080042c8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b086      	sub	sp, #24
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e28d      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 8083 	beq.w	80043ee <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80042e8:	4b94      	ldr	r3, [pc, #592]	; (800453c <HAL_RCC_OscConfig+0x274>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 030c 	and.w	r3, r3, #12
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d019      	beq.n	8004328 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80042f4:	4b91      	ldr	r3, [pc, #580]	; (800453c <HAL_RCC_OscConfig+0x274>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d106      	bne.n	800430e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004300:	4b8e      	ldr	r3, [pc, #568]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004308:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800430c:	d00c      	beq.n	8004328 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800430e:	4b8b      	ldr	r3, [pc, #556]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004316:	2b0c      	cmp	r3, #12
 8004318:	d112      	bne.n	8004340 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800431a:	4b88      	ldr	r3, [pc, #544]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004326:	d10b      	bne.n	8004340 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004328:	4b84      	ldr	r3, [pc, #528]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d05b      	beq.n	80043ec <HAL_RCC_OscConfig+0x124>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d157      	bne.n	80043ec <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e25a      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004348:	d106      	bne.n	8004358 <HAL_RCC_OscConfig+0x90>
 800434a:	4b7c      	ldr	r3, [pc, #496]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a7b      	ldr	r2, [pc, #492]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	e01d      	b.n	8004394 <HAL_RCC_OscConfig+0xcc>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004360:	d10c      	bne.n	800437c <HAL_RCC_OscConfig+0xb4>
 8004362:	4b76      	ldr	r3, [pc, #472]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a75      	ldr	r2, [pc, #468]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	4b73      	ldr	r3, [pc, #460]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a72      	ldr	r2, [pc, #456]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004378:	6013      	str	r3, [r2, #0]
 800437a:	e00b      	b.n	8004394 <HAL_RCC_OscConfig+0xcc>
 800437c:	4b6f      	ldr	r3, [pc, #444]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a6e      	ldr	r2, [pc, #440]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	4b6c      	ldr	r3, [pc, #432]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a6b      	ldr	r2, [pc, #428]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800438e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d013      	beq.n	80043c4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439c:	f7fe f916 	bl	80025cc <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043a4:	f7fe f912 	bl	80025cc <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b64      	cmp	r3, #100	; 0x64
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e21f      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b6:	4b61      	ldr	r3, [pc, #388]	; (800453c <HAL_RCC_OscConfig+0x274>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0f0      	beq.n	80043a4 <HAL_RCC_OscConfig+0xdc>
 80043c2:	e014      	b.n	80043ee <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c4:	f7fe f902 	bl	80025cc <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043cc:	f7fe f8fe 	bl	80025cc <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b64      	cmp	r3, #100	; 0x64
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e20b      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043de:	4b57      	ldr	r3, [pc, #348]	; (800453c <HAL_RCC_OscConfig+0x274>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1f0      	bne.n	80043cc <HAL_RCC_OscConfig+0x104>
 80043ea:	e000      	b.n	80043ee <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d06f      	beq.n	80044da <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80043fa:	4b50      	ldr	r3, [pc, #320]	; (800453c <HAL_RCC_OscConfig+0x274>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 030c 	and.w	r3, r3, #12
 8004402:	2b00      	cmp	r3, #0
 8004404:	d017      	beq.n	8004436 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004406:	4b4d      	ldr	r3, [pc, #308]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800440e:	2b08      	cmp	r3, #8
 8004410:	d105      	bne.n	800441e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004412:	4b4a      	ldr	r3, [pc, #296]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800441e:	4b47      	ldr	r3, [pc, #284]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004426:	2b0c      	cmp	r3, #12
 8004428:	d11c      	bne.n	8004464 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442a:	4b44      	ldr	r3, [pc, #272]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d116      	bne.n	8004464 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004436:	4b41      	ldr	r3, [pc, #260]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d005      	beq.n	800444e <HAL_RCC_OscConfig+0x186>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d001      	beq.n	800444e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e1d3      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444e:	4b3b      	ldr	r3, [pc, #236]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4937      	ldr	r1, [pc, #220]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800445e:	4313      	orrs	r3, r2
 8004460:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004462:	e03a      	b.n	80044da <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d020      	beq.n	80044ae <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800446c:	4b34      	ldr	r3, [pc, #208]	; (8004540 <HAL_RCC_OscConfig+0x278>)
 800446e:	2201      	movs	r2, #1
 8004470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7fe f8ab 	bl	80025cc <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800447a:	f7fe f8a7 	bl	80025cc <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e1b4      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448c:	4b2b      	ldr	r3, [pc, #172]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0f0      	beq.n	800447a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004498:	4b28      	ldr	r3, [pc, #160]	; (800453c <HAL_RCC_OscConfig+0x274>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	00db      	lsls	r3, r3, #3
 80044a6:	4925      	ldr	r1, [pc, #148]	; (800453c <HAL_RCC_OscConfig+0x274>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	600b      	str	r3, [r1, #0]
 80044ac:	e015      	b.n	80044da <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ae:	4b24      	ldr	r3, [pc, #144]	; (8004540 <HAL_RCC_OscConfig+0x278>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b4:	f7fe f88a 	bl	80025cc <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044bc:	f7fe f886 	bl	80025cc <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e193      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ce:	4b1b      	ldr	r3, [pc, #108]	; (800453c <HAL_RCC_OscConfig+0x274>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d036      	beq.n	8004554 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ee:	4b15      	ldr	r3, [pc, #84]	; (8004544 <HAL_RCC_OscConfig+0x27c>)
 80044f0:	2201      	movs	r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f4:	f7fe f86a 	bl	80025cc <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044fc:	f7fe f866 	bl	80025cc <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e173      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450e:	4b0b      	ldr	r3, [pc, #44]	; (800453c <HAL_RCC_OscConfig+0x274>)
 8004510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0f0      	beq.n	80044fc <HAL_RCC_OscConfig+0x234>
 800451a:	e01b      	b.n	8004554 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800451c:	4b09      	ldr	r3, [pc, #36]	; (8004544 <HAL_RCC_OscConfig+0x27c>)
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004522:	f7fe f853 	bl	80025cc <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004528:	e00e      	b.n	8004548 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800452a:	f7fe f84f 	bl	80025cc <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d907      	bls.n	8004548 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e15c      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
 800453c:	40023800 	.word	0x40023800
 8004540:	42470000 	.word	0x42470000
 8004544:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004548:	4b8a      	ldr	r3, [pc, #552]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800454a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1ea      	bne.n	800452a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 8097 	beq.w	8004690 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004562:	2300      	movs	r3, #0
 8004564:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004566:	4b83      	ldr	r3, [pc, #524]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10f      	bne.n	8004592 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004572:	2300      	movs	r3, #0
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	4b7f      	ldr	r3, [pc, #508]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	4a7e      	ldr	r2, [pc, #504]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800457c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004580:	6413      	str	r3, [r2, #64]	; 0x40
 8004582:	4b7c      	ldr	r3, [pc, #496]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800458a:	60bb      	str	r3, [r7, #8]
 800458c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800458e:	2301      	movs	r3, #1
 8004590:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004592:	4b79      	ldr	r3, [pc, #484]	; (8004778 <HAL_RCC_OscConfig+0x4b0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800459a:	2b00      	cmp	r3, #0
 800459c:	d118      	bne.n	80045d0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800459e:	4b76      	ldr	r3, [pc, #472]	; (8004778 <HAL_RCC_OscConfig+0x4b0>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a75      	ldr	r2, [pc, #468]	; (8004778 <HAL_RCC_OscConfig+0x4b0>)
 80045a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045aa:	f7fe f80f 	bl	80025cc <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045b0:	e008      	b.n	80045c4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b2:	f7fe f80b 	bl	80025cc <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d901      	bls.n	80045c4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e118      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c4:	4b6c      	ldr	r3, [pc, #432]	; (8004778 <HAL_RCC_OscConfig+0x4b0>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d0f0      	beq.n	80045b2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d106      	bne.n	80045e6 <HAL_RCC_OscConfig+0x31e>
 80045d8:	4b66      	ldr	r3, [pc, #408]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 80045da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045dc:	4a65      	ldr	r2, [pc, #404]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	6713      	str	r3, [r2, #112]	; 0x70
 80045e4:	e01c      	b.n	8004620 <HAL_RCC_OscConfig+0x358>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2b05      	cmp	r3, #5
 80045ec:	d10c      	bne.n	8004608 <HAL_RCC_OscConfig+0x340>
 80045ee:	4b61      	ldr	r3, [pc, #388]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 80045f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f2:	4a60      	ldr	r2, [pc, #384]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 80045f4:	f043 0304 	orr.w	r3, r3, #4
 80045f8:	6713      	str	r3, [r2, #112]	; 0x70
 80045fa:	4b5e      	ldr	r3, [pc, #376]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 80045fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045fe:	4a5d      	ldr	r2, [pc, #372]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	6713      	str	r3, [r2, #112]	; 0x70
 8004606:	e00b      	b.n	8004620 <HAL_RCC_OscConfig+0x358>
 8004608:	4b5a      	ldr	r3, [pc, #360]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800460a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800460c:	4a59      	ldr	r2, [pc, #356]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800460e:	f023 0301 	bic.w	r3, r3, #1
 8004612:	6713      	str	r3, [r2, #112]	; 0x70
 8004614:	4b57      	ldr	r3, [pc, #348]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004618:	4a56      	ldr	r2, [pc, #344]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800461a:	f023 0304 	bic.w	r3, r3, #4
 800461e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d015      	beq.n	8004654 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004628:	f7fd ffd0 	bl	80025cc <HAL_GetTick>
 800462c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462e:	e00a      	b.n	8004646 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004630:	f7fd ffcc 	bl	80025cc <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	f241 3288 	movw	r2, #5000	; 0x1388
 800463e:	4293      	cmp	r3, r2
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e0d7      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004646:	4b4b      	ldr	r3, [pc, #300]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0ee      	beq.n	8004630 <HAL_RCC_OscConfig+0x368>
 8004652:	e014      	b.n	800467e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004654:	f7fd ffba 	bl	80025cc <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800465a:	e00a      	b.n	8004672 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800465c:	f7fd ffb6 	bl	80025cc <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	f241 3288 	movw	r2, #5000	; 0x1388
 800466a:	4293      	cmp	r3, r2
 800466c:	d901      	bls.n	8004672 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e0c1      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004672:	4b40      	ldr	r3, [pc, #256]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1ee      	bne.n	800465c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800467e:	7dfb      	ldrb	r3, [r7, #23]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d105      	bne.n	8004690 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004684:	4b3b      	ldr	r3, [pc, #236]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004688:	4a3a      	ldr	r2, [pc, #232]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800468a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800468e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	2b00      	cmp	r3, #0
 8004696:	f000 80ad 	beq.w	80047f4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800469a:	4b36      	ldr	r3, [pc, #216]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 030c 	and.w	r3, r3, #12
 80046a2:	2b08      	cmp	r3, #8
 80046a4:	d060      	beq.n	8004768 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d145      	bne.n	800473a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ae:	4b33      	ldr	r3, [pc, #204]	; (800477c <HAL_RCC_OscConfig+0x4b4>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b4:	f7fd ff8a 	bl	80025cc <HAL_GetTick>
 80046b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ba:	e008      	b.n	80046ce <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046bc:	f7fd ff86 	bl	80025cc <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e093      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ce:	4b29      	ldr	r3, [pc, #164]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1f0      	bne.n	80046bc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69da      	ldr	r2, [r3, #28]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	019b      	lsls	r3, r3, #6
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f0:	085b      	lsrs	r3, r3, #1
 80046f2:	3b01      	subs	r3, #1
 80046f4:	041b      	lsls	r3, r3, #16
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fc:	061b      	lsls	r3, r3, #24
 80046fe:	431a      	orrs	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004704:	071b      	lsls	r3, r3, #28
 8004706:	491b      	ldr	r1, [pc, #108]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 8004708:	4313      	orrs	r3, r2
 800470a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800470c:	4b1b      	ldr	r3, [pc, #108]	; (800477c <HAL_RCC_OscConfig+0x4b4>)
 800470e:	2201      	movs	r2, #1
 8004710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004712:	f7fd ff5b 	bl	80025cc <HAL_GetTick>
 8004716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004718:	e008      	b.n	800472c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800471a:	f7fd ff57 	bl	80025cc <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	2b02      	cmp	r3, #2
 8004726:	d901      	bls.n	800472c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e064      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472c:	4b11      	ldr	r3, [pc, #68]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0f0      	beq.n	800471a <HAL_RCC_OscConfig+0x452>
 8004738:	e05c      	b.n	80047f4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800473a:	4b10      	ldr	r3, [pc, #64]	; (800477c <HAL_RCC_OscConfig+0x4b4>)
 800473c:	2200      	movs	r2, #0
 800473e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004740:	f7fd ff44 	bl	80025cc <HAL_GetTick>
 8004744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004746:	e008      	b.n	800475a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004748:	f7fd ff40 	bl	80025cc <HAL_GetTick>
 800474c:	4602      	mov	r2, r0
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	2b02      	cmp	r3, #2
 8004754:	d901      	bls.n	800475a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e04d      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800475a:	4b06      	ldr	r3, [pc, #24]	; (8004774 <HAL_RCC_OscConfig+0x4ac>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1f0      	bne.n	8004748 <HAL_RCC_OscConfig+0x480>
 8004766:	e045      	b.n	80047f4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d107      	bne.n	8004780 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e040      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
 8004774:	40023800 	.word	0x40023800
 8004778:	40007000 	.word	0x40007000
 800477c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004780:	4b1f      	ldr	r3, [pc, #124]	; (8004800 <HAL_RCC_OscConfig+0x538>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d030      	beq.n	80047f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004798:	429a      	cmp	r2, r3
 800479a:	d129      	bne.n	80047f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d122      	bne.n	80047f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80047b0:	4013      	ands	r3, r2
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d119      	bne.n	80047f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c6:	085b      	lsrs	r3, r3, #1
 80047c8:	3b01      	subs	r3, #1
 80047ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d10f      	bne.n	80047f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047dc:	429a      	cmp	r2, r3
 80047de:	d107      	bne.n	80047f0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ea:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d001      	beq.n	80047f4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e000      	b.n	80047f6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3718      	adds	r7, #24
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	40023800 	.word	0x40023800

08004804 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e03f      	b.n	8004896 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d106      	bne.n	8004830 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f7fd fcf4 	bl	8002218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2224      	movs	r2, #36	; 0x24
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004846:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f929 	bl	8004aa0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800485c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	695a      	ldr	r2, [r3, #20]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800486c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68da      	ldr	r2, [r3, #12]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800487c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2220      	movs	r2, #32
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3708      	adds	r7, #8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b08a      	sub	sp, #40	; 0x28
 80048a2:	af02      	add	r7, sp, #8
 80048a4:	60f8      	str	r0, [r7, #12]
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	603b      	str	r3, [r7, #0]
 80048aa:	4613      	mov	r3, r2
 80048ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048ae:	2300      	movs	r3, #0
 80048b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b20      	cmp	r3, #32
 80048bc:	d17c      	bne.n	80049b8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d002      	beq.n	80048ca <HAL_UART_Transmit+0x2c>
 80048c4:	88fb      	ldrh	r3, [r7, #6]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e075      	b.n	80049ba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d101      	bne.n	80048dc <HAL_UART_Transmit+0x3e>
 80048d8:	2302      	movs	r3, #2
 80048da:	e06e      	b.n	80049ba <HAL_UART_Transmit+0x11c>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2221      	movs	r2, #33	; 0x21
 80048ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048f2:	f7fd fe6b 	bl	80025cc <HAL_GetTick>
 80048f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	88fa      	ldrh	r2, [r7, #6]
 80048fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	88fa      	ldrh	r2, [r7, #6]
 8004902:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800490c:	d108      	bne.n	8004920 <HAL_UART_Transmit+0x82>
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d104      	bne.n	8004920 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004916:	2300      	movs	r3, #0
 8004918:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	61bb      	str	r3, [r7, #24]
 800491e:	e003      	b.n	8004928 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004924:	2300      	movs	r3, #0
 8004926:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004930:	e02a      	b.n	8004988 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	2200      	movs	r2, #0
 800493a:	2180      	movs	r1, #128	; 0x80
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 f840 	bl	80049c2 <UART_WaitOnFlagUntilTimeout>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e036      	b.n	80049ba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d10b      	bne.n	800496a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	881b      	ldrh	r3, [r3, #0]
 8004956:	461a      	mov	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004960:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	3302      	adds	r3, #2
 8004966:	61bb      	str	r3, [r7, #24]
 8004968:	e007      	b.n	800497a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	781a      	ldrb	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	3301      	adds	r3, #1
 8004978:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800497e:	b29b      	uxth	r3, r3
 8004980:	3b01      	subs	r3, #1
 8004982:	b29a      	uxth	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800498c:	b29b      	uxth	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1cf      	bne.n	8004932 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2200      	movs	r2, #0
 800499a:	2140      	movs	r1, #64	; 0x40
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f810 	bl	80049c2 <UART_WaitOnFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e006      	b.n	80049ba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2220      	movs	r2, #32
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80049b4:	2300      	movs	r3, #0
 80049b6:	e000      	b.n	80049ba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80049b8:	2302      	movs	r3, #2
  }
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3720      	adds	r7, #32
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b090      	sub	sp, #64	; 0x40
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	60f8      	str	r0, [r7, #12]
 80049ca:	60b9      	str	r1, [r7, #8]
 80049cc:	603b      	str	r3, [r7, #0]
 80049ce:	4613      	mov	r3, r2
 80049d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049d2:	e050      	b.n	8004a76 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049da:	d04c      	beq.n	8004a76 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80049dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d007      	beq.n	80049f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80049e2:	f7fd fdf3 	bl	80025cc <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d241      	bcs.n	8004a76 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	330c      	adds	r3, #12
 80049f8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fc:	e853 3f00 	ldrex	r3, [r3]
 8004a00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a04:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	330c      	adds	r3, #12
 8004a10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a12:	637a      	str	r2, [r7, #52]	; 0x34
 8004a14:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a16:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a1a:	e841 2300 	strex	r3, r2, [r1]
 8004a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1e5      	bne.n	80049f2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3314      	adds	r3, #20
 8004a2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	e853 3f00 	ldrex	r3, [r3]
 8004a34:	613b      	str	r3, [r7, #16]
   return(result);
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	f023 0301 	bic.w	r3, r3, #1
 8004a3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3314      	adds	r3, #20
 8004a44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a46:	623a      	str	r2, [r7, #32]
 8004a48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4a:	69f9      	ldr	r1, [r7, #28]
 8004a4c:	6a3a      	ldr	r2, [r7, #32]
 8004a4e:	e841 2300 	strex	r3, r2, [r1]
 8004a52:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1e5      	bne.n	8004a26 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e00f      	b.n	8004a96 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	bf0c      	ite	eq
 8004a86:	2301      	moveq	r3, #1
 8004a88:	2300      	movne	r3, #0
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	79fb      	ldrb	r3, [r7, #7]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d09f      	beq.n	80049d4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3740      	adds	r7, #64	; 0x40
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
	...

08004aa0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aa4:	b09f      	sub	sp, #124	; 0x7c
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004aaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ab4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ab6:	68d9      	ldr	r1, [r3, #12]
 8004ab8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	ea40 0301 	orr.w	r3, r0, r1
 8004ac0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ac2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	431a      	orrs	r2, r3
 8004acc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004ada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004ae4:	f021 010c 	bic.w	r1, r1, #12
 8004ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004aee:	430b      	orrs	r3, r1
 8004af0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004afc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004afe:	6999      	ldr	r1, [r3, #24]
 8004b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	ea40 0301 	orr.w	r3, r0, r1
 8004b08:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	4bc5      	ldr	r3, [pc, #788]	; (8004e24 <UART_SetConfig+0x384>)
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d004      	beq.n	8004b1e <UART_SetConfig+0x7e>
 8004b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	4bc3      	ldr	r3, [pc, #780]	; (8004e28 <UART_SetConfig+0x388>)
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d103      	bne.n	8004b26 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b1e:	f7ff fa0d 	bl	8003f3c <HAL_RCC_GetPCLK2Freq>
 8004b22:	6778      	str	r0, [r7, #116]	; 0x74
 8004b24:	e002      	b.n	8004b2c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b26:	f7ff f9f5 	bl	8003f14 <HAL_RCC_GetPCLK1Freq>
 8004b2a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b34:	f040 80b6 	bne.w	8004ca4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b3a:	461c      	mov	r4, r3
 8004b3c:	f04f 0500 	mov.w	r5, #0
 8004b40:	4622      	mov	r2, r4
 8004b42:	462b      	mov	r3, r5
 8004b44:	1891      	adds	r1, r2, r2
 8004b46:	6439      	str	r1, [r7, #64]	; 0x40
 8004b48:	415b      	adcs	r3, r3
 8004b4a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b4c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b50:	1912      	adds	r2, r2, r4
 8004b52:	eb45 0303 	adc.w	r3, r5, r3
 8004b56:	f04f 0000 	mov.w	r0, #0
 8004b5a:	f04f 0100 	mov.w	r1, #0
 8004b5e:	00d9      	lsls	r1, r3, #3
 8004b60:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b64:	00d0      	lsls	r0, r2, #3
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	1911      	adds	r1, r2, r4
 8004b6c:	6639      	str	r1, [r7, #96]	; 0x60
 8004b6e:	416b      	adcs	r3, r5
 8004b70:	667b      	str	r3, [r7, #100]	; 0x64
 8004b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	461a      	mov	r2, r3
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	1891      	adds	r1, r2, r2
 8004b7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b80:	415b      	adcs	r3, r3
 8004b82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b88:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004b8c:	f7fc f87c 	bl	8000c88 <__aeabi_uldivmod>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	4ba5      	ldr	r3, [pc, #660]	; (8004e2c <UART_SetConfig+0x38c>)
 8004b96:	fba3 2302 	umull	r2, r3, r3, r2
 8004b9a:	095b      	lsrs	r3, r3, #5
 8004b9c:	011e      	lsls	r6, r3, #4
 8004b9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ba0:	461c      	mov	r4, r3
 8004ba2:	f04f 0500 	mov.w	r5, #0
 8004ba6:	4622      	mov	r2, r4
 8004ba8:	462b      	mov	r3, r5
 8004baa:	1891      	adds	r1, r2, r2
 8004bac:	6339      	str	r1, [r7, #48]	; 0x30
 8004bae:	415b      	adcs	r3, r3
 8004bb0:	637b      	str	r3, [r7, #52]	; 0x34
 8004bb2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004bb6:	1912      	adds	r2, r2, r4
 8004bb8:	eb45 0303 	adc.w	r3, r5, r3
 8004bbc:	f04f 0000 	mov.w	r0, #0
 8004bc0:	f04f 0100 	mov.w	r1, #0
 8004bc4:	00d9      	lsls	r1, r3, #3
 8004bc6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004bca:	00d0      	lsls	r0, r2, #3
 8004bcc:	4602      	mov	r2, r0
 8004bce:	460b      	mov	r3, r1
 8004bd0:	1911      	adds	r1, r2, r4
 8004bd2:	65b9      	str	r1, [r7, #88]	; 0x58
 8004bd4:	416b      	adcs	r3, r5
 8004bd6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	461a      	mov	r2, r3
 8004bde:	f04f 0300 	mov.w	r3, #0
 8004be2:	1891      	adds	r1, r2, r2
 8004be4:	62b9      	str	r1, [r7, #40]	; 0x28
 8004be6:	415b      	adcs	r3, r3
 8004be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bee:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004bf2:	f7fc f849 	bl	8000c88 <__aeabi_uldivmod>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4b8c      	ldr	r3, [pc, #560]	; (8004e2c <UART_SetConfig+0x38c>)
 8004bfc:	fba3 1302 	umull	r1, r3, r3, r2
 8004c00:	095b      	lsrs	r3, r3, #5
 8004c02:	2164      	movs	r1, #100	; 0x64
 8004c04:	fb01 f303 	mul.w	r3, r1, r3
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	3332      	adds	r3, #50	; 0x32
 8004c0e:	4a87      	ldr	r2, [pc, #540]	; (8004e2c <UART_SetConfig+0x38c>)
 8004c10:	fba2 2303 	umull	r2, r3, r2, r3
 8004c14:	095b      	lsrs	r3, r3, #5
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004c1c:	441e      	add	r6, r3
 8004c1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c20:	4618      	mov	r0, r3
 8004c22:	f04f 0100 	mov.w	r1, #0
 8004c26:	4602      	mov	r2, r0
 8004c28:	460b      	mov	r3, r1
 8004c2a:	1894      	adds	r4, r2, r2
 8004c2c:	623c      	str	r4, [r7, #32]
 8004c2e:	415b      	adcs	r3, r3
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
 8004c32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c36:	1812      	adds	r2, r2, r0
 8004c38:	eb41 0303 	adc.w	r3, r1, r3
 8004c3c:	f04f 0400 	mov.w	r4, #0
 8004c40:	f04f 0500 	mov.w	r5, #0
 8004c44:	00dd      	lsls	r5, r3, #3
 8004c46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004c4a:	00d4      	lsls	r4, r2, #3
 8004c4c:	4622      	mov	r2, r4
 8004c4e:	462b      	mov	r3, r5
 8004c50:	1814      	adds	r4, r2, r0
 8004c52:	653c      	str	r4, [r7, #80]	; 0x50
 8004c54:	414b      	adcs	r3, r1
 8004c56:	657b      	str	r3, [r7, #84]	; 0x54
 8004c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	f04f 0300 	mov.w	r3, #0
 8004c62:	1891      	adds	r1, r2, r2
 8004c64:	61b9      	str	r1, [r7, #24]
 8004c66:	415b      	adcs	r3, r3
 8004c68:	61fb      	str	r3, [r7, #28]
 8004c6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c6e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004c72:	f7fc f809 	bl	8000c88 <__aeabi_uldivmod>
 8004c76:	4602      	mov	r2, r0
 8004c78:	460b      	mov	r3, r1
 8004c7a:	4b6c      	ldr	r3, [pc, #432]	; (8004e2c <UART_SetConfig+0x38c>)
 8004c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c80:	095b      	lsrs	r3, r3, #5
 8004c82:	2164      	movs	r1, #100	; 0x64
 8004c84:	fb01 f303 	mul.w	r3, r1, r3
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	00db      	lsls	r3, r3, #3
 8004c8c:	3332      	adds	r3, #50	; 0x32
 8004c8e:	4a67      	ldr	r2, [pc, #412]	; (8004e2c <UART_SetConfig+0x38c>)
 8004c90:	fba2 2303 	umull	r2, r3, r2, r3
 8004c94:	095b      	lsrs	r3, r3, #5
 8004c96:	f003 0207 	and.w	r2, r3, #7
 8004c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4432      	add	r2, r6
 8004ca0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ca2:	e0b9      	b.n	8004e18 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ca4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ca6:	461c      	mov	r4, r3
 8004ca8:	f04f 0500 	mov.w	r5, #0
 8004cac:	4622      	mov	r2, r4
 8004cae:	462b      	mov	r3, r5
 8004cb0:	1891      	adds	r1, r2, r2
 8004cb2:	6139      	str	r1, [r7, #16]
 8004cb4:	415b      	adcs	r3, r3
 8004cb6:	617b      	str	r3, [r7, #20]
 8004cb8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004cbc:	1912      	adds	r2, r2, r4
 8004cbe:	eb45 0303 	adc.w	r3, r5, r3
 8004cc2:	f04f 0000 	mov.w	r0, #0
 8004cc6:	f04f 0100 	mov.w	r1, #0
 8004cca:	00d9      	lsls	r1, r3, #3
 8004ccc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004cd0:	00d0      	lsls	r0, r2, #3
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	eb12 0804 	adds.w	r8, r2, r4
 8004cda:	eb43 0905 	adc.w	r9, r3, r5
 8004cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f04f 0100 	mov.w	r1, #0
 8004ce8:	f04f 0200 	mov.w	r2, #0
 8004cec:	f04f 0300 	mov.w	r3, #0
 8004cf0:	008b      	lsls	r3, r1, #2
 8004cf2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004cf6:	0082      	lsls	r2, r0, #2
 8004cf8:	4640      	mov	r0, r8
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	f7fb ffc4 	bl	8000c88 <__aeabi_uldivmod>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4b49      	ldr	r3, [pc, #292]	; (8004e2c <UART_SetConfig+0x38c>)
 8004d06:	fba3 2302 	umull	r2, r3, r3, r2
 8004d0a:	095b      	lsrs	r3, r3, #5
 8004d0c:	011e      	lsls	r6, r3, #4
 8004d0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d10:	4618      	mov	r0, r3
 8004d12:	f04f 0100 	mov.w	r1, #0
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	1894      	adds	r4, r2, r2
 8004d1c:	60bc      	str	r4, [r7, #8]
 8004d1e:	415b      	adcs	r3, r3
 8004d20:	60fb      	str	r3, [r7, #12]
 8004d22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d26:	1812      	adds	r2, r2, r0
 8004d28:	eb41 0303 	adc.w	r3, r1, r3
 8004d2c:	f04f 0400 	mov.w	r4, #0
 8004d30:	f04f 0500 	mov.w	r5, #0
 8004d34:	00dd      	lsls	r5, r3, #3
 8004d36:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004d3a:	00d4      	lsls	r4, r2, #3
 8004d3c:	4622      	mov	r2, r4
 8004d3e:	462b      	mov	r3, r5
 8004d40:	1814      	adds	r4, r2, r0
 8004d42:	64bc      	str	r4, [r7, #72]	; 0x48
 8004d44:	414b      	adcs	r3, r1
 8004d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f04f 0100 	mov.w	r1, #0
 8004d52:	f04f 0200 	mov.w	r2, #0
 8004d56:	f04f 0300 	mov.w	r3, #0
 8004d5a:	008b      	lsls	r3, r1, #2
 8004d5c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004d60:	0082      	lsls	r2, r0, #2
 8004d62:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004d66:	f7fb ff8f 	bl	8000c88 <__aeabi_uldivmod>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	4b2f      	ldr	r3, [pc, #188]	; (8004e2c <UART_SetConfig+0x38c>)
 8004d70:	fba3 1302 	umull	r1, r3, r3, r2
 8004d74:	095b      	lsrs	r3, r3, #5
 8004d76:	2164      	movs	r1, #100	; 0x64
 8004d78:	fb01 f303 	mul.w	r3, r1, r3
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	011b      	lsls	r3, r3, #4
 8004d80:	3332      	adds	r3, #50	; 0x32
 8004d82:	4a2a      	ldr	r2, [pc, #168]	; (8004e2c <UART_SetConfig+0x38c>)
 8004d84:	fba2 2303 	umull	r2, r3, r2, r3
 8004d88:	095b      	lsrs	r3, r3, #5
 8004d8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d8e:	441e      	add	r6, r3
 8004d90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d92:	4618      	mov	r0, r3
 8004d94:	f04f 0100 	mov.w	r1, #0
 8004d98:	4602      	mov	r2, r0
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	1894      	adds	r4, r2, r2
 8004d9e:	603c      	str	r4, [r7, #0]
 8004da0:	415b      	adcs	r3, r3
 8004da2:	607b      	str	r3, [r7, #4]
 8004da4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004da8:	1812      	adds	r2, r2, r0
 8004daa:	eb41 0303 	adc.w	r3, r1, r3
 8004dae:	f04f 0400 	mov.w	r4, #0
 8004db2:	f04f 0500 	mov.w	r5, #0
 8004db6:	00dd      	lsls	r5, r3, #3
 8004db8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004dbc:	00d4      	lsls	r4, r2, #3
 8004dbe:	4622      	mov	r2, r4
 8004dc0:	462b      	mov	r3, r5
 8004dc2:	eb12 0a00 	adds.w	sl, r2, r0
 8004dc6:	eb43 0b01 	adc.w	fp, r3, r1
 8004dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f04f 0100 	mov.w	r1, #0
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	008b      	lsls	r3, r1, #2
 8004dde:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004de2:	0082      	lsls	r2, r0, #2
 8004de4:	4650      	mov	r0, sl
 8004de6:	4659      	mov	r1, fp
 8004de8:	f7fb ff4e 	bl	8000c88 <__aeabi_uldivmod>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4b0e      	ldr	r3, [pc, #56]	; (8004e2c <UART_SetConfig+0x38c>)
 8004df2:	fba3 1302 	umull	r1, r3, r3, r2
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	2164      	movs	r1, #100	; 0x64
 8004dfa:	fb01 f303 	mul.w	r3, r1, r3
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	3332      	adds	r3, #50	; 0x32
 8004e04:	4a09      	ldr	r2, [pc, #36]	; (8004e2c <UART_SetConfig+0x38c>)
 8004e06:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0a:	095b      	lsrs	r3, r3, #5
 8004e0c:	f003 020f 	and.w	r2, r3, #15
 8004e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4432      	add	r2, r6
 8004e16:	609a      	str	r2, [r3, #8]
}
 8004e18:	bf00      	nop
 8004e1a:	377c      	adds	r7, #124	; 0x7c
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e22:	bf00      	nop
 8004e24:	40011000 	.word	0x40011000
 8004e28:	40011400 	.word	0x40011400
 8004e2c:	51eb851f 	.word	0x51eb851f

08004e30 <__errno>:
 8004e30:	4b01      	ldr	r3, [pc, #4]	; (8004e38 <__errno+0x8>)
 8004e32:	6818      	ldr	r0, [r3, #0]
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	2000000c 	.word	0x2000000c

08004e3c <__libc_init_array>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	4d0d      	ldr	r5, [pc, #52]	; (8004e74 <__libc_init_array+0x38>)
 8004e40:	4c0d      	ldr	r4, [pc, #52]	; (8004e78 <__libc_init_array+0x3c>)
 8004e42:	1b64      	subs	r4, r4, r5
 8004e44:	10a4      	asrs	r4, r4, #2
 8004e46:	2600      	movs	r6, #0
 8004e48:	42a6      	cmp	r6, r4
 8004e4a:	d109      	bne.n	8004e60 <__libc_init_array+0x24>
 8004e4c:	4d0b      	ldr	r5, [pc, #44]	; (8004e7c <__libc_init_array+0x40>)
 8004e4e:	4c0c      	ldr	r4, [pc, #48]	; (8004e80 <__libc_init_array+0x44>)
 8004e50:	f002 feb4 	bl	8007bbc <_init>
 8004e54:	1b64      	subs	r4, r4, r5
 8004e56:	10a4      	asrs	r4, r4, #2
 8004e58:	2600      	movs	r6, #0
 8004e5a:	42a6      	cmp	r6, r4
 8004e5c:	d105      	bne.n	8004e6a <__libc_init_array+0x2e>
 8004e5e:	bd70      	pop	{r4, r5, r6, pc}
 8004e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e64:	4798      	blx	r3
 8004e66:	3601      	adds	r6, #1
 8004e68:	e7ee      	b.n	8004e48 <__libc_init_array+0xc>
 8004e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e6e:	4798      	blx	r3
 8004e70:	3601      	adds	r6, #1
 8004e72:	e7f2      	b.n	8004e5a <__libc_init_array+0x1e>
 8004e74:	080080bc 	.word	0x080080bc
 8004e78:	080080bc 	.word	0x080080bc
 8004e7c:	080080bc 	.word	0x080080bc
 8004e80:	080080c0 	.word	0x080080c0

08004e84 <memset>:
 8004e84:	4402      	add	r2, r0
 8004e86:	4603      	mov	r3, r0
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d100      	bne.n	8004e8e <memset+0xa>
 8004e8c:	4770      	bx	lr
 8004e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004e92:	e7f9      	b.n	8004e88 <memset+0x4>

08004e94 <__cvt>:
 8004e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e98:	ec55 4b10 	vmov	r4, r5, d0
 8004e9c:	2d00      	cmp	r5, #0
 8004e9e:	460e      	mov	r6, r1
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	462b      	mov	r3, r5
 8004ea4:	bfbb      	ittet	lt
 8004ea6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004eaa:	461d      	movlt	r5, r3
 8004eac:	2300      	movge	r3, #0
 8004eae:	232d      	movlt	r3, #45	; 0x2d
 8004eb0:	700b      	strb	r3, [r1, #0]
 8004eb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004eb4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004eb8:	4691      	mov	r9, r2
 8004eba:	f023 0820 	bic.w	r8, r3, #32
 8004ebe:	bfbc      	itt	lt
 8004ec0:	4622      	movlt	r2, r4
 8004ec2:	4614      	movlt	r4, r2
 8004ec4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ec8:	d005      	beq.n	8004ed6 <__cvt+0x42>
 8004eca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ece:	d100      	bne.n	8004ed2 <__cvt+0x3e>
 8004ed0:	3601      	adds	r6, #1
 8004ed2:	2102      	movs	r1, #2
 8004ed4:	e000      	b.n	8004ed8 <__cvt+0x44>
 8004ed6:	2103      	movs	r1, #3
 8004ed8:	ab03      	add	r3, sp, #12
 8004eda:	9301      	str	r3, [sp, #4]
 8004edc:	ab02      	add	r3, sp, #8
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	ec45 4b10 	vmov	d0, r4, r5
 8004ee4:	4653      	mov	r3, sl
 8004ee6:	4632      	mov	r2, r6
 8004ee8:	f000 fcea 	bl	80058c0 <_dtoa_r>
 8004eec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ef0:	4607      	mov	r7, r0
 8004ef2:	d102      	bne.n	8004efa <__cvt+0x66>
 8004ef4:	f019 0f01 	tst.w	r9, #1
 8004ef8:	d022      	beq.n	8004f40 <__cvt+0xac>
 8004efa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004efe:	eb07 0906 	add.w	r9, r7, r6
 8004f02:	d110      	bne.n	8004f26 <__cvt+0x92>
 8004f04:	783b      	ldrb	r3, [r7, #0]
 8004f06:	2b30      	cmp	r3, #48	; 0x30
 8004f08:	d10a      	bne.n	8004f20 <__cvt+0x8c>
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	4620      	mov	r0, r4
 8004f10:	4629      	mov	r1, r5
 8004f12:	f7fb fdf9 	bl	8000b08 <__aeabi_dcmpeq>
 8004f16:	b918      	cbnz	r0, 8004f20 <__cvt+0x8c>
 8004f18:	f1c6 0601 	rsb	r6, r6, #1
 8004f1c:	f8ca 6000 	str.w	r6, [sl]
 8004f20:	f8da 3000 	ldr.w	r3, [sl]
 8004f24:	4499      	add	r9, r3
 8004f26:	2200      	movs	r2, #0
 8004f28:	2300      	movs	r3, #0
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	4629      	mov	r1, r5
 8004f2e:	f7fb fdeb 	bl	8000b08 <__aeabi_dcmpeq>
 8004f32:	b108      	cbz	r0, 8004f38 <__cvt+0xa4>
 8004f34:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f38:	2230      	movs	r2, #48	; 0x30
 8004f3a:	9b03      	ldr	r3, [sp, #12]
 8004f3c:	454b      	cmp	r3, r9
 8004f3e:	d307      	bcc.n	8004f50 <__cvt+0xbc>
 8004f40:	9b03      	ldr	r3, [sp, #12]
 8004f42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f44:	1bdb      	subs	r3, r3, r7
 8004f46:	4638      	mov	r0, r7
 8004f48:	6013      	str	r3, [r2, #0]
 8004f4a:	b004      	add	sp, #16
 8004f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f50:	1c59      	adds	r1, r3, #1
 8004f52:	9103      	str	r1, [sp, #12]
 8004f54:	701a      	strb	r2, [r3, #0]
 8004f56:	e7f0      	b.n	8004f3a <__cvt+0xa6>

08004f58 <__exponent>:
 8004f58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2900      	cmp	r1, #0
 8004f5e:	bfb8      	it	lt
 8004f60:	4249      	neglt	r1, r1
 8004f62:	f803 2b02 	strb.w	r2, [r3], #2
 8004f66:	bfb4      	ite	lt
 8004f68:	222d      	movlt	r2, #45	; 0x2d
 8004f6a:	222b      	movge	r2, #43	; 0x2b
 8004f6c:	2909      	cmp	r1, #9
 8004f6e:	7042      	strb	r2, [r0, #1]
 8004f70:	dd2a      	ble.n	8004fc8 <__exponent+0x70>
 8004f72:	f10d 0407 	add.w	r4, sp, #7
 8004f76:	46a4      	mov	ip, r4
 8004f78:	270a      	movs	r7, #10
 8004f7a:	46a6      	mov	lr, r4
 8004f7c:	460a      	mov	r2, r1
 8004f7e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004f82:	fb07 1516 	mls	r5, r7, r6, r1
 8004f86:	3530      	adds	r5, #48	; 0x30
 8004f88:	2a63      	cmp	r2, #99	; 0x63
 8004f8a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004f8e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004f92:	4631      	mov	r1, r6
 8004f94:	dcf1      	bgt.n	8004f7a <__exponent+0x22>
 8004f96:	3130      	adds	r1, #48	; 0x30
 8004f98:	f1ae 0502 	sub.w	r5, lr, #2
 8004f9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004fa0:	1c44      	adds	r4, r0, #1
 8004fa2:	4629      	mov	r1, r5
 8004fa4:	4561      	cmp	r1, ip
 8004fa6:	d30a      	bcc.n	8004fbe <__exponent+0x66>
 8004fa8:	f10d 0209 	add.w	r2, sp, #9
 8004fac:	eba2 020e 	sub.w	r2, r2, lr
 8004fb0:	4565      	cmp	r5, ip
 8004fb2:	bf88      	it	hi
 8004fb4:	2200      	movhi	r2, #0
 8004fb6:	4413      	add	r3, r2
 8004fb8:	1a18      	subs	r0, r3, r0
 8004fba:	b003      	add	sp, #12
 8004fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fc2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004fc6:	e7ed      	b.n	8004fa4 <__exponent+0x4c>
 8004fc8:	2330      	movs	r3, #48	; 0x30
 8004fca:	3130      	adds	r1, #48	; 0x30
 8004fcc:	7083      	strb	r3, [r0, #2]
 8004fce:	70c1      	strb	r1, [r0, #3]
 8004fd0:	1d03      	adds	r3, r0, #4
 8004fd2:	e7f1      	b.n	8004fb8 <__exponent+0x60>

08004fd4 <_printf_float>:
 8004fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd8:	ed2d 8b02 	vpush	{d8}
 8004fdc:	b08d      	sub	sp, #52	; 0x34
 8004fde:	460c      	mov	r4, r1
 8004fe0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004fe4:	4616      	mov	r6, r2
 8004fe6:	461f      	mov	r7, r3
 8004fe8:	4605      	mov	r5, r0
 8004fea:	f001 fa55 	bl	8006498 <_localeconv_r>
 8004fee:	f8d0 a000 	ldr.w	sl, [r0]
 8004ff2:	4650      	mov	r0, sl
 8004ff4:	f7fb f90c 	bl	8000210 <strlen>
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	9305      	str	r3, [sp, #20]
 8005000:	f8d8 3000 	ldr.w	r3, [r8]
 8005004:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005008:	3307      	adds	r3, #7
 800500a:	f023 0307 	bic.w	r3, r3, #7
 800500e:	f103 0208 	add.w	r2, r3, #8
 8005012:	f8c8 2000 	str.w	r2, [r8]
 8005016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800501e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005022:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005026:	9307      	str	r3, [sp, #28]
 8005028:	f8cd 8018 	str.w	r8, [sp, #24]
 800502c:	ee08 0a10 	vmov	s16, r0
 8005030:	4b9f      	ldr	r3, [pc, #636]	; (80052b0 <_printf_float+0x2dc>)
 8005032:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005036:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800503a:	f7fb fd97 	bl	8000b6c <__aeabi_dcmpun>
 800503e:	bb88      	cbnz	r0, 80050a4 <_printf_float+0xd0>
 8005040:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005044:	4b9a      	ldr	r3, [pc, #616]	; (80052b0 <_printf_float+0x2dc>)
 8005046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800504a:	f7fb fd71 	bl	8000b30 <__aeabi_dcmple>
 800504e:	bb48      	cbnz	r0, 80050a4 <_printf_float+0xd0>
 8005050:	2200      	movs	r2, #0
 8005052:	2300      	movs	r3, #0
 8005054:	4640      	mov	r0, r8
 8005056:	4649      	mov	r1, r9
 8005058:	f7fb fd60 	bl	8000b1c <__aeabi_dcmplt>
 800505c:	b110      	cbz	r0, 8005064 <_printf_float+0x90>
 800505e:	232d      	movs	r3, #45	; 0x2d
 8005060:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005064:	4b93      	ldr	r3, [pc, #588]	; (80052b4 <_printf_float+0x2e0>)
 8005066:	4894      	ldr	r0, [pc, #592]	; (80052b8 <_printf_float+0x2e4>)
 8005068:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800506c:	bf94      	ite	ls
 800506e:	4698      	movls	r8, r3
 8005070:	4680      	movhi	r8, r0
 8005072:	2303      	movs	r3, #3
 8005074:	6123      	str	r3, [r4, #16]
 8005076:	9b05      	ldr	r3, [sp, #20]
 8005078:	f023 0204 	bic.w	r2, r3, #4
 800507c:	6022      	str	r2, [r4, #0]
 800507e:	f04f 0900 	mov.w	r9, #0
 8005082:	9700      	str	r7, [sp, #0]
 8005084:	4633      	mov	r3, r6
 8005086:	aa0b      	add	r2, sp, #44	; 0x2c
 8005088:	4621      	mov	r1, r4
 800508a:	4628      	mov	r0, r5
 800508c:	f000 f9d8 	bl	8005440 <_printf_common>
 8005090:	3001      	adds	r0, #1
 8005092:	f040 8090 	bne.w	80051b6 <_printf_float+0x1e2>
 8005096:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800509a:	b00d      	add	sp, #52	; 0x34
 800509c:	ecbd 8b02 	vpop	{d8}
 80050a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a4:	4642      	mov	r2, r8
 80050a6:	464b      	mov	r3, r9
 80050a8:	4640      	mov	r0, r8
 80050aa:	4649      	mov	r1, r9
 80050ac:	f7fb fd5e 	bl	8000b6c <__aeabi_dcmpun>
 80050b0:	b140      	cbz	r0, 80050c4 <_printf_float+0xf0>
 80050b2:	464b      	mov	r3, r9
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	bfbc      	itt	lt
 80050b8:	232d      	movlt	r3, #45	; 0x2d
 80050ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050be:	487f      	ldr	r0, [pc, #508]	; (80052bc <_printf_float+0x2e8>)
 80050c0:	4b7f      	ldr	r3, [pc, #508]	; (80052c0 <_printf_float+0x2ec>)
 80050c2:	e7d1      	b.n	8005068 <_printf_float+0x94>
 80050c4:	6863      	ldr	r3, [r4, #4]
 80050c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80050ca:	9206      	str	r2, [sp, #24]
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	d13f      	bne.n	8005150 <_printf_float+0x17c>
 80050d0:	2306      	movs	r3, #6
 80050d2:	6063      	str	r3, [r4, #4]
 80050d4:	9b05      	ldr	r3, [sp, #20]
 80050d6:	6861      	ldr	r1, [r4, #4]
 80050d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80050dc:	2300      	movs	r3, #0
 80050de:	9303      	str	r3, [sp, #12]
 80050e0:	ab0a      	add	r3, sp, #40	; 0x28
 80050e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80050e6:	ab09      	add	r3, sp, #36	; 0x24
 80050e8:	ec49 8b10 	vmov	d0, r8, r9
 80050ec:	9300      	str	r3, [sp, #0]
 80050ee:	6022      	str	r2, [r4, #0]
 80050f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80050f4:	4628      	mov	r0, r5
 80050f6:	f7ff fecd 	bl	8004e94 <__cvt>
 80050fa:	9b06      	ldr	r3, [sp, #24]
 80050fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050fe:	2b47      	cmp	r3, #71	; 0x47
 8005100:	4680      	mov	r8, r0
 8005102:	d108      	bne.n	8005116 <_printf_float+0x142>
 8005104:	1cc8      	adds	r0, r1, #3
 8005106:	db02      	blt.n	800510e <_printf_float+0x13a>
 8005108:	6863      	ldr	r3, [r4, #4]
 800510a:	4299      	cmp	r1, r3
 800510c:	dd41      	ble.n	8005192 <_printf_float+0x1be>
 800510e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005112:	fa5f fb8b 	uxtb.w	fp, fp
 8005116:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800511a:	d820      	bhi.n	800515e <_printf_float+0x18a>
 800511c:	3901      	subs	r1, #1
 800511e:	465a      	mov	r2, fp
 8005120:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005124:	9109      	str	r1, [sp, #36]	; 0x24
 8005126:	f7ff ff17 	bl	8004f58 <__exponent>
 800512a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800512c:	1813      	adds	r3, r2, r0
 800512e:	2a01      	cmp	r2, #1
 8005130:	4681      	mov	r9, r0
 8005132:	6123      	str	r3, [r4, #16]
 8005134:	dc02      	bgt.n	800513c <_printf_float+0x168>
 8005136:	6822      	ldr	r2, [r4, #0]
 8005138:	07d2      	lsls	r2, r2, #31
 800513a:	d501      	bpl.n	8005140 <_printf_float+0x16c>
 800513c:	3301      	adds	r3, #1
 800513e:	6123      	str	r3, [r4, #16]
 8005140:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005144:	2b00      	cmp	r3, #0
 8005146:	d09c      	beq.n	8005082 <_printf_float+0xae>
 8005148:	232d      	movs	r3, #45	; 0x2d
 800514a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800514e:	e798      	b.n	8005082 <_printf_float+0xae>
 8005150:	9a06      	ldr	r2, [sp, #24]
 8005152:	2a47      	cmp	r2, #71	; 0x47
 8005154:	d1be      	bne.n	80050d4 <_printf_float+0x100>
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1bc      	bne.n	80050d4 <_printf_float+0x100>
 800515a:	2301      	movs	r3, #1
 800515c:	e7b9      	b.n	80050d2 <_printf_float+0xfe>
 800515e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005162:	d118      	bne.n	8005196 <_printf_float+0x1c2>
 8005164:	2900      	cmp	r1, #0
 8005166:	6863      	ldr	r3, [r4, #4]
 8005168:	dd0b      	ble.n	8005182 <_printf_float+0x1ae>
 800516a:	6121      	str	r1, [r4, #16]
 800516c:	b913      	cbnz	r3, 8005174 <_printf_float+0x1a0>
 800516e:	6822      	ldr	r2, [r4, #0]
 8005170:	07d0      	lsls	r0, r2, #31
 8005172:	d502      	bpl.n	800517a <_printf_float+0x1a6>
 8005174:	3301      	adds	r3, #1
 8005176:	440b      	add	r3, r1
 8005178:	6123      	str	r3, [r4, #16]
 800517a:	65a1      	str	r1, [r4, #88]	; 0x58
 800517c:	f04f 0900 	mov.w	r9, #0
 8005180:	e7de      	b.n	8005140 <_printf_float+0x16c>
 8005182:	b913      	cbnz	r3, 800518a <_printf_float+0x1b6>
 8005184:	6822      	ldr	r2, [r4, #0]
 8005186:	07d2      	lsls	r2, r2, #31
 8005188:	d501      	bpl.n	800518e <_printf_float+0x1ba>
 800518a:	3302      	adds	r3, #2
 800518c:	e7f4      	b.n	8005178 <_printf_float+0x1a4>
 800518e:	2301      	movs	r3, #1
 8005190:	e7f2      	b.n	8005178 <_printf_float+0x1a4>
 8005192:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005198:	4299      	cmp	r1, r3
 800519a:	db05      	blt.n	80051a8 <_printf_float+0x1d4>
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	6121      	str	r1, [r4, #16]
 80051a0:	07d8      	lsls	r0, r3, #31
 80051a2:	d5ea      	bpl.n	800517a <_printf_float+0x1a6>
 80051a4:	1c4b      	adds	r3, r1, #1
 80051a6:	e7e7      	b.n	8005178 <_printf_float+0x1a4>
 80051a8:	2900      	cmp	r1, #0
 80051aa:	bfd4      	ite	le
 80051ac:	f1c1 0202 	rsble	r2, r1, #2
 80051b0:	2201      	movgt	r2, #1
 80051b2:	4413      	add	r3, r2
 80051b4:	e7e0      	b.n	8005178 <_printf_float+0x1a4>
 80051b6:	6823      	ldr	r3, [r4, #0]
 80051b8:	055a      	lsls	r2, r3, #21
 80051ba:	d407      	bmi.n	80051cc <_printf_float+0x1f8>
 80051bc:	6923      	ldr	r3, [r4, #16]
 80051be:	4642      	mov	r2, r8
 80051c0:	4631      	mov	r1, r6
 80051c2:	4628      	mov	r0, r5
 80051c4:	47b8      	blx	r7
 80051c6:	3001      	adds	r0, #1
 80051c8:	d12c      	bne.n	8005224 <_printf_float+0x250>
 80051ca:	e764      	b.n	8005096 <_printf_float+0xc2>
 80051cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80051d0:	f240 80e0 	bls.w	8005394 <_printf_float+0x3c0>
 80051d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051d8:	2200      	movs	r2, #0
 80051da:	2300      	movs	r3, #0
 80051dc:	f7fb fc94 	bl	8000b08 <__aeabi_dcmpeq>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	d034      	beq.n	800524e <_printf_float+0x27a>
 80051e4:	4a37      	ldr	r2, [pc, #220]	; (80052c4 <_printf_float+0x2f0>)
 80051e6:	2301      	movs	r3, #1
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	f43f af51 	beq.w	8005096 <_printf_float+0xc2>
 80051f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051f8:	429a      	cmp	r2, r3
 80051fa:	db02      	blt.n	8005202 <_printf_float+0x22e>
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	07d8      	lsls	r0, r3, #31
 8005200:	d510      	bpl.n	8005224 <_printf_float+0x250>
 8005202:	ee18 3a10 	vmov	r3, s16
 8005206:	4652      	mov	r2, sl
 8005208:	4631      	mov	r1, r6
 800520a:	4628      	mov	r0, r5
 800520c:	47b8      	blx	r7
 800520e:	3001      	adds	r0, #1
 8005210:	f43f af41 	beq.w	8005096 <_printf_float+0xc2>
 8005214:	f04f 0800 	mov.w	r8, #0
 8005218:	f104 091a 	add.w	r9, r4, #26
 800521c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800521e:	3b01      	subs	r3, #1
 8005220:	4543      	cmp	r3, r8
 8005222:	dc09      	bgt.n	8005238 <_printf_float+0x264>
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	079b      	lsls	r3, r3, #30
 8005228:	f100 8105 	bmi.w	8005436 <_printf_float+0x462>
 800522c:	68e0      	ldr	r0, [r4, #12]
 800522e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005230:	4298      	cmp	r0, r3
 8005232:	bfb8      	it	lt
 8005234:	4618      	movlt	r0, r3
 8005236:	e730      	b.n	800509a <_printf_float+0xc6>
 8005238:	2301      	movs	r3, #1
 800523a:	464a      	mov	r2, r9
 800523c:	4631      	mov	r1, r6
 800523e:	4628      	mov	r0, r5
 8005240:	47b8      	blx	r7
 8005242:	3001      	adds	r0, #1
 8005244:	f43f af27 	beq.w	8005096 <_printf_float+0xc2>
 8005248:	f108 0801 	add.w	r8, r8, #1
 800524c:	e7e6      	b.n	800521c <_printf_float+0x248>
 800524e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005250:	2b00      	cmp	r3, #0
 8005252:	dc39      	bgt.n	80052c8 <_printf_float+0x2f4>
 8005254:	4a1b      	ldr	r2, [pc, #108]	; (80052c4 <_printf_float+0x2f0>)
 8005256:	2301      	movs	r3, #1
 8005258:	4631      	mov	r1, r6
 800525a:	4628      	mov	r0, r5
 800525c:	47b8      	blx	r7
 800525e:	3001      	adds	r0, #1
 8005260:	f43f af19 	beq.w	8005096 <_printf_float+0xc2>
 8005264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005268:	4313      	orrs	r3, r2
 800526a:	d102      	bne.n	8005272 <_printf_float+0x29e>
 800526c:	6823      	ldr	r3, [r4, #0]
 800526e:	07d9      	lsls	r1, r3, #31
 8005270:	d5d8      	bpl.n	8005224 <_printf_float+0x250>
 8005272:	ee18 3a10 	vmov	r3, s16
 8005276:	4652      	mov	r2, sl
 8005278:	4631      	mov	r1, r6
 800527a:	4628      	mov	r0, r5
 800527c:	47b8      	blx	r7
 800527e:	3001      	adds	r0, #1
 8005280:	f43f af09 	beq.w	8005096 <_printf_float+0xc2>
 8005284:	f04f 0900 	mov.w	r9, #0
 8005288:	f104 0a1a 	add.w	sl, r4, #26
 800528c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800528e:	425b      	negs	r3, r3
 8005290:	454b      	cmp	r3, r9
 8005292:	dc01      	bgt.n	8005298 <_printf_float+0x2c4>
 8005294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005296:	e792      	b.n	80051be <_printf_float+0x1ea>
 8005298:	2301      	movs	r3, #1
 800529a:	4652      	mov	r2, sl
 800529c:	4631      	mov	r1, r6
 800529e:	4628      	mov	r0, r5
 80052a0:	47b8      	blx	r7
 80052a2:	3001      	adds	r0, #1
 80052a4:	f43f aef7 	beq.w	8005096 <_printf_float+0xc2>
 80052a8:	f109 0901 	add.w	r9, r9, #1
 80052ac:	e7ee      	b.n	800528c <_printf_float+0x2b8>
 80052ae:	bf00      	nop
 80052b0:	7fefffff 	.word	0x7fefffff
 80052b4:	08007cd8 	.word	0x08007cd8
 80052b8:	08007cdc 	.word	0x08007cdc
 80052bc:	08007ce4 	.word	0x08007ce4
 80052c0:	08007ce0 	.word	0x08007ce0
 80052c4:	08007ce8 	.word	0x08007ce8
 80052c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052cc:	429a      	cmp	r2, r3
 80052ce:	bfa8      	it	ge
 80052d0:	461a      	movge	r2, r3
 80052d2:	2a00      	cmp	r2, #0
 80052d4:	4691      	mov	r9, r2
 80052d6:	dc37      	bgt.n	8005348 <_printf_float+0x374>
 80052d8:	f04f 0b00 	mov.w	fp, #0
 80052dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052e0:	f104 021a 	add.w	r2, r4, #26
 80052e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052e6:	9305      	str	r3, [sp, #20]
 80052e8:	eba3 0309 	sub.w	r3, r3, r9
 80052ec:	455b      	cmp	r3, fp
 80052ee:	dc33      	bgt.n	8005358 <_printf_float+0x384>
 80052f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052f4:	429a      	cmp	r2, r3
 80052f6:	db3b      	blt.n	8005370 <_printf_float+0x39c>
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	07da      	lsls	r2, r3, #31
 80052fc:	d438      	bmi.n	8005370 <_printf_float+0x39c>
 80052fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005300:	9b05      	ldr	r3, [sp, #20]
 8005302:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	eba2 0901 	sub.w	r9, r2, r1
 800530a:	4599      	cmp	r9, r3
 800530c:	bfa8      	it	ge
 800530e:	4699      	movge	r9, r3
 8005310:	f1b9 0f00 	cmp.w	r9, #0
 8005314:	dc35      	bgt.n	8005382 <_printf_float+0x3ae>
 8005316:	f04f 0800 	mov.w	r8, #0
 800531a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800531e:	f104 0a1a 	add.w	sl, r4, #26
 8005322:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005326:	1a9b      	subs	r3, r3, r2
 8005328:	eba3 0309 	sub.w	r3, r3, r9
 800532c:	4543      	cmp	r3, r8
 800532e:	f77f af79 	ble.w	8005224 <_printf_float+0x250>
 8005332:	2301      	movs	r3, #1
 8005334:	4652      	mov	r2, sl
 8005336:	4631      	mov	r1, r6
 8005338:	4628      	mov	r0, r5
 800533a:	47b8      	blx	r7
 800533c:	3001      	adds	r0, #1
 800533e:	f43f aeaa 	beq.w	8005096 <_printf_float+0xc2>
 8005342:	f108 0801 	add.w	r8, r8, #1
 8005346:	e7ec      	b.n	8005322 <_printf_float+0x34e>
 8005348:	4613      	mov	r3, r2
 800534a:	4631      	mov	r1, r6
 800534c:	4642      	mov	r2, r8
 800534e:	4628      	mov	r0, r5
 8005350:	47b8      	blx	r7
 8005352:	3001      	adds	r0, #1
 8005354:	d1c0      	bne.n	80052d8 <_printf_float+0x304>
 8005356:	e69e      	b.n	8005096 <_printf_float+0xc2>
 8005358:	2301      	movs	r3, #1
 800535a:	4631      	mov	r1, r6
 800535c:	4628      	mov	r0, r5
 800535e:	9205      	str	r2, [sp, #20]
 8005360:	47b8      	blx	r7
 8005362:	3001      	adds	r0, #1
 8005364:	f43f ae97 	beq.w	8005096 <_printf_float+0xc2>
 8005368:	9a05      	ldr	r2, [sp, #20]
 800536a:	f10b 0b01 	add.w	fp, fp, #1
 800536e:	e7b9      	b.n	80052e4 <_printf_float+0x310>
 8005370:	ee18 3a10 	vmov	r3, s16
 8005374:	4652      	mov	r2, sl
 8005376:	4631      	mov	r1, r6
 8005378:	4628      	mov	r0, r5
 800537a:	47b8      	blx	r7
 800537c:	3001      	adds	r0, #1
 800537e:	d1be      	bne.n	80052fe <_printf_float+0x32a>
 8005380:	e689      	b.n	8005096 <_printf_float+0xc2>
 8005382:	9a05      	ldr	r2, [sp, #20]
 8005384:	464b      	mov	r3, r9
 8005386:	4442      	add	r2, r8
 8005388:	4631      	mov	r1, r6
 800538a:	4628      	mov	r0, r5
 800538c:	47b8      	blx	r7
 800538e:	3001      	adds	r0, #1
 8005390:	d1c1      	bne.n	8005316 <_printf_float+0x342>
 8005392:	e680      	b.n	8005096 <_printf_float+0xc2>
 8005394:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005396:	2a01      	cmp	r2, #1
 8005398:	dc01      	bgt.n	800539e <_printf_float+0x3ca>
 800539a:	07db      	lsls	r3, r3, #31
 800539c:	d538      	bpl.n	8005410 <_printf_float+0x43c>
 800539e:	2301      	movs	r3, #1
 80053a0:	4642      	mov	r2, r8
 80053a2:	4631      	mov	r1, r6
 80053a4:	4628      	mov	r0, r5
 80053a6:	47b8      	blx	r7
 80053a8:	3001      	adds	r0, #1
 80053aa:	f43f ae74 	beq.w	8005096 <_printf_float+0xc2>
 80053ae:	ee18 3a10 	vmov	r3, s16
 80053b2:	4652      	mov	r2, sl
 80053b4:	4631      	mov	r1, r6
 80053b6:	4628      	mov	r0, r5
 80053b8:	47b8      	blx	r7
 80053ba:	3001      	adds	r0, #1
 80053bc:	f43f ae6b 	beq.w	8005096 <_printf_float+0xc2>
 80053c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053c4:	2200      	movs	r2, #0
 80053c6:	2300      	movs	r3, #0
 80053c8:	f7fb fb9e 	bl	8000b08 <__aeabi_dcmpeq>
 80053cc:	b9d8      	cbnz	r0, 8005406 <_printf_float+0x432>
 80053ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053d0:	f108 0201 	add.w	r2, r8, #1
 80053d4:	3b01      	subs	r3, #1
 80053d6:	4631      	mov	r1, r6
 80053d8:	4628      	mov	r0, r5
 80053da:	47b8      	blx	r7
 80053dc:	3001      	adds	r0, #1
 80053de:	d10e      	bne.n	80053fe <_printf_float+0x42a>
 80053e0:	e659      	b.n	8005096 <_printf_float+0xc2>
 80053e2:	2301      	movs	r3, #1
 80053e4:	4652      	mov	r2, sl
 80053e6:	4631      	mov	r1, r6
 80053e8:	4628      	mov	r0, r5
 80053ea:	47b8      	blx	r7
 80053ec:	3001      	adds	r0, #1
 80053ee:	f43f ae52 	beq.w	8005096 <_printf_float+0xc2>
 80053f2:	f108 0801 	add.w	r8, r8, #1
 80053f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f8:	3b01      	subs	r3, #1
 80053fa:	4543      	cmp	r3, r8
 80053fc:	dcf1      	bgt.n	80053e2 <_printf_float+0x40e>
 80053fe:	464b      	mov	r3, r9
 8005400:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005404:	e6dc      	b.n	80051c0 <_printf_float+0x1ec>
 8005406:	f04f 0800 	mov.w	r8, #0
 800540a:	f104 0a1a 	add.w	sl, r4, #26
 800540e:	e7f2      	b.n	80053f6 <_printf_float+0x422>
 8005410:	2301      	movs	r3, #1
 8005412:	4642      	mov	r2, r8
 8005414:	e7df      	b.n	80053d6 <_printf_float+0x402>
 8005416:	2301      	movs	r3, #1
 8005418:	464a      	mov	r2, r9
 800541a:	4631      	mov	r1, r6
 800541c:	4628      	mov	r0, r5
 800541e:	47b8      	blx	r7
 8005420:	3001      	adds	r0, #1
 8005422:	f43f ae38 	beq.w	8005096 <_printf_float+0xc2>
 8005426:	f108 0801 	add.w	r8, r8, #1
 800542a:	68e3      	ldr	r3, [r4, #12]
 800542c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800542e:	1a5b      	subs	r3, r3, r1
 8005430:	4543      	cmp	r3, r8
 8005432:	dcf0      	bgt.n	8005416 <_printf_float+0x442>
 8005434:	e6fa      	b.n	800522c <_printf_float+0x258>
 8005436:	f04f 0800 	mov.w	r8, #0
 800543a:	f104 0919 	add.w	r9, r4, #25
 800543e:	e7f4      	b.n	800542a <_printf_float+0x456>

08005440 <_printf_common>:
 8005440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005444:	4616      	mov	r6, r2
 8005446:	4699      	mov	r9, r3
 8005448:	688a      	ldr	r2, [r1, #8]
 800544a:	690b      	ldr	r3, [r1, #16]
 800544c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005450:	4293      	cmp	r3, r2
 8005452:	bfb8      	it	lt
 8005454:	4613      	movlt	r3, r2
 8005456:	6033      	str	r3, [r6, #0]
 8005458:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800545c:	4607      	mov	r7, r0
 800545e:	460c      	mov	r4, r1
 8005460:	b10a      	cbz	r2, 8005466 <_printf_common+0x26>
 8005462:	3301      	adds	r3, #1
 8005464:	6033      	str	r3, [r6, #0]
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	0699      	lsls	r1, r3, #26
 800546a:	bf42      	ittt	mi
 800546c:	6833      	ldrmi	r3, [r6, #0]
 800546e:	3302      	addmi	r3, #2
 8005470:	6033      	strmi	r3, [r6, #0]
 8005472:	6825      	ldr	r5, [r4, #0]
 8005474:	f015 0506 	ands.w	r5, r5, #6
 8005478:	d106      	bne.n	8005488 <_printf_common+0x48>
 800547a:	f104 0a19 	add.w	sl, r4, #25
 800547e:	68e3      	ldr	r3, [r4, #12]
 8005480:	6832      	ldr	r2, [r6, #0]
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	42ab      	cmp	r3, r5
 8005486:	dc26      	bgt.n	80054d6 <_printf_common+0x96>
 8005488:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800548c:	1e13      	subs	r3, r2, #0
 800548e:	6822      	ldr	r2, [r4, #0]
 8005490:	bf18      	it	ne
 8005492:	2301      	movne	r3, #1
 8005494:	0692      	lsls	r2, r2, #26
 8005496:	d42b      	bmi.n	80054f0 <_printf_common+0xb0>
 8005498:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800549c:	4649      	mov	r1, r9
 800549e:	4638      	mov	r0, r7
 80054a0:	47c0      	blx	r8
 80054a2:	3001      	adds	r0, #1
 80054a4:	d01e      	beq.n	80054e4 <_printf_common+0xa4>
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	68e5      	ldr	r5, [r4, #12]
 80054aa:	6832      	ldr	r2, [r6, #0]
 80054ac:	f003 0306 	and.w	r3, r3, #6
 80054b0:	2b04      	cmp	r3, #4
 80054b2:	bf08      	it	eq
 80054b4:	1aad      	subeq	r5, r5, r2
 80054b6:	68a3      	ldr	r3, [r4, #8]
 80054b8:	6922      	ldr	r2, [r4, #16]
 80054ba:	bf0c      	ite	eq
 80054bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054c0:	2500      	movne	r5, #0
 80054c2:	4293      	cmp	r3, r2
 80054c4:	bfc4      	itt	gt
 80054c6:	1a9b      	subgt	r3, r3, r2
 80054c8:	18ed      	addgt	r5, r5, r3
 80054ca:	2600      	movs	r6, #0
 80054cc:	341a      	adds	r4, #26
 80054ce:	42b5      	cmp	r5, r6
 80054d0:	d11a      	bne.n	8005508 <_printf_common+0xc8>
 80054d2:	2000      	movs	r0, #0
 80054d4:	e008      	b.n	80054e8 <_printf_common+0xa8>
 80054d6:	2301      	movs	r3, #1
 80054d8:	4652      	mov	r2, sl
 80054da:	4649      	mov	r1, r9
 80054dc:	4638      	mov	r0, r7
 80054de:	47c0      	blx	r8
 80054e0:	3001      	adds	r0, #1
 80054e2:	d103      	bne.n	80054ec <_printf_common+0xac>
 80054e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ec:	3501      	adds	r5, #1
 80054ee:	e7c6      	b.n	800547e <_printf_common+0x3e>
 80054f0:	18e1      	adds	r1, r4, r3
 80054f2:	1c5a      	adds	r2, r3, #1
 80054f4:	2030      	movs	r0, #48	; 0x30
 80054f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054fa:	4422      	add	r2, r4
 80054fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005500:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005504:	3302      	adds	r3, #2
 8005506:	e7c7      	b.n	8005498 <_printf_common+0x58>
 8005508:	2301      	movs	r3, #1
 800550a:	4622      	mov	r2, r4
 800550c:	4649      	mov	r1, r9
 800550e:	4638      	mov	r0, r7
 8005510:	47c0      	blx	r8
 8005512:	3001      	adds	r0, #1
 8005514:	d0e6      	beq.n	80054e4 <_printf_common+0xa4>
 8005516:	3601      	adds	r6, #1
 8005518:	e7d9      	b.n	80054ce <_printf_common+0x8e>
	...

0800551c <_printf_i>:
 800551c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005520:	460c      	mov	r4, r1
 8005522:	4691      	mov	r9, r2
 8005524:	7e27      	ldrb	r7, [r4, #24]
 8005526:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005528:	2f78      	cmp	r7, #120	; 0x78
 800552a:	4680      	mov	r8, r0
 800552c:	469a      	mov	sl, r3
 800552e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005532:	d807      	bhi.n	8005544 <_printf_i+0x28>
 8005534:	2f62      	cmp	r7, #98	; 0x62
 8005536:	d80a      	bhi.n	800554e <_printf_i+0x32>
 8005538:	2f00      	cmp	r7, #0
 800553a:	f000 80d8 	beq.w	80056ee <_printf_i+0x1d2>
 800553e:	2f58      	cmp	r7, #88	; 0x58
 8005540:	f000 80a3 	beq.w	800568a <_printf_i+0x16e>
 8005544:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005548:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800554c:	e03a      	b.n	80055c4 <_printf_i+0xa8>
 800554e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005552:	2b15      	cmp	r3, #21
 8005554:	d8f6      	bhi.n	8005544 <_printf_i+0x28>
 8005556:	a001      	add	r0, pc, #4	; (adr r0, 800555c <_printf_i+0x40>)
 8005558:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800555c:	080055b5 	.word	0x080055b5
 8005560:	080055c9 	.word	0x080055c9
 8005564:	08005545 	.word	0x08005545
 8005568:	08005545 	.word	0x08005545
 800556c:	08005545 	.word	0x08005545
 8005570:	08005545 	.word	0x08005545
 8005574:	080055c9 	.word	0x080055c9
 8005578:	08005545 	.word	0x08005545
 800557c:	08005545 	.word	0x08005545
 8005580:	08005545 	.word	0x08005545
 8005584:	08005545 	.word	0x08005545
 8005588:	080056d5 	.word	0x080056d5
 800558c:	080055f9 	.word	0x080055f9
 8005590:	080056b7 	.word	0x080056b7
 8005594:	08005545 	.word	0x08005545
 8005598:	08005545 	.word	0x08005545
 800559c:	080056f7 	.word	0x080056f7
 80055a0:	08005545 	.word	0x08005545
 80055a4:	080055f9 	.word	0x080055f9
 80055a8:	08005545 	.word	0x08005545
 80055ac:	08005545 	.word	0x08005545
 80055b0:	080056bf 	.word	0x080056bf
 80055b4:	680b      	ldr	r3, [r1, #0]
 80055b6:	1d1a      	adds	r2, r3, #4
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	600a      	str	r2, [r1, #0]
 80055bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80055c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055c4:	2301      	movs	r3, #1
 80055c6:	e0a3      	b.n	8005710 <_printf_i+0x1f4>
 80055c8:	6825      	ldr	r5, [r4, #0]
 80055ca:	6808      	ldr	r0, [r1, #0]
 80055cc:	062e      	lsls	r6, r5, #24
 80055ce:	f100 0304 	add.w	r3, r0, #4
 80055d2:	d50a      	bpl.n	80055ea <_printf_i+0xce>
 80055d4:	6805      	ldr	r5, [r0, #0]
 80055d6:	600b      	str	r3, [r1, #0]
 80055d8:	2d00      	cmp	r5, #0
 80055da:	da03      	bge.n	80055e4 <_printf_i+0xc8>
 80055dc:	232d      	movs	r3, #45	; 0x2d
 80055de:	426d      	negs	r5, r5
 80055e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055e4:	485e      	ldr	r0, [pc, #376]	; (8005760 <_printf_i+0x244>)
 80055e6:	230a      	movs	r3, #10
 80055e8:	e019      	b.n	800561e <_printf_i+0x102>
 80055ea:	f015 0f40 	tst.w	r5, #64	; 0x40
 80055ee:	6805      	ldr	r5, [r0, #0]
 80055f0:	600b      	str	r3, [r1, #0]
 80055f2:	bf18      	it	ne
 80055f4:	b22d      	sxthne	r5, r5
 80055f6:	e7ef      	b.n	80055d8 <_printf_i+0xbc>
 80055f8:	680b      	ldr	r3, [r1, #0]
 80055fa:	6825      	ldr	r5, [r4, #0]
 80055fc:	1d18      	adds	r0, r3, #4
 80055fe:	6008      	str	r0, [r1, #0]
 8005600:	0628      	lsls	r0, r5, #24
 8005602:	d501      	bpl.n	8005608 <_printf_i+0xec>
 8005604:	681d      	ldr	r5, [r3, #0]
 8005606:	e002      	b.n	800560e <_printf_i+0xf2>
 8005608:	0669      	lsls	r1, r5, #25
 800560a:	d5fb      	bpl.n	8005604 <_printf_i+0xe8>
 800560c:	881d      	ldrh	r5, [r3, #0]
 800560e:	4854      	ldr	r0, [pc, #336]	; (8005760 <_printf_i+0x244>)
 8005610:	2f6f      	cmp	r7, #111	; 0x6f
 8005612:	bf0c      	ite	eq
 8005614:	2308      	moveq	r3, #8
 8005616:	230a      	movne	r3, #10
 8005618:	2100      	movs	r1, #0
 800561a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800561e:	6866      	ldr	r6, [r4, #4]
 8005620:	60a6      	str	r6, [r4, #8]
 8005622:	2e00      	cmp	r6, #0
 8005624:	bfa2      	ittt	ge
 8005626:	6821      	ldrge	r1, [r4, #0]
 8005628:	f021 0104 	bicge.w	r1, r1, #4
 800562c:	6021      	strge	r1, [r4, #0]
 800562e:	b90d      	cbnz	r5, 8005634 <_printf_i+0x118>
 8005630:	2e00      	cmp	r6, #0
 8005632:	d04d      	beq.n	80056d0 <_printf_i+0x1b4>
 8005634:	4616      	mov	r6, r2
 8005636:	fbb5 f1f3 	udiv	r1, r5, r3
 800563a:	fb03 5711 	mls	r7, r3, r1, r5
 800563e:	5dc7      	ldrb	r7, [r0, r7]
 8005640:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005644:	462f      	mov	r7, r5
 8005646:	42bb      	cmp	r3, r7
 8005648:	460d      	mov	r5, r1
 800564a:	d9f4      	bls.n	8005636 <_printf_i+0x11a>
 800564c:	2b08      	cmp	r3, #8
 800564e:	d10b      	bne.n	8005668 <_printf_i+0x14c>
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	07df      	lsls	r7, r3, #31
 8005654:	d508      	bpl.n	8005668 <_printf_i+0x14c>
 8005656:	6923      	ldr	r3, [r4, #16]
 8005658:	6861      	ldr	r1, [r4, #4]
 800565a:	4299      	cmp	r1, r3
 800565c:	bfde      	ittt	le
 800565e:	2330      	movle	r3, #48	; 0x30
 8005660:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005664:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005668:	1b92      	subs	r2, r2, r6
 800566a:	6122      	str	r2, [r4, #16]
 800566c:	f8cd a000 	str.w	sl, [sp]
 8005670:	464b      	mov	r3, r9
 8005672:	aa03      	add	r2, sp, #12
 8005674:	4621      	mov	r1, r4
 8005676:	4640      	mov	r0, r8
 8005678:	f7ff fee2 	bl	8005440 <_printf_common>
 800567c:	3001      	adds	r0, #1
 800567e:	d14c      	bne.n	800571a <_printf_i+0x1fe>
 8005680:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005684:	b004      	add	sp, #16
 8005686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800568a:	4835      	ldr	r0, [pc, #212]	; (8005760 <_printf_i+0x244>)
 800568c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005690:	6823      	ldr	r3, [r4, #0]
 8005692:	680e      	ldr	r6, [r1, #0]
 8005694:	061f      	lsls	r7, r3, #24
 8005696:	f856 5b04 	ldr.w	r5, [r6], #4
 800569a:	600e      	str	r6, [r1, #0]
 800569c:	d514      	bpl.n	80056c8 <_printf_i+0x1ac>
 800569e:	07d9      	lsls	r1, r3, #31
 80056a0:	bf44      	itt	mi
 80056a2:	f043 0320 	orrmi.w	r3, r3, #32
 80056a6:	6023      	strmi	r3, [r4, #0]
 80056a8:	b91d      	cbnz	r5, 80056b2 <_printf_i+0x196>
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	f023 0320 	bic.w	r3, r3, #32
 80056b0:	6023      	str	r3, [r4, #0]
 80056b2:	2310      	movs	r3, #16
 80056b4:	e7b0      	b.n	8005618 <_printf_i+0xfc>
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	f043 0320 	orr.w	r3, r3, #32
 80056bc:	6023      	str	r3, [r4, #0]
 80056be:	2378      	movs	r3, #120	; 0x78
 80056c0:	4828      	ldr	r0, [pc, #160]	; (8005764 <_printf_i+0x248>)
 80056c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056c6:	e7e3      	b.n	8005690 <_printf_i+0x174>
 80056c8:	065e      	lsls	r6, r3, #25
 80056ca:	bf48      	it	mi
 80056cc:	b2ad      	uxthmi	r5, r5
 80056ce:	e7e6      	b.n	800569e <_printf_i+0x182>
 80056d0:	4616      	mov	r6, r2
 80056d2:	e7bb      	b.n	800564c <_printf_i+0x130>
 80056d4:	680b      	ldr	r3, [r1, #0]
 80056d6:	6826      	ldr	r6, [r4, #0]
 80056d8:	6960      	ldr	r0, [r4, #20]
 80056da:	1d1d      	adds	r5, r3, #4
 80056dc:	600d      	str	r5, [r1, #0]
 80056de:	0635      	lsls	r5, r6, #24
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	d501      	bpl.n	80056e8 <_printf_i+0x1cc>
 80056e4:	6018      	str	r0, [r3, #0]
 80056e6:	e002      	b.n	80056ee <_printf_i+0x1d2>
 80056e8:	0671      	lsls	r1, r6, #25
 80056ea:	d5fb      	bpl.n	80056e4 <_printf_i+0x1c8>
 80056ec:	8018      	strh	r0, [r3, #0]
 80056ee:	2300      	movs	r3, #0
 80056f0:	6123      	str	r3, [r4, #16]
 80056f2:	4616      	mov	r6, r2
 80056f4:	e7ba      	b.n	800566c <_printf_i+0x150>
 80056f6:	680b      	ldr	r3, [r1, #0]
 80056f8:	1d1a      	adds	r2, r3, #4
 80056fa:	600a      	str	r2, [r1, #0]
 80056fc:	681e      	ldr	r6, [r3, #0]
 80056fe:	6862      	ldr	r2, [r4, #4]
 8005700:	2100      	movs	r1, #0
 8005702:	4630      	mov	r0, r6
 8005704:	f7fa fd8c 	bl	8000220 <memchr>
 8005708:	b108      	cbz	r0, 800570e <_printf_i+0x1f2>
 800570a:	1b80      	subs	r0, r0, r6
 800570c:	6060      	str	r0, [r4, #4]
 800570e:	6863      	ldr	r3, [r4, #4]
 8005710:	6123      	str	r3, [r4, #16]
 8005712:	2300      	movs	r3, #0
 8005714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005718:	e7a8      	b.n	800566c <_printf_i+0x150>
 800571a:	6923      	ldr	r3, [r4, #16]
 800571c:	4632      	mov	r2, r6
 800571e:	4649      	mov	r1, r9
 8005720:	4640      	mov	r0, r8
 8005722:	47d0      	blx	sl
 8005724:	3001      	adds	r0, #1
 8005726:	d0ab      	beq.n	8005680 <_printf_i+0x164>
 8005728:	6823      	ldr	r3, [r4, #0]
 800572a:	079b      	lsls	r3, r3, #30
 800572c:	d413      	bmi.n	8005756 <_printf_i+0x23a>
 800572e:	68e0      	ldr	r0, [r4, #12]
 8005730:	9b03      	ldr	r3, [sp, #12]
 8005732:	4298      	cmp	r0, r3
 8005734:	bfb8      	it	lt
 8005736:	4618      	movlt	r0, r3
 8005738:	e7a4      	b.n	8005684 <_printf_i+0x168>
 800573a:	2301      	movs	r3, #1
 800573c:	4632      	mov	r2, r6
 800573e:	4649      	mov	r1, r9
 8005740:	4640      	mov	r0, r8
 8005742:	47d0      	blx	sl
 8005744:	3001      	adds	r0, #1
 8005746:	d09b      	beq.n	8005680 <_printf_i+0x164>
 8005748:	3501      	adds	r5, #1
 800574a:	68e3      	ldr	r3, [r4, #12]
 800574c:	9903      	ldr	r1, [sp, #12]
 800574e:	1a5b      	subs	r3, r3, r1
 8005750:	42ab      	cmp	r3, r5
 8005752:	dcf2      	bgt.n	800573a <_printf_i+0x21e>
 8005754:	e7eb      	b.n	800572e <_printf_i+0x212>
 8005756:	2500      	movs	r5, #0
 8005758:	f104 0619 	add.w	r6, r4, #25
 800575c:	e7f5      	b.n	800574a <_printf_i+0x22e>
 800575e:	bf00      	nop
 8005760:	08007cea 	.word	0x08007cea
 8005764:	08007cfb 	.word	0x08007cfb

08005768 <siprintf>:
 8005768:	b40e      	push	{r1, r2, r3}
 800576a:	b500      	push	{lr}
 800576c:	b09c      	sub	sp, #112	; 0x70
 800576e:	ab1d      	add	r3, sp, #116	; 0x74
 8005770:	9002      	str	r0, [sp, #8]
 8005772:	9006      	str	r0, [sp, #24]
 8005774:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005778:	4809      	ldr	r0, [pc, #36]	; (80057a0 <siprintf+0x38>)
 800577a:	9107      	str	r1, [sp, #28]
 800577c:	9104      	str	r1, [sp, #16]
 800577e:	4909      	ldr	r1, [pc, #36]	; (80057a4 <siprintf+0x3c>)
 8005780:	f853 2b04 	ldr.w	r2, [r3], #4
 8005784:	9105      	str	r1, [sp, #20]
 8005786:	6800      	ldr	r0, [r0, #0]
 8005788:	9301      	str	r3, [sp, #4]
 800578a:	a902      	add	r1, sp, #8
 800578c:	f001 fb32 	bl	8006df4 <_svfiprintf_r>
 8005790:	9b02      	ldr	r3, [sp, #8]
 8005792:	2200      	movs	r2, #0
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	b01c      	add	sp, #112	; 0x70
 8005798:	f85d eb04 	ldr.w	lr, [sp], #4
 800579c:	b003      	add	sp, #12
 800579e:	4770      	bx	lr
 80057a0:	2000000c 	.word	0x2000000c
 80057a4:	ffff0208 	.word	0xffff0208

080057a8 <quorem>:
 80057a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ac:	6903      	ldr	r3, [r0, #16]
 80057ae:	690c      	ldr	r4, [r1, #16]
 80057b0:	42a3      	cmp	r3, r4
 80057b2:	4607      	mov	r7, r0
 80057b4:	f2c0 8081 	blt.w	80058ba <quorem+0x112>
 80057b8:	3c01      	subs	r4, #1
 80057ba:	f101 0814 	add.w	r8, r1, #20
 80057be:	f100 0514 	add.w	r5, r0, #20
 80057c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057c6:	9301      	str	r3, [sp, #4]
 80057c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80057cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057d0:	3301      	adds	r3, #1
 80057d2:	429a      	cmp	r2, r3
 80057d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80057d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80057dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80057e0:	d331      	bcc.n	8005846 <quorem+0x9e>
 80057e2:	f04f 0e00 	mov.w	lr, #0
 80057e6:	4640      	mov	r0, r8
 80057e8:	46ac      	mov	ip, r5
 80057ea:	46f2      	mov	sl, lr
 80057ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80057f0:	b293      	uxth	r3, r2
 80057f2:	fb06 e303 	mla	r3, r6, r3, lr
 80057f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	ebaa 0303 	sub.w	r3, sl, r3
 8005800:	0c12      	lsrs	r2, r2, #16
 8005802:	f8dc a000 	ldr.w	sl, [ip]
 8005806:	fb06 e202 	mla	r2, r6, r2, lr
 800580a:	fa13 f38a 	uxtah	r3, r3, sl
 800580e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005812:	fa1f fa82 	uxth.w	sl, r2
 8005816:	f8dc 2000 	ldr.w	r2, [ip]
 800581a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800581e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005822:	b29b      	uxth	r3, r3
 8005824:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005828:	4581      	cmp	r9, r0
 800582a:	f84c 3b04 	str.w	r3, [ip], #4
 800582e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005832:	d2db      	bcs.n	80057ec <quorem+0x44>
 8005834:	f855 300b 	ldr.w	r3, [r5, fp]
 8005838:	b92b      	cbnz	r3, 8005846 <quorem+0x9e>
 800583a:	9b01      	ldr	r3, [sp, #4]
 800583c:	3b04      	subs	r3, #4
 800583e:	429d      	cmp	r5, r3
 8005840:	461a      	mov	r2, r3
 8005842:	d32e      	bcc.n	80058a2 <quorem+0xfa>
 8005844:	613c      	str	r4, [r7, #16]
 8005846:	4638      	mov	r0, r7
 8005848:	f001 f8be 	bl	80069c8 <__mcmp>
 800584c:	2800      	cmp	r0, #0
 800584e:	db24      	blt.n	800589a <quorem+0xf2>
 8005850:	3601      	adds	r6, #1
 8005852:	4628      	mov	r0, r5
 8005854:	f04f 0c00 	mov.w	ip, #0
 8005858:	f858 2b04 	ldr.w	r2, [r8], #4
 800585c:	f8d0 e000 	ldr.w	lr, [r0]
 8005860:	b293      	uxth	r3, r2
 8005862:	ebac 0303 	sub.w	r3, ip, r3
 8005866:	0c12      	lsrs	r2, r2, #16
 8005868:	fa13 f38e 	uxtah	r3, r3, lr
 800586c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005870:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005874:	b29b      	uxth	r3, r3
 8005876:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800587a:	45c1      	cmp	r9, r8
 800587c:	f840 3b04 	str.w	r3, [r0], #4
 8005880:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005884:	d2e8      	bcs.n	8005858 <quorem+0xb0>
 8005886:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800588a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800588e:	b922      	cbnz	r2, 800589a <quorem+0xf2>
 8005890:	3b04      	subs	r3, #4
 8005892:	429d      	cmp	r5, r3
 8005894:	461a      	mov	r2, r3
 8005896:	d30a      	bcc.n	80058ae <quorem+0x106>
 8005898:	613c      	str	r4, [r7, #16]
 800589a:	4630      	mov	r0, r6
 800589c:	b003      	add	sp, #12
 800589e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058a2:	6812      	ldr	r2, [r2, #0]
 80058a4:	3b04      	subs	r3, #4
 80058a6:	2a00      	cmp	r2, #0
 80058a8:	d1cc      	bne.n	8005844 <quorem+0x9c>
 80058aa:	3c01      	subs	r4, #1
 80058ac:	e7c7      	b.n	800583e <quorem+0x96>
 80058ae:	6812      	ldr	r2, [r2, #0]
 80058b0:	3b04      	subs	r3, #4
 80058b2:	2a00      	cmp	r2, #0
 80058b4:	d1f0      	bne.n	8005898 <quorem+0xf0>
 80058b6:	3c01      	subs	r4, #1
 80058b8:	e7eb      	b.n	8005892 <quorem+0xea>
 80058ba:	2000      	movs	r0, #0
 80058bc:	e7ee      	b.n	800589c <quorem+0xf4>
	...

080058c0 <_dtoa_r>:
 80058c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c4:	ed2d 8b02 	vpush	{d8}
 80058c8:	ec57 6b10 	vmov	r6, r7, d0
 80058cc:	b095      	sub	sp, #84	; 0x54
 80058ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80058d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80058d4:	9105      	str	r1, [sp, #20]
 80058d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80058da:	4604      	mov	r4, r0
 80058dc:	9209      	str	r2, [sp, #36]	; 0x24
 80058de:	930f      	str	r3, [sp, #60]	; 0x3c
 80058e0:	b975      	cbnz	r5, 8005900 <_dtoa_r+0x40>
 80058e2:	2010      	movs	r0, #16
 80058e4:	f000 fddc 	bl	80064a0 <malloc>
 80058e8:	4602      	mov	r2, r0
 80058ea:	6260      	str	r0, [r4, #36]	; 0x24
 80058ec:	b920      	cbnz	r0, 80058f8 <_dtoa_r+0x38>
 80058ee:	4bb2      	ldr	r3, [pc, #712]	; (8005bb8 <_dtoa_r+0x2f8>)
 80058f0:	21ea      	movs	r1, #234	; 0xea
 80058f2:	48b2      	ldr	r0, [pc, #712]	; (8005bbc <_dtoa_r+0x2fc>)
 80058f4:	f001 fb8e 	bl	8007014 <__assert_func>
 80058f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80058fc:	6005      	str	r5, [r0, #0]
 80058fe:	60c5      	str	r5, [r0, #12]
 8005900:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005902:	6819      	ldr	r1, [r3, #0]
 8005904:	b151      	cbz	r1, 800591c <_dtoa_r+0x5c>
 8005906:	685a      	ldr	r2, [r3, #4]
 8005908:	604a      	str	r2, [r1, #4]
 800590a:	2301      	movs	r3, #1
 800590c:	4093      	lsls	r3, r2
 800590e:	608b      	str	r3, [r1, #8]
 8005910:	4620      	mov	r0, r4
 8005912:	f000 fe1b 	bl	800654c <_Bfree>
 8005916:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005918:	2200      	movs	r2, #0
 800591a:	601a      	str	r2, [r3, #0]
 800591c:	1e3b      	subs	r3, r7, #0
 800591e:	bfb9      	ittee	lt
 8005920:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005924:	9303      	strlt	r3, [sp, #12]
 8005926:	2300      	movge	r3, #0
 8005928:	f8c8 3000 	strge.w	r3, [r8]
 800592c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005930:	4ba3      	ldr	r3, [pc, #652]	; (8005bc0 <_dtoa_r+0x300>)
 8005932:	bfbc      	itt	lt
 8005934:	2201      	movlt	r2, #1
 8005936:	f8c8 2000 	strlt.w	r2, [r8]
 800593a:	ea33 0309 	bics.w	r3, r3, r9
 800593e:	d11b      	bne.n	8005978 <_dtoa_r+0xb8>
 8005940:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005942:	f242 730f 	movw	r3, #9999	; 0x270f
 8005946:	6013      	str	r3, [r2, #0]
 8005948:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800594c:	4333      	orrs	r3, r6
 800594e:	f000 857a 	beq.w	8006446 <_dtoa_r+0xb86>
 8005952:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005954:	b963      	cbnz	r3, 8005970 <_dtoa_r+0xb0>
 8005956:	4b9b      	ldr	r3, [pc, #620]	; (8005bc4 <_dtoa_r+0x304>)
 8005958:	e024      	b.n	80059a4 <_dtoa_r+0xe4>
 800595a:	4b9b      	ldr	r3, [pc, #620]	; (8005bc8 <_dtoa_r+0x308>)
 800595c:	9300      	str	r3, [sp, #0]
 800595e:	3308      	adds	r3, #8
 8005960:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005962:	6013      	str	r3, [r2, #0]
 8005964:	9800      	ldr	r0, [sp, #0]
 8005966:	b015      	add	sp, #84	; 0x54
 8005968:	ecbd 8b02 	vpop	{d8}
 800596c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005970:	4b94      	ldr	r3, [pc, #592]	; (8005bc4 <_dtoa_r+0x304>)
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	3303      	adds	r3, #3
 8005976:	e7f3      	b.n	8005960 <_dtoa_r+0xa0>
 8005978:	ed9d 7b02 	vldr	d7, [sp, #8]
 800597c:	2200      	movs	r2, #0
 800597e:	ec51 0b17 	vmov	r0, r1, d7
 8005982:	2300      	movs	r3, #0
 8005984:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005988:	f7fb f8be 	bl	8000b08 <__aeabi_dcmpeq>
 800598c:	4680      	mov	r8, r0
 800598e:	b158      	cbz	r0, 80059a8 <_dtoa_r+0xe8>
 8005990:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005992:	2301      	movs	r3, #1
 8005994:	6013      	str	r3, [r2, #0]
 8005996:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 8551 	beq.w	8006440 <_dtoa_r+0xb80>
 800599e:	488b      	ldr	r0, [pc, #556]	; (8005bcc <_dtoa_r+0x30c>)
 80059a0:	6018      	str	r0, [r3, #0]
 80059a2:	1e43      	subs	r3, r0, #1
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	e7dd      	b.n	8005964 <_dtoa_r+0xa4>
 80059a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80059ac:	aa12      	add	r2, sp, #72	; 0x48
 80059ae:	a913      	add	r1, sp, #76	; 0x4c
 80059b0:	4620      	mov	r0, r4
 80059b2:	f001 f8ad 	bl	8006b10 <__d2b>
 80059b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80059ba:	4683      	mov	fp, r0
 80059bc:	2d00      	cmp	r5, #0
 80059be:	d07c      	beq.n	8005aba <_dtoa_r+0x1fa>
 80059c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80059c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80059ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80059d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80059d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80059da:	4b7d      	ldr	r3, [pc, #500]	; (8005bd0 <_dtoa_r+0x310>)
 80059dc:	2200      	movs	r2, #0
 80059de:	4630      	mov	r0, r6
 80059e0:	4639      	mov	r1, r7
 80059e2:	f7fa fc71 	bl	80002c8 <__aeabi_dsub>
 80059e6:	a36e      	add	r3, pc, #440	; (adr r3, 8005ba0 <_dtoa_r+0x2e0>)
 80059e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ec:	f7fa fe24 	bl	8000638 <__aeabi_dmul>
 80059f0:	a36d      	add	r3, pc, #436	; (adr r3, 8005ba8 <_dtoa_r+0x2e8>)
 80059f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f6:	f7fa fc69 	bl	80002cc <__adddf3>
 80059fa:	4606      	mov	r6, r0
 80059fc:	4628      	mov	r0, r5
 80059fe:	460f      	mov	r7, r1
 8005a00:	f7fa fdb0 	bl	8000564 <__aeabi_i2d>
 8005a04:	a36a      	add	r3, pc, #424	; (adr r3, 8005bb0 <_dtoa_r+0x2f0>)
 8005a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0a:	f7fa fe15 	bl	8000638 <__aeabi_dmul>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	4630      	mov	r0, r6
 8005a14:	4639      	mov	r1, r7
 8005a16:	f7fa fc59 	bl	80002cc <__adddf3>
 8005a1a:	4606      	mov	r6, r0
 8005a1c:	460f      	mov	r7, r1
 8005a1e:	f7fb f8bb 	bl	8000b98 <__aeabi_d2iz>
 8005a22:	2200      	movs	r2, #0
 8005a24:	4682      	mov	sl, r0
 8005a26:	2300      	movs	r3, #0
 8005a28:	4630      	mov	r0, r6
 8005a2a:	4639      	mov	r1, r7
 8005a2c:	f7fb f876 	bl	8000b1c <__aeabi_dcmplt>
 8005a30:	b148      	cbz	r0, 8005a46 <_dtoa_r+0x186>
 8005a32:	4650      	mov	r0, sl
 8005a34:	f7fa fd96 	bl	8000564 <__aeabi_i2d>
 8005a38:	4632      	mov	r2, r6
 8005a3a:	463b      	mov	r3, r7
 8005a3c:	f7fb f864 	bl	8000b08 <__aeabi_dcmpeq>
 8005a40:	b908      	cbnz	r0, 8005a46 <_dtoa_r+0x186>
 8005a42:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005a46:	f1ba 0f16 	cmp.w	sl, #22
 8005a4a:	d854      	bhi.n	8005af6 <_dtoa_r+0x236>
 8005a4c:	4b61      	ldr	r3, [pc, #388]	; (8005bd4 <_dtoa_r+0x314>)
 8005a4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a5a:	f7fb f85f 	bl	8000b1c <__aeabi_dcmplt>
 8005a5e:	2800      	cmp	r0, #0
 8005a60:	d04b      	beq.n	8005afa <_dtoa_r+0x23a>
 8005a62:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005a66:	2300      	movs	r3, #0
 8005a68:	930e      	str	r3, [sp, #56]	; 0x38
 8005a6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005a6c:	1b5d      	subs	r5, r3, r5
 8005a6e:	1e6b      	subs	r3, r5, #1
 8005a70:	9304      	str	r3, [sp, #16]
 8005a72:	bf43      	ittte	mi
 8005a74:	2300      	movmi	r3, #0
 8005a76:	f1c5 0801 	rsbmi	r8, r5, #1
 8005a7a:	9304      	strmi	r3, [sp, #16]
 8005a7c:	f04f 0800 	movpl.w	r8, #0
 8005a80:	f1ba 0f00 	cmp.w	sl, #0
 8005a84:	db3b      	blt.n	8005afe <_dtoa_r+0x23e>
 8005a86:	9b04      	ldr	r3, [sp, #16]
 8005a88:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005a8c:	4453      	add	r3, sl
 8005a8e:	9304      	str	r3, [sp, #16]
 8005a90:	2300      	movs	r3, #0
 8005a92:	9306      	str	r3, [sp, #24]
 8005a94:	9b05      	ldr	r3, [sp, #20]
 8005a96:	2b09      	cmp	r3, #9
 8005a98:	d869      	bhi.n	8005b6e <_dtoa_r+0x2ae>
 8005a9a:	2b05      	cmp	r3, #5
 8005a9c:	bfc4      	itt	gt
 8005a9e:	3b04      	subgt	r3, #4
 8005aa0:	9305      	strgt	r3, [sp, #20]
 8005aa2:	9b05      	ldr	r3, [sp, #20]
 8005aa4:	f1a3 0302 	sub.w	r3, r3, #2
 8005aa8:	bfcc      	ite	gt
 8005aaa:	2500      	movgt	r5, #0
 8005aac:	2501      	movle	r5, #1
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d869      	bhi.n	8005b86 <_dtoa_r+0x2c6>
 8005ab2:	e8df f003 	tbb	[pc, r3]
 8005ab6:	4e2c      	.short	0x4e2c
 8005ab8:	5a4c      	.short	0x5a4c
 8005aba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005abe:	441d      	add	r5, r3
 8005ac0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	bfc1      	itttt	gt
 8005ac8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005acc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005ad0:	fa09 f303 	lslgt.w	r3, r9, r3
 8005ad4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005ad8:	bfda      	itte	le
 8005ada:	f1c3 0320 	rsble	r3, r3, #32
 8005ade:	fa06 f003 	lslle.w	r0, r6, r3
 8005ae2:	4318      	orrgt	r0, r3
 8005ae4:	f7fa fd2e 	bl	8000544 <__aeabi_ui2d>
 8005ae8:	2301      	movs	r3, #1
 8005aea:	4606      	mov	r6, r0
 8005aec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005af0:	3d01      	subs	r5, #1
 8005af2:	9310      	str	r3, [sp, #64]	; 0x40
 8005af4:	e771      	b.n	80059da <_dtoa_r+0x11a>
 8005af6:	2301      	movs	r3, #1
 8005af8:	e7b6      	b.n	8005a68 <_dtoa_r+0x1a8>
 8005afa:	900e      	str	r0, [sp, #56]	; 0x38
 8005afc:	e7b5      	b.n	8005a6a <_dtoa_r+0x1aa>
 8005afe:	f1ca 0300 	rsb	r3, sl, #0
 8005b02:	9306      	str	r3, [sp, #24]
 8005b04:	2300      	movs	r3, #0
 8005b06:	eba8 080a 	sub.w	r8, r8, sl
 8005b0a:	930d      	str	r3, [sp, #52]	; 0x34
 8005b0c:	e7c2      	b.n	8005a94 <_dtoa_r+0x1d4>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	9308      	str	r3, [sp, #32]
 8005b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	dc39      	bgt.n	8005b8c <_dtoa_r+0x2cc>
 8005b18:	f04f 0901 	mov.w	r9, #1
 8005b1c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005b20:	464b      	mov	r3, r9
 8005b22:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005b26:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b28:	2200      	movs	r2, #0
 8005b2a:	6042      	str	r2, [r0, #4]
 8005b2c:	2204      	movs	r2, #4
 8005b2e:	f102 0614 	add.w	r6, r2, #20
 8005b32:	429e      	cmp	r6, r3
 8005b34:	6841      	ldr	r1, [r0, #4]
 8005b36:	d92f      	bls.n	8005b98 <_dtoa_r+0x2d8>
 8005b38:	4620      	mov	r0, r4
 8005b3a:	f000 fcc7 	bl	80064cc <_Balloc>
 8005b3e:	9000      	str	r0, [sp, #0]
 8005b40:	2800      	cmp	r0, #0
 8005b42:	d14b      	bne.n	8005bdc <_dtoa_r+0x31c>
 8005b44:	4b24      	ldr	r3, [pc, #144]	; (8005bd8 <_dtoa_r+0x318>)
 8005b46:	4602      	mov	r2, r0
 8005b48:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005b4c:	e6d1      	b.n	80058f2 <_dtoa_r+0x32>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e7de      	b.n	8005b10 <_dtoa_r+0x250>
 8005b52:	2300      	movs	r3, #0
 8005b54:	9308      	str	r3, [sp, #32]
 8005b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b58:	eb0a 0903 	add.w	r9, sl, r3
 8005b5c:	f109 0301 	add.w	r3, r9, #1
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	9301      	str	r3, [sp, #4]
 8005b64:	bfb8      	it	lt
 8005b66:	2301      	movlt	r3, #1
 8005b68:	e7dd      	b.n	8005b26 <_dtoa_r+0x266>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e7f2      	b.n	8005b54 <_dtoa_r+0x294>
 8005b6e:	2501      	movs	r5, #1
 8005b70:	2300      	movs	r3, #0
 8005b72:	9305      	str	r3, [sp, #20]
 8005b74:	9508      	str	r5, [sp, #32]
 8005b76:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005b80:	2312      	movs	r3, #18
 8005b82:	9209      	str	r2, [sp, #36]	; 0x24
 8005b84:	e7cf      	b.n	8005b26 <_dtoa_r+0x266>
 8005b86:	2301      	movs	r3, #1
 8005b88:	9308      	str	r3, [sp, #32]
 8005b8a:	e7f4      	b.n	8005b76 <_dtoa_r+0x2b6>
 8005b8c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005b90:	f8cd 9004 	str.w	r9, [sp, #4]
 8005b94:	464b      	mov	r3, r9
 8005b96:	e7c6      	b.n	8005b26 <_dtoa_r+0x266>
 8005b98:	3101      	adds	r1, #1
 8005b9a:	6041      	str	r1, [r0, #4]
 8005b9c:	0052      	lsls	r2, r2, #1
 8005b9e:	e7c6      	b.n	8005b2e <_dtoa_r+0x26e>
 8005ba0:	636f4361 	.word	0x636f4361
 8005ba4:	3fd287a7 	.word	0x3fd287a7
 8005ba8:	8b60c8b3 	.word	0x8b60c8b3
 8005bac:	3fc68a28 	.word	0x3fc68a28
 8005bb0:	509f79fb 	.word	0x509f79fb
 8005bb4:	3fd34413 	.word	0x3fd34413
 8005bb8:	08007d19 	.word	0x08007d19
 8005bbc:	08007d30 	.word	0x08007d30
 8005bc0:	7ff00000 	.word	0x7ff00000
 8005bc4:	08007d15 	.word	0x08007d15
 8005bc8:	08007d0c 	.word	0x08007d0c
 8005bcc:	08007ce9 	.word	0x08007ce9
 8005bd0:	3ff80000 	.word	0x3ff80000
 8005bd4:	08007e28 	.word	0x08007e28
 8005bd8:	08007d8f 	.word	0x08007d8f
 8005bdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bde:	9a00      	ldr	r2, [sp, #0]
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	9b01      	ldr	r3, [sp, #4]
 8005be4:	2b0e      	cmp	r3, #14
 8005be6:	f200 80ad 	bhi.w	8005d44 <_dtoa_r+0x484>
 8005bea:	2d00      	cmp	r5, #0
 8005bec:	f000 80aa 	beq.w	8005d44 <_dtoa_r+0x484>
 8005bf0:	f1ba 0f00 	cmp.w	sl, #0
 8005bf4:	dd36      	ble.n	8005c64 <_dtoa_r+0x3a4>
 8005bf6:	4ac3      	ldr	r2, [pc, #780]	; (8005f04 <_dtoa_r+0x644>)
 8005bf8:	f00a 030f 	and.w	r3, sl, #15
 8005bfc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005c00:	ed93 7b00 	vldr	d7, [r3]
 8005c04:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005c08:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005c0c:	eeb0 8a47 	vmov.f32	s16, s14
 8005c10:	eef0 8a67 	vmov.f32	s17, s15
 8005c14:	d016      	beq.n	8005c44 <_dtoa_r+0x384>
 8005c16:	4bbc      	ldr	r3, [pc, #752]	; (8005f08 <_dtoa_r+0x648>)
 8005c18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c20:	f7fa fe34 	bl	800088c <__aeabi_ddiv>
 8005c24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c28:	f007 070f 	and.w	r7, r7, #15
 8005c2c:	2503      	movs	r5, #3
 8005c2e:	4eb6      	ldr	r6, [pc, #728]	; (8005f08 <_dtoa_r+0x648>)
 8005c30:	b957      	cbnz	r7, 8005c48 <_dtoa_r+0x388>
 8005c32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c36:	ec53 2b18 	vmov	r2, r3, d8
 8005c3a:	f7fa fe27 	bl	800088c <__aeabi_ddiv>
 8005c3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c42:	e029      	b.n	8005c98 <_dtoa_r+0x3d8>
 8005c44:	2502      	movs	r5, #2
 8005c46:	e7f2      	b.n	8005c2e <_dtoa_r+0x36e>
 8005c48:	07f9      	lsls	r1, r7, #31
 8005c4a:	d508      	bpl.n	8005c5e <_dtoa_r+0x39e>
 8005c4c:	ec51 0b18 	vmov	r0, r1, d8
 8005c50:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c54:	f7fa fcf0 	bl	8000638 <__aeabi_dmul>
 8005c58:	ec41 0b18 	vmov	d8, r0, r1
 8005c5c:	3501      	adds	r5, #1
 8005c5e:	107f      	asrs	r7, r7, #1
 8005c60:	3608      	adds	r6, #8
 8005c62:	e7e5      	b.n	8005c30 <_dtoa_r+0x370>
 8005c64:	f000 80a6 	beq.w	8005db4 <_dtoa_r+0x4f4>
 8005c68:	f1ca 0600 	rsb	r6, sl, #0
 8005c6c:	4ba5      	ldr	r3, [pc, #660]	; (8005f04 <_dtoa_r+0x644>)
 8005c6e:	4fa6      	ldr	r7, [pc, #664]	; (8005f08 <_dtoa_r+0x648>)
 8005c70:	f006 020f 	and.w	r2, r6, #15
 8005c74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c80:	f7fa fcda 	bl	8000638 <__aeabi_dmul>
 8005c84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c88:	1136      	asrs	r6, r6, #4
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	2502      	movs	r5, #2
 8005c8e:	2e00      	cmp	r6, #0
 8005c90:	f040 8085 	bne.w	8005d9e <_dtoa_r+0x4de>
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1d2      	bne.n	8005c3e <_dtoa_r+0x37e>
 8005c98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	f000 808c 	beq.w	8005db8 <_dtoa_r+0x4f8>
 8005ca0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005ca4:	4b99      	ldr	r3, [pc, #612]	; (8005f0c <_dtoa_r+0x64c>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	4630      	mov	r0, r6
 8005caa:	4639      	mov	r1, r7
 8005cac:	f7fa ff36 	bl	8000b1c <__aeabi_dcmplt>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	f000 8081 	beq.w	8005db8 <_dtoa_r+0x4f8>
 8005cb6:	9b01      	ldr	r3, [sp, #4]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d07d      	beq.n	8005db8 <_dtoa_r+0x4f8>
 8005cbc:	f1b9 0f00 	cmp.w	r9, #0
 8005cc0:	dd3c      	ble.n	8005d3c <_dtoa_r+0x47c>
 8005cc2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005cc6:	9307      	str	r3, [sp, #28]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	4b91      	ldr	r3, [pc, #580]	; (8005f10 <_dtoa_r+0x650>)
 8005ccc:	4630      	mov	r0, r6
 8005cce:	4639      	mov	r1, r7
 8005cd0:	f7fa fcb2 	bl	8000638 <__aeabi_dmul>
 8005cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cd8:	3501      	adds	r5, #1
 8005cda:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005cde:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005ce2:	4628      	mov	r0, r5
 8005ce4:	f7fa fc3e 	bl	8000564 <__aeabi_i2d>
 8005ce8:	4632      	mov	r2, r6
 8005cea:	463b      	mov	r3, r7
 8005cec:	f7fa fca4 	bl	8000638 <__aeabi_dmul>
 8005cf0:	4b88      	ldr	r3, [pc, #544]	; (8005f14 <_dtoa_r+0x654>)
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f7fa faea 	bl	80002cc <__adddf3>
 8005cf8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005cfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d00:	9303      	str	r3, [sp, #12]
 8005d02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d15c      	bne.n	8005dc2 <_dtoa_r+0x502>
 8005d08:	4b83      	ldr	r3, [pc, #524]	; (8005f18 <_dtoa_r+0x658>)
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	4639      	mov	r1, r7
 8005d10:	f7fa fada 	bl	80002c8 <__aeabi_dsub>
 8005d14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d18:	4606      	mov	r6, r0
 8005d1a:	460f      	mov	r7, r1
 8005d1c:	f7fa ff1c 	bl	8000b58 <__aeabi_dcmpgt>
 8005d20:	2800      	cmp	r0, #0
 8005d22:	f040 8296 	bne.w	8006252 <_dtoa_r+0x992>
 8005d26:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005d2a:	4630      	mov	r0, r6
 8005d2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d30:	4639      	mov	r1, r7
 8005d32:	f7fa fef3 	bl	8000b1c <__aeabi_dcmplt>
 8005d36:	2800      	cmp	r0, #0
 8005d38:	f040 8288 	bne.w	800624c <_dtoa_r+0x98c>
 8005d3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d40:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f2c0 8158 	blt.w	8005ffc <_dtoa_r+0x73c>
 8005d4c:	f1ba 0f0e 	cmp.w	sl, #14
 8005d50:	f300 8154 	bgt.w	8005ffc <_dtoa_r+0x73c>
 8005d54:	4b6b      	ldr	r3, [pc, #428]	; (8005f04 <_dtoa_r+0x644>)
 8005d56:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005d5a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f280 80e3 	bge.w	8005f2c <_dtoa_r+0x66c>
 8005d66:	9b01      	ldr	r3, [sp, #4]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f300 80df 	bgt.w	8005f2c <_dtoa_r+0x66c>
 8005d6e:	f040 826d 	bne.w	800624c <_dtoa_r+0x98c>
 8005d72:	4b69      	ldr	r3, [pc, #420]	; (8005f18 <_dtoa_r+0x658>)
 8005d74:	2200      	movs	r2, #0
 8005d76:	4640      	mov	r0, r8
 8005d78:	4649      	mov	r1, r9
 8005d7a:	f7fa fc5d 	bl	8000638 <__aeabi_dmul>
 8005d7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d82:	f7fa fedf 	bl	8000b44 <__aeabi_dcmpge>
 8005d86:	9e01      	ldr	r6, [sp, #4]
 8005d88:	4637      	mov	r7, r6
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	f040 8243 	bne.w	8006216 <_dtoa_r+0x956>
 8005d90:	9d00      	ldr	r5, [sp, #0]
 8005d92:	2331      	movs	r3, #49	; 0x31
 8005d94:	f805 3b01 	strb.w	r3, [r5], #1
 8005d98:	f10a 0a01 	add.w	sl, sl, #1
 8005d9c:	e23f      	b.n	800621e <_dtoa_r+0x95e>
 8005d9e:	07f2      	lsls	r2, r6, #31
 8005da0:	d505      	bpl.n	8005dae <_dtoa_r+0x4ee>
 8005da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005da6:	f7fa fc47 	bl	8000638 <__aeabi_dmul>
 8005daa:	3501      	adds	r5, #1
 8005dac:	2301      	movs	r3, #1
 8005dae:	1076      	asrs	r6, r6, #1
 8005db0:	3708      	adds	r7, #8
 8005db2:	e76c      	b.n	8005c8e <_dtoa_r+0x3ce>
 8005db4:	2502      	movs	r5, #2
 8005db6:	e76f      	b.n	8005c98 <_dtoa_r+0x3d8>
 8005db8:	9b01      	ldr	r3, [sp, #4]
 8005dba:	f8cd a01c 	str.w	sl, [sp, #28]
 8005dbe:	930c      	str	r3, [sp, #48]	; 0x30
 8005dc0:	e78d      	b.n	8005cde <_dtoa_r+0x41e>
 8005dc2:	9900      	ldr	r1, [sp, #0]
 8005dc4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005dc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dc8:	4b4e      	ldr	r3, [pc, #312]	; (8005f04 <_dtoa_r+0x644>)
 8005dca:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005dce:	4401      	add	r1, r0
 8005dd0:	9102      	str	r1, [sp, #8]
 8005dd2:	9908      	ldr	r1, [sp, #32]
 8005dd4:	eeb0 8a47 	vmov.f32	s16, s14
 8005dd8:	eef0 8a67 	vmov.f32	s17, s15
 8005ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005de0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005de4:	2900      	cmp	r1, #0
 8005de6:	d045      	beq.n	8005e74 <_dtoa_r+0x5b4>
 8005de8:	494c      	ldr	r1, [pc, #304]	; (8005f1c <_dtoa_r+0x65c>)
 8005dea:	2000      	movs	r0, #0
 8005dec:	f7fa fd4e 	bl	800088c <__aeabi_ddiv>
 8005df0:	ec53 2b18 	vmov	r2, r3, d8
 8005df4:	f7fa fa68 	bl	80002c8 <__aeabi_dsub>
 8005df8:	9d00      	ldr	r5, [sp, #0]
 8005dfa:	ec41 0b18 	vmov	d8, r0, r1
 8005dfe:	4639      	mov	r1, r7
 8005e00:	4630      	mov	r0, r6
 8005e02:	f7fa fec9 	bl	8000b98 <__aeabi_d2iz>
 8005e06:	900c      	str	r0, [sp, #48]	; 0x30
 8005e08:	f7fa fbac 	bl	8000564 <__aeabi_i2d>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	460b      	mov	r3, r1
 8005e10:	4630      	mov	r0, r6
 8005e12:	4639      	mov	r1, r7
 8005e14:	f7fa fa58 	bl	80002c8 <__aeabi_dsub>
 8005e18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e1a:	3330      	adds	r3, #48	; 0x30
 8005e1c:	f805 3b01 	strb.w	r3, [r5], #1
 8005e20:	ec53 2b18 	vmov	r2, r3, d8
 8005e24:	4606      	mov	r6, r0
 8005e26:	460f      	mov	r7, r1
 8005e28:	f7fa fe78 	bl	8000b1c <__aeabi_dcmplt>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	d165      	bne.n	8005efc <_dtoa_r+0x63c>
 8005e30:	4632      	mov	r2, r6
 8005e32:	463b      	mov	r3, r7
 8005e34:	4935      	ldr	r1, [pc, #212]	; (8005f0c <_dtoa_r+0x64c>)
 8005e36:	2000      	movs	r0, #0
 8005e38:	f7fa fa46 	bl	80002c8 <__aeabi_dsub>
 8005e3c:	ec53 2b18 	vmov	r2, r3, d8
 8005e40:	f7fa fe6c 	bl	8000b1c <__aeabi_dcmplt>
 8005e44:	2800      	cmp	r0, #0
 8005e46:	f040 80b9 	bne.w	8005fbc <_dtoa_r+0x6fc>
 8005e4a:	9b02      	ldr	r3, [sp, #8]
 8005e4c:	429d      	cmp	r5, r3
 8005e4e:	f43f af75 	beq.w	8005d3c <_dtoa_r+0x47c>
 8005e52:	4b2f      	ldr	r3, [pc, #188]	; (8005f10 <_dtoa_r+0x650>)
 8005e54:	ec51 0b18 	vmov	r0, r1, d8
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f7fa fbed 	bl	8000638 <__aeabi_dmul>
 8005e5e:	4b2c      	ldr	r3, [pc, #176]	; (8005f10 <_dtoa_r+0x650>)
 8005e60:	ec41 0b18 	vmov	d8, r0, r1
 8005e64:	2200      	movs	r2, #0
 8005e66:	4630      	mov	r0, r6
 8005e68:	4639      	mov	r1, r7
 8005e6a:	f7fa fbe5 	bl	8000638 <__aeabi_dmul>
 8005e6e:	4606      	mov	r6, r0
 8005e70:	460f      	mov	r7, r1
 8005e72:	e7c4      	b.n	8005dfe <_dtoa_r+0x53e>
 8005e74:	ec51 0b17 	vmov	r0, r1, d7
 8005e78:	f7fa fbde 	bl	8000638 <__aeabi_dmul>
 8005e7c:	9b02      	ldr	r3, [sp, #8]
 8005e7e:	9d00      	ldr	r5, [sp, #0]
 8005e80:	930c      	str	r3, [sp, #48]	; 0x30
 8005e82:	ec41 0b18 	vmov	d8, r0, r1
 8005e86:	4639      	mov	r1, r7
 8005e88:	4630      	mov	r0, r6
 8005e8a:	f7fa fe85 	bl	8000b98 <__aeabi_d2iz>
 8005e8e:	9011      	str	r0, [sp, #68]	; 0x44
 8005e90:	f7fa fb68 	bl	8000564 <__aeabi_i2d>
 8005e94:	4602      	mov	r2, r0
 8005e96:	460b      	mov	r3, r1
 8005e98:	4630      	mov	r0, r6
 8005e9a:	4639      	mov	r1, r7
 8005e9c:	f7fa fa14 	bl	80002c8 <__aeabi_dsub>
 8005ea0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ea2:	3330      	adds	r3, #48	; 0x30
 8005ea4:	f805 3b01 	strb.w	r3, [r5], #1
 8005ea8:	9b02      	ldr	r3, [sp, #8]
 8005eaa:	429d      	cmp	r5, r3
 8005eac:	4606      	mov	r6, r0
 8005eae:	460f      	mov	r7, r1
 8005eb0:	f04f 0200 	mov.w	r2, #0
 8005eb4:	d134      	bne.n	8005f20 <_dtoa_r+0x660>
 8005eb6:	4b19      	ldr	r3, [pc, #100]	; (8005f1c <_dtoa_r+0x65c>)
 8005eb8:	ec51 0b18 	vmov	r0, r1, d8
 8005ebc:	f7fa fa06 	bl	80002cc <__adddf3>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	4639      	mov	r1, r7
 8005ec8:	f7fa fe46 	bl	8000b58 <__aeabi_dcmpgt>
 8005ecc:	2800      	cmp	r0, #0
 8005ece:	d175      	bne.n	8005fbc <_dtoa_r+0x6fc>
 8005ed0:	ec53 2b18 	vmov	r2, r3, d8
 8005ed4:	4911      	ldr	r1, [pc, #68]	; (8005f1c <_dtoa_r+0x65c>)
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	f7fa f9f6 	bl	80002c8 <__aeabi_dsub>
 8005edc:	4602      	mov	r2, r0
 8005ede:	460b      	mov	r3, r1
 8005ee0:	4630      	mov	r0, r6
 8005ee2:	4639      	mov	r1, r7
 8005ee4:	f7fa fe1a 	bl	8000b1c <__aeabi_dcmplt>
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	f43f af27 	beq.w	8005d3c <_dtoa_r+0x47c>
 8005eee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ef0:	1e6b      	subs	r3, r5, #1
 8005ef2:	930c      	str	r3, [sp, #48]	; 0x30
 8005ef4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ef8:	2b30      	cmp	r3, #48	; 0x30
 8005efa:	d0f8      	beq.n	8005eee <_dtoa_r+0x62e>
 8005efc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005f00:	e04a      	b.n	8005f98 <_dtoa_r+0x6d8>
 8005f02:	bf00      	nop
 8005f04:	08007e28 	.word	0x08007e28
 8005f08:	08007e00 	.word	0x08007e00
 8005f0c:	3ff00000 	.word	0x3ff00000
 8005f10:	40240000 	.word	0x40240000
 8005f14:	401c0000 	.word	0x401c0000
 8005f18:	40140000 	.word	0x40140000
 8005f1c:	3fe00000 	.word	0x3fe00000
 8005f20:	4baf      	ldr	r3, [pc, #700]	; (80061e0 <_dtoa_r+0x920>)
 8005f22:	f7fa fb89 	bl	8000638 <__aeabi_dmul>
 8005f26:	4606      	mov	r6, r0
 8005f28:	460f      	mov	r7, r1
 8005f2a:	e7ac      	b.n	8005e86 <_dtoa_r+0x5c6>
 8005f2c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f30:	9d00      	ldr	r5, [sp, #0]
 8005f32:	4642      	mov	r2, r8
 8005f34:	464b      	mov	r3, r9
 8005f36:	4630      	mov	r0, r6
 8005f38:	4639      	mov	r1, r7
 8005f3a:	f7fa fca7 	bl	800088c <__aeabi_ddiv>
 8005f3e:	f7fa fe2b 	bl	8000b98 <__aeabi_d2iz>
 8005f42:	9002      	str	r0, [sp, #8]
 8005f44:	f7fa fb0e 	bl	8000564 <__aeabi_i2d>
 8005f48:	4642      	mov	r2, r8
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	f7fa fb74 	bl	8000638 <__aeabi_dmul>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	4630      	mov	r0, r6
 8005f56:	4639      	mov	r1, r7
 8005f58:	f7fa f9b6 	bl	80002c8 <__aeabi_dsub>
 8005f5c:	9e02      	ldr	r6, [sp, #8]
 8005f5e:	9f01      	ldr	r7, [sp, #4]
 8005f60:	3630      	adds	r6, #48	; 0x30
 8005f62:	f805 6b01 	strb.w	r6, [r5], #1
 8005f66:	9e00      	ldr	r6, [sp, #0]
 8005f68:	1bae      	subs	r6, r5, r6
 8005f6a:	42b7      	cmp	r7, r6
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	460b      	mov	r3, r1
 8005f70:	d137      	bne.n	8005fe2 <_dtoa_r+0x722>
 8005f72:	f7fa f9ab 	bl	80002cc <__adddf3>
 8005f76:	4642      	mov	r2, r8
 8005f78:	464b      	mov	r3, r9
 8005f7a:	4606      	mov	r6, r0
 8005f7c:	460f      	mov	r7, r1
 8005f7e:	f7fa fdeb 	bl	8000b58 <__aeabi_dcmpgt>
 8005f82:	b9c8      	cbnz	r0, 8005fb8 <_dtoa_r+0x6f8>
 8005f84:	4642      	mov	r2, r8
 8005f86:	464b      	mov	r3, r9
 8005f88:	4630      	mov	r0, r6
 8005f8a:	4639      	mov	r1, r7
 8005f8c:	f7fa fdbc 	bl	8000b08 <__aeabi_dcmpeq>
 8005f90:	b110      	cbz	r0, 8005f98 <_dtoa_r+0x6d8>
 8005f92:	9b02      	ldr	r3, [sp, #8]
 8005f94:	07d9      	lsls	r1, r3, #31
 8005f96:	d40f      	bmi.n	8005fb8 <_dtoa_r+0x6f8>
 8005f98:	4620      	mov	r0, r4
 8005f9a:	4659      	mov	r1, fp
 8005f9c:	f000 fad6 	bl	800654c <_Bfree>
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	702b      	strb	r3, [r5, #0]
 8005fa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fa6:	f10a 0001 	add.w	r0, sl, #1
 8005faa:	6018      	str	r0, [r3, #0]
 8005fac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f43f acd8 	beq.w	8005964 <_dtoa_r+0xa4>
 8005fb4:	601d      	str	r5, [r3, #0]
 8005fb6:	e4d5      	b.n	8005964 <_dtoa_r+0xa4>
 8005fb8:	f8cd a01c 	str.w	sl, [sp, #28]
 8005fbc:	462b      	mov	r3, r5
 8005fbe:	461d      	mov	r5, r3
 8005fc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fc4:	2a39      	cmp	r2, #57	; 0x39
 8005fc6:	d108      	bne.n	8005fda <_dtoa_r+0x71a>
 8005fc8:	9a00      	ldr	r2, [sp, #0]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d1f7      	bne.n	8005fbe <_dtoa_r+0x6fe>
 8005fce:	9a07      	ldr	r2, [sp, #28]
 8005fd0:	9900      	ldr	r1, [sp, #0]
 8005fd2:	3201      	adds	r2, #1
 8005fd4:	9207      	str	r2, [sp, #28]
 8005fd6:	2230      	movs	r2, #48	; 0x30
 8005fd8:	700a      	strb	r2, [r1, #0]
 8005fda:	781a      	ldrb	r2, [r3, #0]
 8005fdc:	3201      	adds	r2, #1
 8005fde:	701a      	strb	r2, [r3, #0]
 8005fe0:	e78c      	b.n	8005efc <_dtoa_r+0x63c>
 8005fe2:	4b7f      	ldr	r3, [pc, #508]	; (80061e0 <_dtoa_r+0x920>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f7fa fb27 	bl	8000638 <__aeabi_dmul>
 8005fea:	2200      	movs	r2, #0
 8005fec:	2300      	movs	r3, #0
 8005fee:	4606      	mov	r6, r0
 8005ff0:	460f      	mov	r7, r1
 8005ff2:	f7fa fd89 	bl	8000b08 <__aeabi_dcmpeq>
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	d09b      	beq.n	8005f32 <_dtoa_r+0x672>
 8005ffa:	e7cd      	b.n	8005f98 <_dtoa_r+0x6d8>
 8005ffc:	9a08      	ldr	r2, [sp, #32]
 8005ffe:	2a00      	cmp	r2, #0
 8006000:	f000 80c4 	beq.w	800618c <_dtoa_r+0x8cc>
 8006004:	9a05      	ldr	r2, [sp, #20]
 8006006:	2a01      	cmp	r2, #1
 8006008:	f300 80a8 	bgt.w	800615c <_dtoa_r+0x89c>
 800600c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800600e:	2a00      	cmp	r2, #0
 8006010:	f000 80a0 	beq.w	8006154 <_dtoa_r+0x894>
 8006014:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006018:	9e06      	ldr	r6, [sp, #24]
 800601a:	4645      	mov	r5, r8
 800601c:	9a04      	ldr	r2, [sp, #16]
 800601e:	2101      	movs	r1, #1
 8006020:	441a      	add	r2, r3
 8006022:	4620      	mov	r0, r4
 8006024:	4498      	add	r8, r3
 8006026:	9204      	str	r2, [sp, #16]
 8006028:	f000 fb4c 	bl	80066c4 <__i2b>
 800602c:	4607      	mov	r7, r0
 800602e:	2d00      	cmp	r5, #0
 8006030:	dd0b      	ble.n	800604a <_dtoa_r+0x78a>
 8006032:	9b04      	ldr	r3, [sp, #16]
 8006034:	2b00      	cmp	r3, #0
 8006036:	dd08      	ble.n	800604a <_dtoa_r+0x78a>
 8006038:	42ab      	cmp	r3, r5
 800603a:	9a04      	ldr	r2, [sp, #16]
 800603c:	bfa8      	it	ge
 800603e:	462b      	movge	r3, r5
 8006040:	eba8 0803 	sub.w	r8, r8, r3
 8006044:	1aed      	subs	r5, r5, r3
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	9304      	str	r3, [sp, #16]
 800604a:	9b06      	ldr	r3, [sp, #24]
 800604c:	b1fb      	cbz	r3, 800608e <_dtoa_r+0x7ce>
 800604e:	9b08      	ldr	r3, [sp, #32]
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 809f 	beq.w	8006194 <_dtoa_r+0x8d4>
 8006056:	2e00      	cmp	r6, #0
 8006058:	dd11      	ble.n	800607e <_dtoa_r+0x7be>
 800605a:	4639      	mov	r1, r7
 800605c:	4632      	mov	r2, r6
 800605e:	4620      	mov	r0, r4
 8006060:	f000 fbec 	bl	800683c <__pow5mult>
 8006064:	465a      	mov	r2, fp
 8006066:	4601      	mov	r1, r0
 8006068:	4607      	mov	r7, r0
 800606a:	4620      	mov	r0, r4
 800606c:	f000 fb40 	bl	80066f0 <__multiply>
 8006070:	4659      	mov	r1, fp
 8006072:	9007      	str	r0, [sp, #28]
 8006074:	4620      	mov	r0, r4
 8006076:	f000 fa69 	bl	800654c <_Bfree>
 800607a:	9b07      	ldr	r3, [sp, #28]
 800607c:	469b      	mov	fp, r3
 800607e:	9b06      	ldr	r3, [sp, #24]
 8006080:	1b9a      	subs	r2, r3, r6
 8006082:	d004      	beq.n	800608e <_dtoa_r+0x7ce>
 8006084:	4659      	mov	r1, fp
 8006086:	4620      	mov	r0, r4
 8006088:	f000 fbd8 	bl	800683c <__pow5mult>
 800608c:	4683      	mov	fp, r0
 800608e:	2101      	movs	r1, #1
 8006090:	4620      	mov	r0, r4
 8006092:	f000 fb17 	bl	80066c4 <__i2b>
 8006096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006098:	2b00      	cmp	r3, #0
 800609a:	4606      	mov	r6, r0
 800609c:	dd7c      	ble.n	8006198 <_dtoa_r+0x8d8>
 800609e:	461a      	mov	r2, r3
 80060a0:	4601      	mov	r1, r0
 80060a2:	4620      	mov	r0, r4
 80060a4:	f000 fbca 	bl	800683c <__pow5mult>
 80060a8:	9b05      	ldr	r3, [sp, #20]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	4606      	mov	r6, r0
 80060ae:	dd76      	ble.n	800619e <_dtoa_r+0x8de>
 80060b0:	2300      	movs	r3, #0
 80060b2:	9306      	str	r3, [sp, #24]
 80060b4:	6933      	ldr	r3, [r6, #16]
 80060b6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80060ba:	6918      	ldr	r0, [r3, #16]
 80060bc:	f000 fab2 	bl	8006624 <__hi0bits>
 80060c0:	f1c0 0020 	rsb	r0, r0, #32
 80060c4:	9b04      	ldr	r3, [sp, #16]
 80060c6:	4418      	add	r0, r3
 80060c8:	f010 001f 	ands.w	r0, r0, #31
 80060cc:	f000 8086 	beq.w	80061dc <_dtoa_r+0x91c>
 80060d0:	f1c0 0320 	rsb	r3, r0, #32
 80060d4:	2b04      	cmp	r3, #4
 80060d6:	dd7f      	ble.n	80061d8 <_dtoa_r+0x918>
 80060d8:	f1c0 001c 	rsb	r0, r0, #28
 80060dc:	9b04      	ldr	r3, [sp, #16]
 80060de:	4403      	add	r3, r0
 80060e0:	4480      	add	r8, r0
 80060e2:	4405      	add	r5, r0
 80060e4:	9304      	str	r3, [sp, #16]
 80060e6:	f1b8 0f00 	cmp.w	r8, #0
 80060ea:	dd05      	ble.n	80060f8 <_dtoa_r+0x838>
 80060ec:	4659      	mov	r1, fp
 80060ee:	4642      	mov	r2, r8
 80060f0:	4620      	mov	r0, r4
 80060f2:	f000 fbfd 	bl	80068f0 <__lshift>
 80060f6:	4683      	mov	fp, r0
 80060f8:	9b04      	ldr	r3, [sp, #16]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	dd05      	ble.n	800610a <_dtoa_r+0x84a>
 80060fe:	4631      	mov	r1, r6
 8006100:	461a      	mov	r2, r3
 8006102:	4620      	mov	r0, r4
 8006104:	f000 fbf4 	bl	80068f0 <__lshift>
 8006108:	4606      	mov	r6, r0
 800610a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800610c:	2b00      	cmp	r3, #0
 800610e:	d069      	beq.n	80061e4 <_dtoa_r+0x924>
 8006110:	4631      	mov	r1, r6
 8006112:	4658      	mov	r0, fp
 8006114:	f000 fc58 	bl	80069c8 <__mcmp>
 8006118:	2800      	cmp	r0, #0
 800611a:	da63      	bge.n	80061e4 <_dtoa_r+0x924>
 800611c:	2300      	movs	r3, #0
 800611e:	4659      	mov	r1, fp
 8006120:	220a      	movs	r2, #10
 8006122:	4620      	mov	r0, r4
 8006124:	f000 fa34 	bl	8006590 <__multadd>
 8006128:	9b08      	ldr	r3, [sp, #32]
 800612a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800612e:	4683      	mov	fp, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	f000 818f 	beq.w	8006454 <_dtoa_r+0xb94>
 8006136:	4639      	mov	r1, r7
 8006138:	2300      	movs	r3, #0
 800613a:	220a      	movs	r2, #10
 800613c:	4620      	mov	r0, r4
 800613e:	f000 fa27 	bl	8006590 <__multadd>
 8006142:	f1b9 0f00 	cmp.w	r9, #0
 8006146:	4607      	mov	r7, r0
 8006148:	f300 808e 	bgt.w	8006268 <_dtoa_r+0x9a8>
 800614c:	9b05      	ldr	r3, [sp, #20]
 800614e:	2b02      	cmp	r3, #2
 8006150:	dc50      	bgt.n	80061f4 <_dtoa_r+0x934>
 8006152:	e089      	b.n	8006268 <_dtoa_r+0x9a8>
 8006154:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006156:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800615a:	e75d      	b.n	8006018 <_dtoa_r+0x758>
 800615c:	9b01      	ldr	r3, [sp, #4]
 800615e:	1e5e      	subs	r6, r3, #1
 8006160:	9b06      	ldr	r3, [sp, #24]
 8006162:	42b3      	cmp	r3, r6
 8006164:	bfbf      	itttt	lt
 8006166:	9b06      	ldrlt	r3, [sp, #24]
 8006168:	9606      	strlt	r6, [sp, #24]
 800616a:	1af2      	sublt	r2, r6, r3
 800616c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800616e:	bfb6      	itet	lt
 8006170:	189b      	addlt	r3, r3, r2
 8006172:	1b9e      	subge	r6, r3, r6
 8006174:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006176:	9b01      	ldr	r3, [sp, #4]
 8006178:	bfb8      	it	lt
 800617a:	2600      	movlt	r6, #0
 800617c:	2b00      	cmp	r3, #0
 800617e:	bfb5      	itete	lt
 8006180:	eba8 0503 	sublt.w	r5, r8, r3
 8006184:	9b01      	ldrge	r3, [sp, #4]
 8006186:	2300      	movlt	r3, #0
 8006188:	4645      	movge	r5, r8
 800618a:	e747      	b.n	800601c <_dtoa_r+0x75c>
 800618c:	9e06      	ldr	r6, [sp, #24]
 800618e:	9f08      	ldr	r7, [sp, #32]
 8006190:	4645      	mov	r5, r8
 8006192:	e74c      	b.n	800602e <_dtoa_r+0x76e>
 8006194:	9a06      	ldr	r2, [sp, #24]
 8006196:	e775      	b.n	8006084 <_dtoa_r+0x7c4>
 8006198:	9b05      	ldr	r3, [sp, #20]
 800619a:	2b01      	cmp	r3, #1
 800619c:	dc18      	bgt.n	80061d0 <_dtoa_r+0x910>
 800619e:	9b02      	ldr	r3, [sp, #8]
 80061a0:	b9b3      	cbnz	r3, 80061d0 <_dtoa_r+0x910>
 80061a2:	9b03      	ldr	r3, [sp, #12]
 80061a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061a8:	b9a3      	cbnz	r3, 80061d4 <_dtoa_r+0x914>
 80061aa:	9b03      	ldr	r3, [sp, #12]
 80061ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061b0:	0d1b      	lsrs	r3, r3, #20
 80061b2:	051b      	lsls	r3, r3, #20
 80061b4:	b12b      	cbz	r3, 80061c2 <_dtoa_r+0x902>
 80061b6:	9b04      	ldr	r3, [sp, #16]
 80061b8:	3301      	adds	r3, #1
 80061ba:	9304      	str	r3, [sp, #16]
 80061bc:	f108 0801 	add.w	r8, r8, #1
 80061c0:	2301      	movs	r3, #1
 80061c2:	9306      	str	r3, [sp, #24]
 80061c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f47f af74 	bne.w	80060b4 <_dtoa_r+0x7f4>
 80061cc:	2001      	movs	r0, #1
 80061ce:	e779      	b.n	80060c4 <_dtoa_r+0x804>
 80061d0:	2300      	movs	r3, #0
 80061d2:	e7f6      	b.n	80061c2 <_dtoa_r+0x902>
 80061d4:	9b02      	ldr	r3, [sp, #8]
 80061d6:	e7f4      	b.n	80061c2 <_dtoa_r+0x902>
 80061d8:	d085      	beq.n	80060e6 <_dtoa_r+0x826>
 80061da:	4618      	mov	r0, r3
 80061dc:	301c      	adds	r0, #28
 80061de:	e77d      	b.n	80060dc <_dtoa_r+0x81c>
 80061e0:	40240000 	.word	0x40240000
 80061e4:	9b01      	ldr	r3, [sp, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	dc38      	bgt.n	800625c <_dtoa_r+0x99c>
 80061ea:	9b05      	ldr	r3, [sp, #20]
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	dd35      	ble.n	800625c <_dtoa_r+0x99c>
 80061f0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80061f4:	f1b9 0f00 	cmp.w	r9, #0
 80061f8:	d10d      	bne.n	8006216 <_dtoa_r+0x956>
 80061fa:	4631      	mov	r1, r6
 80061fc:	464b      	mov	r3, r9
 80061fe:	2205      	movs	r2, #5
 8006200:	4620      	mov	r0, r4
 8006202:	f000 f9c5 	bl	8006590 <__multadd>
 8006206:	4601      	mov	r1, r0
 8006208:	4606      	mov	r6, r0
 800620a:	4658      	mov	r0, fp
 800620c:	f000 fbdc 	bl	80069c8 <__mcmp>
 8006210:	2800      	cmp	r0, #0
 8006212:	f73f adbd 	bgt.w	8005d90 <_dtoa_r+0x4d0>
 8006216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006218:	9d00      	ldr	r5, [sp, #0]
 800621a:	ea6f 0a03 	mvn.w	sl, r3
 800621e:	f04f 0800 	mov.w	r8, #0
 8006222:	4631      	mov	r1, r6
 8006224:	4620      	mov	r0, r4
 8006226:	f000 f991 	bl	800654c <_Bfree>
 800622a:	2f00      	cmp	r7, #0
 800622c:	f43f aeb4 	beq.w	8005f98 <_dtoa_r+0x6d8>
 8006230:	f1b8 0f00 	cmp.w	r8, #0
 8006234:	d005      	beq.n	8006242 <_dtoa_r+0x982>
 8006236:	45b8      	cmp	r8, r7
 8006238:	d003      	beq.n	8006242 <_dtoa_r+0x982>
 800623a:	4641      	mov	r1, r8
 800623c:	4620      	mov	r0, r4
 800623e:	f000 f985 	bl	800654c <_Bfree>
 8006242:	4639      	mov	r1, r7
 8006244:	4620      	mov	r0, r4
 8006246:	f000 f981 	bl	800654c <_Bfree>
 800624a:	e6a5      	b.n	8005f98 <_dtoa_r+0x6d8>
 800624c:	2600      	movs	r6, #0
 800624e:	4637      	mov	r7, r6
 8006250:	e7e1      	b.n	8006216 <_dtoa_r+0x956>
 8006252:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006254:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006258:	4637      	mov	r7, r6
 800625a:	e599      	b.n	8005d90 <_dtoa_r+0x4d0>
 800625c:	9b08      	ldr	r3, [sp, #32]
 800625e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	f000 80fd 	beq.w	8006462 <_dtoa_r+0xba2>
 8006268:	2d00      	cmp	r5, #0
 800626a:	dd05      	ble.n	8006278 <_dtoa_r+0x9b8>
 800626c:	4639      	mov	r1, r7
 800626e:	462a      	mov	r2, r5
 8006270:	4620      	mov	r0, r4
 8006272:	f000 fb3d 	bl	80068f0 <__lshift>
 8006276:	4607      	mov	r7, r0
 8006278:	9b06      	ldr	r3, [sp, #24]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d05c      	beq.n	8006338 <_dtoa_r+0xa78>
 800627e:	6879      	ldr	r1, [r7, #4]
 8006280:	4620      	mov	r0, r4
 8006282:	f000 f923 	bl	80064cc <_Balloc>
 8006286:	4605      	mov	r5, r0
 8006288:	b928      	cbnz	r0, 8006296 <_dtoa_r+0x9d6>
 800628a:	4b80      	ldr	r3, [pc, #512]	; (800648c <_dtoa_r+0xbcc>)
 800628c:	4602      	mov	r2, r0
 800628e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006292:	f7ff bb2e 	b.w	80058f2 <_dtoa_r+0x32>
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	3202      	adds	r2, #2
 800629a:	0092      	lsls	r2, r2, #2
 800629c:	f107 010c 	add.w	r1, r7, #12
 80062a0:	300c      	adds	r0, #12
 80062a2:	f000 f905 	bl	80064b0 <memcpy>
 80062a6:	2201      	movs	r2, #1
 80062a8:	4629      	mov	r1, r5
 80062aa:	4620      	mov	r0, r4
 80062ac:	f000 fb20 	bl	80068f0 <__lshift>
 80062b0:	9b00      	ldr	r3, [sp, #0]
 80062b2:	3301      	adds	r3, #1
 80062b4:	9301      	str	r3, [sp, #4]
 80062b6:	9b00      	ldr	r3, [sp, #0]
 80062b8:	444b      	add	r3, r9
 80062ba:	9307      	str	r3, [sp, #28]
 80062bc:	9b02      	ldr	r3, [sp, #8]
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	46b8      	mov	r8, r7
 80062c4:	9306      	str	r3, [sp, #24]
 80062c6:	4607      	mov	r7, r0
 80062c8:	9b01      	ldr	r3, [sp, #4]
 80062ca:	4631      	mov	r1, r6
 80062cc:	3b01      	subs	r3, #1
 80062ce:	4658      	mov	r0, fp
 80062d0:	9302      	str	r3, [sp, #8]
 80062d2:	f7ff fa69 	bl	80057a8 <quorem>
 80062d6:	4603      	mov	r3, r0
 80062d8:	3330      	adds	r3, #48	; 0x30
 80062da:	9004      	str	r0, [sp, #16]
 80062dc:	4641      	mov	r1, r8
 80062de:	4658      	mov	r0, fp
 80062e0:	9308      	str	r3, [sp, #32]
 80062e2:	f000 fb71 	bl	80069c8 <__mcmp>
 80062e6:	463a      	mov	r2, r7
 80062e8:	4681      	mov	r9, r0
 80062ea:	4631      	mov	r1, r6
 80062ec:	4620      	mov	r0, r4
 80062ee:	f000 fb87 	bl	8006a00 <__mdiff>
 80062f2:	68c2      	ldr	r2, [r0, #12]
 80062f4:	9b08      	ldr	r3, [sp, #32]
 80062f6:	4605      	mov	r5, r0
 80062f8:	bb02      	cbnz	r2, 800633c <_dtoa_r+0xa7c>
 80062fa:	4601      	mov	r1, r0
 80062fc:	4658      	mov	r0, fp
 80062fe:	f000 fb63 	bl	80069c8 <__mcmp>
 8006302:	9b08      	ldr	r3, [sp, #32]
 8006304:	4602      	mov	r2, r0
 8006306:	4629      	mov	r1, r5
 8006308:	4620      	mov	r0, r4
 800630a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800630e:	f000 f91d 	bl	800654c <_Bfree>
 8006312:	9b05      	ldr	r3, [sp, #20]
 8006314:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006316:	9d01      	ldr	r5, [sp, #4]
 8006318:	ea43 0102 	orr.w	r1, r3, r2
 800631c:	9b06      	ldr	r3, [sp, #24]
 800631e:	430b      	orrs	r3, r1
 8006320:	9b08      	ldr	r3, [sp, #32]
 8006322:	d10d      	bne.n	8006340 <_dtoa_r+0xa80>
 8006324:	2b39      	cmp	r3, #57	; 0x39
 8006326:	d029      	beq.n	800637c <_dtoa_r+0xabc>
 8006328:	f1b9 0f00 	cmp.w	r9, #0
 800632c:	dd01      	ble.n	8006332 <_dtoa_r+0xa72>
 800632e:	9b04      	ldr	r3, [sp, #16]
 8006330:	3331      	adds	r3, #49	; 0x31
 8006332:	9a02      	ldr	r2, [sp, #8]
 8006334:	7013      	strb	r3, [r2, #0]
 8006336:	e774      	b.n	8006222 <_dtoa_r+0x962>
 8006338:	4638      	mov	r0, r7
 800633a:	e7b9      	b.n	80062b0 <_dtoa_r+0x9f0>
 800633c:	2201      	movs	r2, #1
 800633e:	e7e2      	b.n	8006306 <_dtoa_r+0xa46>
 8006340:	f1b9 0f00 	cmp.w	r9, #0
 8006344:	db06      	blt.n	8006354 <_dtoa_r+0xa94>
 8006346:	9905      	ldr	r1, [sp, #20]
 8006348:	ea41 0909 	orr.w	r9, r1, r9
 800634c:	9906      	ldr	r1, [sp, #24]
 800634e:	ea59 0101 	orrs.w	r1, r9, r1
 8006352:	d120      	bne.n	8006396 <_dtoa_r+0xad6>
 8006354:	2a00      	cmp	r2, #0
 8006356:	ddec      	ble.n	8006332 <_dtoa_r+0xa72>
 8006358:	4659      	mov	r1, fp
 800635a:	2201      	movs	r2, #1
 800635c:	4620      	mov	r0, r4
 800635e:	9301      	str	r3, [sp, #4]
 8006360:	f000 fac6 	bl	80068f0 <__lshift>
 8006364:	4631      	mov	r1, r6
 8006366:	4683      	mov	fp, r0
 8006368:	f000 fb2e 	bl	80069c8 <__mcmp>
 800636c:	2800      	cmp	r0, #0
 800636e:	9b01      	ldr	r3, [sp, #4]
 8006370:	dc02      	bgt.n	8006378 <_dtoa_r+0xab8>
 8006372:	d1de      	bne.n	8006332 <_dtoa_r+0xa72>
 8006374:	07da      	lsls	r2, r3, #31
 8006376:	d5dc      	bpl.n	8006332 <_dtoa_r+0xa72>
 8006378:	2b39      	cmp	r3, #57	; 0x39
 800637a:	d1d8      	bne.n	800632e <_dtoa_r+0xa6e>
 800637c:	9a02      	ldr	r2, [sp, #8]
 800637e:	2339      	movs	r3, #57	; 0x39
 8006380:	7013      	strb	r3, [r2, #0]
 8006382:	462b      	mov	r3, r5
 8006384:	461d      	mov	r5, r3
 8006386:	3b01      	subs	r3, #1
 8006388:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800638c:	2a39      	cmp	r2, #57	; 0x39
 800638e:	d050      	beq.n	8006432 <_dtoa_r+0xb72>
 8006390:	3201      	adds	r2, #1
 8006392:	701a      	strb	r2, [r3, #0]
 8006394:	e745      	b.n	8006222 <_dtoa_r+0x962>
 8006396:	2a00      	cmp	r2, #0
 8006398:	dd03      	ble.n	80063a2 <_dtoa_r+0xae2>
 800639a:	2b39      	cmp	r3, #57	; 0x39
 800639c:	d0ee      	beq.n	800637c <_dtoa_r+0xabc>
 800639e:	3301      	adds	r3, #1
 80063a0:	e7c7      	b.n	8006332 <_dtoa_r+0xa72>
 80063a2:	9a01      	ldr	r2, [sp, #4]
 80063a4:	9907      	ldr	r1, [sp, #28]
 80063a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80063aa:	428a      	cmp	r2, r1
 80063ac:	d02a      	beq.n	8006404 <_dtoa_r+0xb44>
 80063ae:	4659      	mov	r1, fp
 80063b0:	2300      	movs	r3, #0
 80063b2:	220a      	movs	r2, #10
 80063b4:	4620      	mov	r0, r4
 80063b6:	f000 f8eb 	bl	8006590 <__multadd>
 80063ba:	45b8      	cmp	r8, r7
 80063bc:	4683      	mov	fp, r0
 80063be:	f04f 0300 	mov.w	r3, #0
 80063c2:	f04f 020a 	mov.w	r2, #10
 80063c6:	4641      	mov	r1, r8
 80063c8:	4620      	mov	r0, r4
 80063ca:	d107      	bne.n	80063dc <_dtoa_r+0xb1c>
 80063cc:	f000 f8e0 	bl	8006590 <__multadd>
 80063d0:	4680      	mov	r8, r0
 80063d2:	4607      	mov	r7, r0
 80063d4:	9b01      	ldr	r3, [sp, #4]
 80063d6:	3301      	adds	r3, #1
 80063d8:	9301      	str	r3, [sp, #4]
 80063da:	e775      	b.n	80062c8 <_dtoa_r+0xa08>
 80063dc:	f000 f8d8 	bl	8006590 <__multadd>
 80063e0:	4639      	mov	r1, r7
 80063e2:	4680      	mov	r8, r0
 80063e4:	2300      	movs	r3, #0
 80063e6:	220a      	movs	r2, #10
 80063e8:	4620      	mov	r0, r4
 80063ea:	f000 f8d1 	bl	8006590 <__multadd>
 80063ee:	4607      	mov	r7, r0
 80063f0:	e7f0      	b.n	80063d4 <_dtoa_r+0xb14>
 80063f2:	f1b9 0f00 	cmp.w	r9, #0
 80063f6:	9a00      	ldr	r2, [sp, #0]
 80063f8:	bfcc      	ite	gt
 80063fa:	464d      	movgt	r5, r9
 80063fc:	2501      	movle	r5, #1
 80063fe:	4415      	add	r5, r2
 8006400:	f04f 0800 	mov.w	r8, #0
 8006404:	4659      	mov	r1, fp
 8006406:	2201      	movs	r2, #1
 8006408:	4620      	mov	r0, r4
 800640a:	9301      	str	r3, [sp, #4]
 800640c:	f000 fa70 	bl	80068f0 <__lshift>
 8006410:	4631      	mov	r1, r6
 8006412:	4683      	mov	fp, r0
 8006414:	f000 fad8 	bl	80069c8 <__mcmp>
 8006418:	2800      	cmp	r0, #0
 800641a:	dcb2      	bgt.n	8006382 <_dtoa_r+0xac2>
 800641c:	d102      	bne.n	8006424 <_dtoa_r+0xb64>
 800641e:	9b01      	ldr	r3, [sp, #4]
 8006420:	07db      	lsls	r3, r3, #31
 8006422:	d4ae      	bmi.n	8006382 <_dtoa_r+0xac2>
 8006424:	462b      	mov	r3, r5
 8006426:	461d      	mov	r5, r3
 8006428:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800642c:	2a30      	cmp	r2, #48	; 0x30
 800642e:	d0fa      	beq.n	8006426 <_dtoa_r+0xb66>
 8006430:	e6f7      	b.n	8006222 <_dtoa_r+0x962>
 8006432:	9a00      	ldr	r2, [sp, #0]
 8006434:	429a      	cmp	r2, r3
 8006436:	d1a5      	bne.n	8006384 <_dtoa_r+0xac4>
 8006438:	f10a 0a01 	add.w	sl, sl, #1
 800643c:	2331      	movs	r3, #49	; 0x31
 800643e:	e779      	b.n	8006334 <_dtoa_r+0xa74>
 8006440:	4b13      	ldr	r3, [pc, #76]	; (8006490 <_dtoa_r+0xbd0>)
 8006442:	f7ff baaf 	b.w	80059a4 <_dtoa_r+0xe4>
 8006446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006448:	2b00      	cmp	r3, #0
 800644a:	f47f aa86 	bne.w	800595a <_dtoa_r+0x9a>
 800644e:	4b11      	ldr	r3, [pc, #68]	; (8006494 <_dtoa_r+0xbd4>)
 8006450:	f7ff baa8 	b.w	80059a4 <_dtoa_r+0xe4>
 8006454:	f1b9 0f00 	cmp.w	r9, #0
 8006458:	dc03      	bgt.n	8006462 <_dtoa_r+0xba2>
 800645a:	9b05      	ldr	r3, [sp, #20]
 800645c:	2b02      	cmp	r3, #2
 800645e:	f73f aec9 	bgt.w	80061f4 <_dtoa_r+0x934>
 8006462:	9d00      	ldr	r5, [sp, #0]
 8006464:	4631      	mov	r1, r6
 8006466:	4658      	mov	r0, fp
 8006468:	f7ff f99e 	bl	80057a8 <quorem>
 800646c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006470:	f805 3b01 	strb.w	r3, [r5], #1
 8006474:	9a00      	ldr	r2, [sp, #0]
 8006476:	1aaa      	subs	r2, r5, r2
 8006478:	4591      	cmp	r9, r2
 800647a:	ddba      	ble.n	80063f2 <_dtoa_r+0xb32>
 800647c:	4659      	mov	r1, fp
 800647e:	2300      	movs	r3, #0
 8006480:	220a      	movs	r2, #10
 8006482:	4620      	mov	r0, r4
 8006484:	f000 f884 	bl	8006590 <__multadd>
 8006488:	4683      	mov	fp, r0
 800648a:	e7eb      	b.n	8006464 <_dtoa_r+0xba4>
 800648c:	08007d8f 	.word	0x08007d8f
 8006490:	08007ce8 	.word	0x08007ce8
 8006494:	08007d0c 	.word	0x08007d0c

08006498 <_localeconv_r>:
 8006498:	4800      	ldr	r0, [pc, #0]	; (800649c <_localeconv_r+0x4>)
 800649a:	4770      	bx	lr
 800649c:	20000160 	.word	0x20000160

080064a0 <malloc>:
 80064a0:	4b02      	ldr	r3, [pc, #8]	; (80064ac <malloc+0xc>)
 80064a2:	4601      	mov	r1, r0
 80064a4:	6818      	ldr	r0, [r3, #0]
 80064a6:	f000 bbef 	b.w	8006c88 <_malloc_r>
 80064aa:	bf00      	nop
 80064ac:	2000000c 	.word	0x2000000c

080064b0 <memcpy>:
 80064b0:	440a      	add	r2, r1
 80064b2:	4291      	cmp	r1, r2
 80064b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80064b8:	d100      	bne.n	80064bc <memcpy+0xc>
 80064ba:	4770      	bx	lr
 80064bc:	b510      	push	{r4, lr}
 80064be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064c6:	4291      	cmp	r1, r2
 80064c8:	d1f9      	bne.n	80064be <memcpy+0xe>
 80064ca:	bd10      	pop	{r4, pc}

080064cc <_Balloc>:
 80064cc:	b570      	push	{r4, r5, r6, lr}
 80064ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80064d0:	4604      	mov	r4, r0
 80064d2:	460d      	mov	r5, r1
 80064d4:	b976      	cbnz	r6, 80064f4 <_Balloc+0x28>
 80064d6:	2010      	movs	r0, #16
 80064d8:	f7ff ffe2 	bl	80064a0 <malloc>
 80064dc:	4602      	mov	r2, r0
 80064de:	6260      	str	r0, [r4, #36]	; 0x24
 80064e0:	b920      	cbnz	r0, 80064ec <_Balloc+0x20>
 80064e2:	4b18      	ldr	r3, [pc, #96]	; (8006544 <_Balloc+0x78>)
 80064e4:	4818      	ldr	r0, [pc, #96]	; (8006548 <_Balloc+0x7c>)
 80064e6:	2166      	movs	r1, #102	; 0x66
 80064e8:	f000 fd94 	bl	8007014 <__assert_func>
 80064ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064f0:	6006      	str	r6, [r0, #0]
 80064f2:	60c6      	str	r6, [r0, #12]
 80064f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80064f6:	68f3      	ldr	r3, [r6, #12]
 80064f8:	b183      	cbz	r3, 800651c <_Balloc+0x50>
 80064fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006502:	b9b8      	cbnz	r0, 8006534 <_Balloc+0x68>
 8006504:	2101      	movs	r1, #1
 8006506:	fa01 f605 	lsl.w	r6, r1, r5
 800650a:	1d72      	adds	r2, r6, #5
 800650c:	0092      	lsls	r2, r2, #2
 800650e:	4620      	mov	r0, r4
 8006510:	f000 fb5a 	bl	8006bc8 <_calloc_r>
 8006514:	b160      	cbz	r0, 8006530 <_Balloc+0x64>
 8006516:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800651a:	e00e      	b.n	800653a <_Balloc+0x6e>
 800651c:	2221      	movs	r2, #33	; 0x21
 800651e:	2104      	movs	r1, #4
 8006520:	4620      	mov	r0, r4
 8006522:	f000 fb51 	bl	8006bc8 <_calloc_r>
 8006526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006528:	60f0      	str	r0, [r6, #12]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e4      	bne.n	80064fa <_Balloc+0x2e>
 8006530:	2000      	movs	r0, #0
 8006532:	bd70      	pop	{r4, r5, r6, pc}
 8006534:	6802      	ldr	r2, [r0, #0]
 8006536:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800653a:	2300      	movs	r3, #0
 800653c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006540:	e7f7      	b.n	8006532 <_Balloc+0x66>
 8006542:	bf00      	nop
 8006544:	08007d19 	.word	0x08007d19
 8006548:	08007da0 	.word	0x08007da0

0800654c <_Bfree>:
 800654c:	b570      	push	{r4, r5, r6, lr}
 800654e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006550:	4605      	mov	r5, r0
 8006552:	460c      	mov	r4, r1
 8006554:	b976      	cbnz	r6, 8006574 <_Bfree+0x28>
 8006556:	2010      	movs	r0, #16
 8006558:	f7ff ffa2 	bl	80064a0 <malloc>
 800655c:	4602      	mov	r2, r0
 800655e:	6268      	str	r0, [r5, #36]	; 0x24
 8006560:	b920      	cbnz	r0, 800656c <_Bfree+0x20>
 8006562:	4b09      	ldr	r3, [pc, #36]	; (8006588 <_Bfree+0x3c>)
 8006564:	4809      	ldr	r0, [pc, #36]	; (800658c <_Bfree+0x40>)
 8006566:	218a      	movs	r1, #138	; 0x8a
 8006568:	f000 fd54 	bl	8007014 <__assert_func>
 800656c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006570:	6006      	str	r6, [r0, #0]
 8006572:	60c6      	str	r6, [r0, #12]
 8006574:	b13c      	cbz	r4, 8006586 <_Bfree+0x3a>
 8006576:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006578:	6862      	ldr	r2, [r4, #4]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006580:	6021      	str	r1, [r4, #0]
 8006582:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006586:	bd70      	pop	{r4, r5, r6, pc}
 8006588:	08007d19 	.word	0x08007d19
 800658c:	08007da0 	.word	0x08007da0

08006590 <__multadd>:
 8006590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006594:	690e      	ldr	r6, [r1, #16]
 8006596:	4607      	mov	r7, r0
 8006598:	4698      	mov	r8, r3
 800659a:	460c      	mov	r4, r1
 800659c:	f101 0014 	add.w	r0, r1, #20
 80065a0:	2300      	movs	r3, #0
 80065a2:	6805      	ldr	r5, [r0, #0]
 80065a4:	b2a9      	uxth	r1, r5
 80065a6:	fb02 8101 	mla	r1, r2, r1, r8
 80065aa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80065ae:	0c2d      	lsrs	r5, r5, #16
 80065b0:	fb02 c505 	mla	r5, r2, r5, ip
 80065b4:	b289      	uxth	r1, r1
 80065b6:	3301      	adds	r3, #1
 80065b8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80065bc:	429e      	cmp	r6, r3
 80065be:	f840 1b04 	str.w	r1, [r0], #4
 80065c2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80065c6:	dcec      	bgt.n	80065a2 <__multadd+0x12>
 80065c8:	f1b8 0f00 	cmp.w	r8, #0
 80065cc:	d022      	beq.n	8006614 <__multadd+0x84>
 80065ce:	68a3      	ldr	r3, [r4, #8]
 80065d0:	42b3      	cmp	r3, r6
 80065d2:	dc19      	bgt.n	8006608 <__multadd+0x78>
 80065d4:	6861      	ldr	r1, [r4, #4]
 80065d6:	4638      	mov	r0, r7
 80065d8:	3101      	adds	r1, #1
 80065da:	f7ff ff77 	bl	80064cc <_Balloc>
 80065de:	4605      	mov	r5, r0
 80065e0:	b928      	cbnz	r0, 80065ee <__multadd+0x5e>
 80065e2:	4602      	mov	r2, r0
 80065e4:	4b0d      	ldr	r3, [pc, #52]	; (800661c <__multadd+0x8c>)
 80065e6:	480e      	ldr	r0, [pc, #56]	; (8006620 <__multadd+0x90>)
 80065e8:	21b5      	movs	r1, #181	; 0xb5
 80065ea:	f000 fd13 	bl	8007014 <__assert_func>
 80065ee:	6922      	ldr	r2, [r4, #16]
 80065f0:	3202      	adds	r2, #2
 80065f2:	f104 010c 	add.w	r1, r4, #12
 80065f6:	0092      	lsls	r2, r2, #2
 80065f8:	300c      	adds	r0, #12
 80065fa:	f7ff ff59 	bl	80064b0 <memcpy>
 80065fe:	4621      	mov	r1, r4
 8006600:	4638      	mov	r0, r7
 8006602:	f7ff ffa3 	bl	800654c <_Bfree>
 8006606:	462c      	mov	r4, r5
 8006608:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800660c:	3601      	adds	r6, #1
 800660e:	f8c3 8014 	str.w	r8, [r3, #20]
 8006612:	6126      	str	r6, [r4, #16]
 8006614:	4620      	mov	r0, r4
 8006616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800661a:	bf00      	nop
 800661c:	08007d8f 	.word	0x08007d8f
 8006620:	08007da0 	.word	0x08007da0

08006624 <__hi0bits>:
 8006624:	0c03      	lsrs	r3, r0, #16
 8006626:	041b      	lsls	r3, r3, #16
 8006628:	b9d3      	cbnz	r3, 8006660 <__hi0bits+0x3c>
 800662a:	0400      	lsls	r0, r0, #16
 800662c:	2310      	movs	r3, #16
 800662e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006632:	bf04      	itt	eq
 8006634:	0200      	lsleq	r0, r0, #8
 8006636:	3308      	addeq	r3, #8
 8006638:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800663c:	bf04      	itt	eq
 800663e:	0100      	lsleq	r0, r0, #4
 8006640:	3304      	addeq	r3, #4
 8006642:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006646:	bf04      	itt	eq
 8006648:	0080      	lsleq	r0, r0, #2
 800664a:	3302      	addeq	r3, #2
 800664c:	2800      	cmp	r0, #0
 800664e:	db05      	blt.n	800665c <__hi0bits+0x38>
 8006650:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006654:	f103 0301 	add.w	r3, r3, #1
 8006658:	bf08      	it	eq
 800665a:	2320      	moveq	r3, #32
 800665c:	4618      	mov	r0, r3
 800665e:	4770      	bx	lr
 8006660:	2300      	movs	r3, #0
 8006662:	e7e4      	b.n	800662e <__hi0bits+0xa>

08006664 <__lo0bits>:
 8006664:	6803      	ldr	r3, [r0, #0]
 8006666:	f013 0207 	ands.w	r2, r3, #7
 800666a:	4601      	mov	r1, r0
 800666c:	d00b      	beq.n	8006686 <__lo0bits+0x22>
 800666e:	07da      	lsls	r2, r3, #31
 8006670:	d424      	bmi.n	80066bc <__lo0bits+0x58>
 8006672:	0798      	lsls	r0, r3, #30
 8006674:	bf49      	itett	mi
 8006676:	085b      	lsrmi	r3, r3, #1
 8006678:	089b      	lsrpl	r3, r3, #2
 800667a:	2001      	movmi	r0, #1
 800667c:	600b      	strmi	r3, [r1, #0]
 800667e:	bf5c      	itt	pl
 8006680:	600b      	strpl	r3, [r1, #0]
 8006682:	2002      	movpl	r0, #2
 8006684:	4770      	bx	lr
 8006686:	b298      	uxth	r0, r3
 8006688:	b9b0      	cbnz	r0, 80066b8 <__lo0bits+0x54>
 800668a:	0c1b      	lsrs	r3, r3, #16
 800668c:	2010      	movs	r0, #16
 800668e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006692:	bf04      	itt	eq
 8006694:	0a1b      	lsreq	r3, r3, #8
 8006696:	3008      	addeq	r0, #8
 8006698:	071a      	lsls	r2, r3, #28
 800669a:	bf04      	itt	eq
 800669c:	091b      	lsreq	r3, r3, #4
 800669e:	3004      	addeq	r0, #4
 80066a0:	079a      	lsls	r2, r3, #30
 80066a2:	bf04      	itt	eq
 80066a4:	089b      	lsreq	r3, r3, #2
 80066a6:	3002      	addeq	r0, #2
 80066a8:	07da      	lsls	r2, r3, #31
 80066aa:	d403      	bmi.n	80066b4 <__lo0bits+0x50>
 80066ac:	085b      	lsrs	r3, r3, #1
 80066ae:	f100 0001 	add.w	r0, r0, #1
 80066b2:	d005      	beq.n	80066c0 <__lo0bits+0x5c>
 80066b4:	600b      	str	r3, [r1, #0]
 80066b6:	4770      	bx	lr
 80066b8:	4610      	mov	r0, r2
 80066ba:	e7e8      	b.n	800668e <__lo0bits+0x2a>
 80066bc:	2000      	movs	r0, #0
 80066be:	4770      	bx	lr
 80066c0:	2020      	movs	r0, #32
 80066c2:	4770      	bx	lr

080066c4 <__i2b>:
 80066c4:	b510      	push	{r4, lr}
 80066c6:	460c      	mov	r4, r1
 80066c8:	2101      	movs	r1, #1
 80066ca:	f7ff feff 	bl	80064cc <_Balloc>
 80066ce:	4602      	mov	r2, r0
 80066d0:	b928      	cbnz	r0, 80066de <__i2b+0x1a>
 80066d2:	4b05      	ldr	r3, [pc, #20]	; (80066e8 <__i2b+0x24>)
 80066d4:	4805      	ldr	r0, [pc, #20]	; (80066ec <__i2b+0x28>)
 80066d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80066da:	f000 fc9b 	bl	8007014 <__assert_func>
 80066de:	2301      	movs	r3, #1
 80066e0:	6144      	str	r4, [r0, #20]
 80066e2:	6103      	str	r3, [r0, #16]
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	bf00      	nop
 80066e8:	08007d8f 	.word	0x08007d8f
 80066ec:	08007da0 	.word	0x08007da0

080066f0 <__multiply>:
 80066f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f4:	4614      	mov	r4, r2
 80066f6:	690a      	ldr	r2, [r1, #16]
 80066f8:	6923      	ldr	r3, [r4, #16]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	bfb8      	it	lt
 80066fe:	460b      	movlt	r3, r1
 8006700:	460d      	mov	r5, r1
 8006702:	bfbc      	itt	lt
 8006704:	4625      	movlt	r5, r4
 8006706:	461c      	movlt	r4, r3
 8006708:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800670c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006710:	68ab      	ldr	r3, [r5, #8]
 8006712:	6869      	ldr	r1, [r5, #4]
 8006714:	eb0a 0709 	add.w	r7, sl, r9
 8006718:	42bb      	cmp	r3, r7
 800671a:	b085      	sub	sp, #20
 800671c:	bfb8      	it	lt
 800671e:	3101      	addlt	r1, #1
 8006720:	f7ff fed4 	bl	80064cc <_Balloc>
 8006724:	b930      	cbnz	r0, 8006734 <__multiply+0x44>
 8006726:	4602      	mov	r2, r0
 8006728:	4b42      	ldr	r3, [pc, #264]	; (8006834 <__multiply+0x144>)
 800672a:	4843      	ldr	r0, [pc, #268]	; (8006838 <__multiply+0x148>)
 800672c:	f240 115d 	movw	r1, #349	; 0x15d
 8006730:	f000 fc70 	bl	8007014 <__assert_func>
 8006734:	f100 0614 	add.w	r6, r0, #20
 8006738:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800673c:	4633      	mov	r3, r6
 800673e:	2200      	movs	r2, #0
 8006740:	4543      	cmp	r3, r8
 8006742:	d31e      	bcc.n	8006782 <__multiply+0x92>
 8006744:	f105 0c14 	add.w	ip, r5, #20
 8006748:	f104 0314 	add.w	r3, r4, #20
 800674c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006750:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006754:	9202      	str	r2, [sp, #8]
 8006756:	ebac 0205 	sub.w	r2, ip, r5
 800675a:	3a15      	subs	r2, #21
 800675c:	f022 0203 	bic.w	r2, r2, #3
 8006760:	3204      	adds	r2, #4
 8006762:	f105 0115 	add.w	r1, r5, #21
 8006766:	458c      	cmp	ip, r1
 8006768:	bf38      	it	cc
 800676a:	2204      	movcc	r2, #4
 800676c:	9201      	str	r2, [sp, #4]
 800676e:	9a02      	ldr	r2, [sp, #8]
 8006770:	9303      	str	r3, [sp, #12]
 8006772:	429a      	cmp	r2, r3
 8006774:	d808      	bhi.n	8006788 <__multiply+0x98>
 8006776:	2f00      	cmp	r7, #0
 8006778:	dc55      	bgt.n	8006826 <__multiply+0x136>
 800677a:	6107      	str	r7, [r0, #16]
 800677c:	b005      	add	sp, #20
 800677e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006782:	f843 2b04 	str.w	r2, [r3], #4
 8006786:	e7db      	b.n	8006740 <__multiply+0x50>
 8006788:	f8b3 a000 	ldrh.w	sl, [r3]
 800678c:	f1ba 0f00 	cmp.w	sl, #0
 8006790:	d020      	beq.n	80067d4 <__multiply+0xe4>
 8006792:	f105 0e14 	add.w	lr, r5, #20
 8006796:	46b1      	mov	r9, r6
 8006798:	2200      	movs	r2, #0
 800679a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800679e:	f8d9 b000 	ldr.w	fp, [r9]
 80067a2:	b2a1      	uxth	r1, r4
 80067a4:	fa1f fb8b 	uxth.w	fp, fp
 80067a8:	fb0a b101 	mla	r1, sl, r1, fp
 80067ac:	4411      	add	r1, r2
 80067ae:	f8d9 2000 	ldr.w	r2, [r9]
 80067b2:	0c24      	lsrs	r4, r4, #16
 80067b4:	0c12      	lsrs	r2, r2, #16
 80067b6:	fb0a 2404 	mla	r4, sl, r4, r2
 80067ba:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80067be:	b289      	uxth	r1, r1
 80067c0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80067c4:	45f4      	cmp	ip, lr
 80067c6:	f849 1b04 	str.w	r1, [r9], #4
 80067ca:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80067ce:	d8e4      	bhi.n	800679a <__multiply+0xaa>
 80067d0:	9901      	ldr	r1, [sp, #4]
 80067d2:	5072      	str	r2, [r6, r1]
 80067d4:	9a03      	ldr	r2, [sp, #12]
 80067d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80067da:	3304      	adds	r3, #4
 80067dc:	f1b9 0f00 	cmp.w	r9, #0
 80067e0:	d01f      	beq.n	8006822 <__multiply+0x132>
 80067e2:	6834      	ldr	r4, [r6, #0]
 80067e4:	f105 0114 	add.w	r1, r5, #20
 80067e8:	46b6      	mov	lr, r6
 80067ea:	f04f 0a00 	mov.w	sl, #0
 80067ee:	880a      	ldrh	r2, [r1, #0]
 80067f0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80067f4:	fb09 b202 	mla	r2, r9, r2, fp
 80067f8:	4492      	add	sl, r2
 80067fa:	b2a4      	uxth	r4, r4
 80067fc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006800:	f84e 4b04 	str.w	r4, [lr], #4
 8006804:	f851 4b04 	ldr.w	r4, [r1], #4
 8006808:	f8be 2000 	ldrh.w	r2, [lr]
 800680c:	0c24      	lsrs	r4, r4, #16
 800680e:	fb09 2404 	mla	r4, r9, r4, r2
 8006812:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006816:	458c      	cmp	ip, r1
 8006818:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800681c:	d8e7      	bhi.n	80067ee <__multiply+0xfe>
 800681e:	9a01      	ldr	r2, [sp, #4]
 8006820:	50b4      	str	r4, [r6, r2]
 8006822:	3604      	adds	r6, #4
 8006824:	e7a3      	b.n	800676e <__multiply+0x7e>
 8006826:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1a5      	bne.n	800677a <__multiply+0x8a>
 800682e:	3f01      	subs	r7, #1
 8006830:	e7a1      	b.n	8006776 <__multiply+0x86>
 8006832:	bf00      	nop
 8006834:	08007d8f 	.word	0x08007d8f
 8006838:	08007da0 	.word	0x08007da0

0800683c <__pow5mult>:
 800683c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006840:	4615      	mov	r5, r2
 8006842:	f012 0203 	ands.w	r2, r2, #3
 8006846:	4606      	mov	r6, r0
 8006848:	460f      	mov	r7, r1
 800684a:	d007      	beq.n	800685c <__pow5mult+0x20>
 800684c:	4c25      	ldr	r4, [pc, #148]	; (80068e4 <__pow5mult+0xa8>)
 800684e:	3a01      	subs	r2, #1
 8006850:	2300      	movs	r3, #0
 8006852:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006856:	f7ff fe9b 	bl	8006590 <__multadd>
 800685a:	4607      	mov	r7, r0
 800685c:	10ad      	asrs	r5, r5, #2
 800685e:	d03d      	beq.n	80068dc <__pow5mult+0xa0>
 8006860:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006862:	b97c      	cbnz	r4, 8006884 <__pow5mult+0x48>
 8006864:	2010      	movs	r0, #16
 8006866:	f7ff fe1b 	bl	80064a0 <malloc>
 800686a:	4602      	mov	r2, r0
 800686c:	6270      	str	r0, [r6, #36]	; 0x24
 800686e:	b928      	cbnz	r0, 800687c <__pow5mult+0x40>
 8006870:	4b1d      	ldr	r3, [pc, #116]	; (80068e8 <__pow5mult+0xac>)
 8006872:	481e      	ldr	r0, [pc, #120]	; (80068ec <__pow5mult+0xb0>)
 8006874:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006878:	f000 fbcc 	bl	8007014 <__assert_func>
 800687c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006880:	6004      	str	r4, [r0, #0]
 8006882:	60c4      	str	r4, [r0, #12]
 8006884:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006888:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800688c:	b94c      	cbnz	r4, 80068a2 <__pow5mult+0x66>
 800688e:	f240 2171 	movw	r1, #625	; 0x271
 8006892:	4630      	mov	r0, r6
 8006894:	f7ff ff16 	bl	80066c4 <__i2b>
 8006898:	2300      	movs	r3, #0
 800689a:	f8c8 0008 	str.w	r0, [r8, #8]
 800689e:	4604      	mov	r4, r0
 80068a0:	6003      	str	r3, [r0, #0]
 80068a2:	f04f 0900 	mov.w	r9, #0
 80068a6:	07eb      	lsls	r3, r5, #31
 80068a8:	d50a      	bpl.n	80068c0 <__pow5mult+0x84>
 80068aa:	4639      	mov	r1, r7
 80068ac:	4622      	mov	r2, r4
 80068ae:	4630      	mov	r0, r6
 80068b0:	f7ff ff1e 	bl	80066f0 <__multiply>
 80068b4:	4639      	mov	r1, r7
 80068b6:	4680      	mov	r8, r0
 80068b8:	4630      	mov	r0, r6
 80068ba:	f7ff fe47 	bl	800654c <_Bfree>
 80068be:	4647      	mov	r7, r8
 80068c0:	106d      	asrs	r5, r5, #1
 80068c2:	d00b      	beq.n	80068dc <__pow5mult+0xa0>
 80068c4:	6820      	ldr	r0, [r4, #0]
 80068c6:	b938      	cbnz	r0, 80068d8 <__pow5mult+0x9c>
 80068c8:	4622      	mov	r2, r4
 80068ca:	4621      	mov	r1, r4
 80068cc:	4630      	mov	r0, r6
 80068ce:	f7ff ff0f 	bl	80066f0 <__multiply>
 80068d2:	6020      	str	r0, [r4, #0]
 80068d4:	f8c0 9000 	str.w	r9, [r0]
 80068d8:	4604      	mov	r4, r0
 80068da:	e7e4      	b.n	80068a6 <__pow5mult+0x6a>
 80068dc:	4638      	mov	r0, r7
 80068de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068e2:	bf00      	nop
 80068e4:	08007ef0 	.word	0x08007ef0
 80068e8:	08007d19 	.word	0x08007d19
 80068ec:	08007da0 	.word	0x08007da0

080068f0 <__lshift>:
 80068f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068f4:	460c      	mov	r4, r1
 80068f6:	6849      	ldr	r1, [r1, #4]
 80068f8:	6923      	ldr	r3, [r4, #16]
 80068fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068fe:	68a3      	ldr	r3, [r4, #8]
 8006900:	4607      	mov	r7, r0
 8006902:	4691      	mov	r9, r2
 8006904:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006908:	f108 0601 	add.w	r6, r8, #1
 800690c:	42b3      	cmp	r3, r6
 800690e:	db0b      	blt.n	8006928 <__lshift+0x38>
 8006910:	4638      	mov	r0, r7
 8006912:	f7ff fddb 	bl	80064cc <_Balloc>
 8006916:	4605      	mov	r5, r0
 8006918:	b948      	cbnz	r0, 800692e <__lshift+0x3e>
 800691a:	4602      	mov	r2, r0
 800691c:	4b28      	ldr	r3, [pc, #160]	; (80069c0 <__lshift+0xd0>)
 800691e:	4829      	ldr	r0, [pc, #164]	; (80069c4 <__lshift+0xd4>)
 8006920:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006924:	f000 fb76 	bl	8007014 <__assert_func>
 8006928:	3101      	adds	r1, #1
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	e7ee      	b.n	800690c <__lshift+0x1c>
 800692e:	2300      	movs	r3, #0
 8006930:	f100 0114 	add.w	r1, r0, #20
 8006934:	f100 0210 	add.w	r2, r0, #16
 8006938:	4618      	mov	r0, r3
 800693a:	4553      	cmp	r3, sl
 800693c:	db33      	blt.n	80069a6 <__lshift+0xb6>
 800693e:	6920      	ldr	r0, [r4, #16]
 8006940:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006944:	f104 0314 	add.w	r3, r4, #20
 8006948:	f019 091f 	ands.w	r9, r9, #31
 800694c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006950:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006954:	d02b      	beq.n	80069ae <__lshift+0xbe>
 8006956:	f1c9 0e20 	rsb	lr, r9, #32
 800695a:	468a      	mov	sl, r1
 800695c:	2200      	movs	r2, #0
 800695e:	6818      	ldr	r0, [r3, #0]
 8006960:	fa00 f009 	lsl.w	r0, r0, r9
 8006964:	4302      	orrs	r2, r0
 8006966:	f84a 2b04 	str.w	r2, [sl], #4
 800696a:	f853 2b04 	ldr.w	r2, [r3], #4
 800696e:	459c      	cmp	ip, r3
 8006970:	fa22 f20e 	lsr.w	r2, r2, lr
 8006974:	d8f3      	bhi.n	800695e <__lshift+0x6e>
 8006976:	ebac 0304 	sub.w	r3, ip, r4
 800697a:	3b15      	subs	r3, #21
 800697c:	f023 0303 	bic.w	r3, r3, #3
 8006980:	3304      	adds	r3, #4
 8006982:	f104 0015 	add.w	r0, r4, #21
 8006986:	4584      	cmp	ip, r0
 8006988:	bf38      	it	cc
 800698a:	2304      	movcc	r3, #4
 800698c:	50ca      	str	r2, [r1, r3]
 800698e:	b10a      	cbz	r2, 8006994 <__lshift+0xa4>
 8006990:	f108 0602 	add.w	r6, r8, #2
 8006994:	3e01      	subs	r6, #1
 8006996:	4638      	mov	r0, r7
 8006998:	612e      	str	r6, [r5, #16]
 800699a:	4621      	mov	r1, r4
 800699c:	f7ff fdd6 	bl	800654c <_Bfree>
 80069a0:	4628      	mov	r0, r5
 80069a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80069aa:	3301      	adds	r3, #1
 80069ac:	e7c5      	b.n	800693a <__lshift+0x4a>
 80069ae:	3904      	subs	r1, #4
 80069b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80069b8:	459c      	cmp	ip, r3
 80069ba:	d8f9      	bhi.n	80069b0 <__lshift+0xc0>
 80069bc:	e7ea      	b.n	8006994 <__lshift+0xa4>
 80069be:	bf00      	nop
 80069c0:	08007d8f 	.word	0x08007d8f
 80069c4:	08007da0 	.word	0x08007da0

080069c8 <__mcmp>:
 80069c8:	b530      	push	{r4, r5, lr}
 80069ca:	6902      	ldr	r2, [r0, #16]
 80069cc:	690c      	ldr	r4, [r1, #16]
 80069ce:	1b12      	subs	r2, r2, r4
 80069d0:	d10e      	bne.n	80069f0 <__mcmp+0x28>
 80069d2:	f100 0314 	add.w	r3, r0, #20
 80069d6:	3114      	adds	r1, #20
 80069d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80069dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80069e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80069e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80069e8:	42a5      	cmp	r5, r4
 80069ea:	d003      	beq.n	80069f4 <__mcmp+0x2c>
 80069ec:	d305      	bcc.n	80069fa <__mcmp+0x32>
 80069ee:	2201      	movs	r2, #1
 80069f0:	4610      	mov	r0, r2
 80069f2:	bd30      	pop	{r4, r5, pc}
 80069f4:	4283      	cmp	r3, r0
 80069f6:	d3f3      	bcc.n	80069e0 <__mcmp+0x18>
 80069f8:	e7fa      	b.n	80069f0 <__mcmp+0x28>
 80069fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069fe:	e7f7      	b.n	80069f0 <__mcmp+0x28>

08006a00 <__mdiff>:
 8006a00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a04:	460c      	mov	r4, r1
 8006a06:	4606      	mov	r6, r0
 8006a08:	4611      	mov	r1, r2
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	4617      	mov	r7, r2
 8006a0e:	f7ff ffdb 	bl	80069c8 <__mcmp>
 8006a12:	1e05      	subs	r5, r0, #0
 8006a14:	d110      	bne.n	8006a38 <__mdiff+0x38>
 8006a16:	4629      	mov	r1, r5
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f7ff fd57 	bl	80064cc <_Balloc>
 8006a1e:	b930      	cbnz	r0, 8006a2e <__mdiff+0x2e>
 8006a20:	4b39      	ldr	r3, [pc, #228]	; (8006b08 <__mdiff+0x108>)
 8006a22:	4602      	mov	r2, r0
 8006a24:	f240 2132 	movw	r1, #562	; 0x232
 8006a28:	4838      	ldr	r0, [pc, #224]	; (8006b0c <__mdiff+0x10c>)
 8006a2a:	f000 faf3 	bl	8007014 <__assert_func>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006a34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a38:	bfa4      	itt	ge
 8006a3a:	463b      	movge	r3, r7
 8006a3c:	4627      	movge	r7, r4
 8006a3e:	4630      	mov	r0, r6
 8006a40:	6879      	ldr	r1, [r7, #4]
 8006a42:	bfa6      	itte	ge
 8006a44:	461c      	movge	r4, r3
 8006a46:	2500      	movge	r5, #0
 8006a48:	2501      	movlt	r5, #1
 8006a4a:	f7ff fd3f 	bl	80064cc <_Balloc>
 8006a4e:	b920      	cbnz	r0, 8006a5a <__mdiff+0x5a>
 8006a50:	4b2d      	ldr	r3, [pc, #180]	; (8006b08 <__mdiff+0x108>)
 8006a52:	4602      	mov	r2, r0
 8006a54:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006a58:	e7e6      	b.n	8006a28 <__mdiff+0x28>
 8006a5a:	693e      	ldr	r6, [r7, #16]
 8006a5c:	60c5      	str	r5, [r0, #12]
 8006a5e:	6925      	ldr	r5, [r4, #16]
 8006a60:	f107 0114 	add.w	r1, r7, #20
 8006a64:	f104 0914 	add.w	r9, r4, #20
 8006a68:	f100 0e14 	add.w	lr, r0, #20
 8006a6c:	f107 0210 	add.w	r2, r7, #16
 8006a70:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006a74:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006a78:	46f2      	mov	sl, lr
 8006a7a:	2700      	movs	r7, #0
 8006a7c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006a80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006a84:	fa1f f883 	uxth.w	r8, r3
 8006a88:	fa17 f78b 	uxtah	r7, r7, fp
 8006a8c:	0c1b      	lsrs	r3, r3, #16
 8006a8e:	eba7 0808 	sub.w	r8, r7, r8
 8006a92:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006a96:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006a9a:	fa1f f888 	uxth.w	r8, r8
 8006a9e:	141f      	asrs	r7, r3, #16
 8006aa0:	454d      	cmp	r5, r9
 8006aa2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006aa6:	f84a 3b04 	str.w	r3, [sl], #4
 8006aaa:	d8e7      	bhi.n	8006a7c <__mdiff+0x7c>
 8006aac:	1b2b      	subs	r3, r5, r4
 8006aae:	3b15      	subs	r3, #21
 8006ab0:	f023 0303 	bic.w	r3, r3, #3
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	3415      	adds	r4, #21
 8006ab8:	42a5      	cmp	r5, r4
 8006aba:	bf38      	it	cc
 8006abc:	2304      	movcc	r3, #4
 8006abe:	4419      	add	r1, r3
 8006ac0:	4473      	add	r3, lr
 8006ac2:	469e      	mov	lr, r3
 8006ac4:	460d      	mov	r5, r1
 8006ac6:	4565      	cmp	r5, ip
 8006ac8:	d30e      	bcc.n	8006ae8 <__mdiff+0xe8>
 8006aca:	f10c 0203 	add.w	r2, ip, #3
 8006ace:	1a52      	subs	r2, r2, r1
 8006ad0:	f022 0203 	bic.w	r2, r2, #3
 8006ad4:	3903      	subs	r1, #3
 8006ad6:	458c      	cmp	ip, r1
 8006ad8:	bf38      	it	cc
 8006ada:	2200      	movcc	r2, #0
 8006adc:	441a      	add	r2, r3
 8006ade:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006ae2:	b17b      	cbz	r3, 8006b04 <__mdiff+0x104>
 8006ae4:	6106      	str	r6, [r0, #16]
 8006ae6:	e7a5      	b.n	8006a34 <__mdiff+0x34>
 8006ae8:	f855 8b04 	ldr.w	r8, [r5], #4
 8006aec:	fa17 f488 	uxtah	r4, r7, r8
 8006af0:	1422      	asrs	r2, r4, #16
 8006af2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006af6:	b2a4      	uxth	r4, r4
 8006af8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006afc:	f84e 4b04 	str.w	r4, [lr], #4
 8006b00:	1417      	asrs	r7, r2, #16
 8006b02:	e7e0      	b.n	8006ac6 <__mdiff+0xc6>
 8006b04:	3e01      	subs	r6, #1
 8006b06:	e7ea      	b.n	8006ade <__mdiff+0xde>
 8006b08:	08007d8f 	.word	0x08007d8f
 8006b0c:	08007da0 	.word	0x08007da0

08006b10 <__d2b>:
 8006b10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b14:	4689      	mov	r9, r1
 8006b16:	2101      	movs	r1, #1
 8006b18:	ec57 6b10 	vmov	r6, r7, d0
 8006b1c:	4690      	mov	r8, r2
 8006b1e:	f7ff fcd5 	bl	80064cc <_Balloc>
 8006b22:	4604      	mov	r4, r0
 8006b24:	b930      	cbnz	r0, 8006b34 <__d2b+0x24>
 8006b26:	4602      	mov	r2, r0
 8006b28:	4b25      	ldr	r3, [pc, #148]	; (8006bc0 <__d2b+0xb0>)
 8006b2a:	4826      	ldr	r0, [pc, #152]	; (8006bc4 <__d2b+0xb4>)
 8006b2c:	f240 310a 	movw	r1, #778	; 0x30a
 8006b30:	f000 fa70 	bl	8007014 <__assert_func>
 8006b34:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006b38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b3c:	bb35      	cbnz	r5, 8006b8c <__d2b+0x7c>
 8006b3e:	2e00      	cmp	r6, #0
 8006b40:	9301      	str	r3, [sp, #4]
 8006b42:	d028      	beq.n	8006b96 <__d2b+0x86>
 8006b44:	4668      	mov	r0, sp
 8006b46:	9600      	str	r6, [sp, #0]
 8006b48:	f7ff fd8c 	bl	8006664 <__lo0bits>
 8006b4c:	9900      	ldr	r1, [sp, #0]
 8006b4e:	b300      	cbz	r0, 8006b92 <__d2b+0x82>
 8006b50:	9a01      	ldr	r2, [sp, #4]
 8006b52:	f1c0 0320 	rsb	r3, r0, #32
 8006b56:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5a:	430b      	orrs	r3, r1
 8006b5c:	40c2      	lsrs	r2, r0
 8006b5e:	6163      	str	r3, [r4, #20]
 8006b60:	9201      	str	r2, [sp, #4]
 8006b62:	9b01      	ldr	r3, [sp, #4]
 8006b64:	61a3      	str	r3, [r4, #24]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	bf14      	ite	ne
 8006b6a:	2202      	movne	r2, #2
 8006b6c:	2201      	moveq	r2, #1
 8006b6e:	6122      	str	r2, [r4, #16]
 8006b70:	b1d5      	cbz	r5, 8006ba8 <__d2b+0x98>
 8006b72:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006b76:	4405      	add	r5, r0
 8006b78:	f8c9 5000 	str.w	r5, [r9]
 8006b7c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b80:	f8c8 0000 	str.w	r0, [r8]
 8006b84:	4620      	mov	r0, r4
 8006b86:	b003      	add	sp, #12
 8006b88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b90:	e7d5      	b.n	8006b3e <__d2b+0x2e>
 8006b92:	6161      	str	r1, [r4, #20]
 8006b94:	e7e5      	b.n	8006b62 <__d2b+0x52>
 8006b96:	a801      	add	r0, sp, #4
 8006b98:	f7ff fd64 	bl	8006664 <__lo0bits>
 8006b9c:	9b01      	ldr	r3, [sp, #4]
 8006b9e:	6163      	str	r3, [r4, #20]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	6122      	str	r2, [r4, #16]
 8006ba4:	3020      	adds	r0, #32
 8006ba6:	e7e3      	b.n	8006b70 <__d2b+0x60>
 8006ba8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006bac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006bb0:	f8c9 0000 	str.w	r0, [r9]
 8006bb4:	6918      	ldr	r0, [r3, #16]
 8006bb6:	f7ff fd35 	bl	8006624 <__hi0bits>
 8006bba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006bbe:	e7df      	b.n	8006b80 <__d2b+0x70>
 8006bc0:	08007d8f 	.word	0x08007d8f
 8006bc4:	08007da0 	.word	0x08007da0

08006bc8 <_calloc_r>:
 8006bc8:	b513      	push	{r0, r1, r4, lr}
 8006bca:	434a      	muls	r2, r1
 8006bcc:	4611      	mov	r1, r2
 8006bce:	9201      	str	r2, [sp, #4]
 8006bd0:	f000 f85a 	bl	8006c88 <_malloc_r>
 8006bd4:	4604      	mov	r4, r0
 8006bd6:	b118      	cbz	r0, 8006be0 <_calloc_r+0x18>
 8006bd8:	9a01      	ldr	r2, [sp, #4]
 8006bda:	2100      	movs	r1, #0
 8006bdc:	f7fe f952 	bl	8004e84 <memset>
 8006be0:	4620      	mov	r0, r4
 8006be2:	b002      	add	sp, #8
 8006be4:	bd10      	pop	{r4, pc}
	...

08006be8 <_free_r>:
 8006be8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bea:	2900      	cmp	r1, #0
 8006bec:	d048      	beq.n	8006c80 <_free_r+0x98>
 8006bee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bf2:	9001      	str	r0, [sp, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f1a1 0404 	sub.w	r4, r1, #4
 8006bfa:	bfb8      	it	lt
 8006bfc:	18e4      	addlt	r4, r4, r3
 8006bfe:	f000 fa65 	bl	80070cc <__malloc_lock>
 8006c02:	4a20      	ldr	r2, [pc, #128]	; (8006c84 <_free_r+0x9c>)
 8006c04:	9801      	ldr	r0, [sp, #4]
 8006c06:	6813      	ldr	r3, [r2, #0]
 8006c08:	4615      	mov	r5, r2
 8006c0a:	b933      	cbnz	r3, 8006c1a <_free_r+0x32>
 8006c0c:	6063      	str	r3, [r4, #4]
 8006c0e:	6014      	str	r4, [r2, #0]
 8006c10:	b003      	add	sp, #12
 8006c12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c16:	f000 ba5f 	b.w	80070d8 <__malloc_unlock>
 8006c1a:	42a3      	cmp	r3, r4
 8006c1c:	d90b      	bls.n	8006c36 <_free_r+0x4e>
 8006c1e:	6821      	ldr	r1, [r4, #0]
 8006c20:	1862      	adds	r2, r4, r1
 8006c22:	4293      	cmp	r3, r2
 8006c24:	bf04      	itt	eq
 8006c26:	681a      	ldreq	r2, [r3, #0]
 8006c28:	685b      	ldreq	r3, [r3, #4]
 8006c2a:	6063      	str	r3, [r4, #4]
 8006c2c:	bf04      	itt	eq
 8006c2e:	1852      	addeq	r2, r2, r1
 8006c30:	6022      	streq	r2, [r4, #0]
 8006c32:	602c      	str	r4, [r5, #0]
 8006c34:	e7ec      	b.n	8006c10 <_free_r+0x28>
 8006c36:	461a      	mov	r2, r3
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	b10b      	cbz	r3, 8006c40 <_free_r+0x58>
 8006c3c:	42a3      	cmp	r3, r4
 8006c3e:	d9fa      	bls.n	8006c36 <_free_r+0x4e>
 8006c40:	6811      	ldr	r1, [r2, #0]
 8006c42:	1855      	adds	r5, r2, r1
 8006c44:	42a5      	cmp	r5, r4
 8006c46:	d10b      	bne.n	8006c60 <_free_r+0x78>
 8006c48:	6824      	ldr	r4, [r4, #0]
 8006c4a:	4421      	add	r1, r4
 8006c4c:	1854      	adds	r4, r2, r1
 8006c4e:	42a3      	cmp	r3, r4
 8006c50:	6011      	str	r1, [r2, #0]
 8006c52:	d1dd      	bne.n	8006c10 <_free_r+0x28>
 8006c54:	681c      	ldr	r4, [r3, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	6053      	str	r3, [r2, #4]
 8006c5a:	4421      	add	r1, r4
 8006c5c:	6011      	str	r1, [r2, #0]
 8006c5e:	e7d7      	b.n	8006c10 <_free_r+0x28>
 8006c60:	d902      	bls.n	8006c68 <_free_r+0x80>
 8006c62:	230c      	movs	r3, #12
 8006c64:	6003      	str	r3, [r0, #0]
 8006c66:	e7d3      	b.n	8006c10 <_free_r+0x28>
 8006c68:	6825      	ldr	r5, [r4, #0]
 8006c6a:	1961      	adds	r1, r4, r5
 8006c6c:	428b      	cmp	r3, r1
 8006c6e:	bf04      	itt	eq
 8006c70:	6819      	ldreq	r1, [r3, #0]
 8006c72:	685b      	ldreq	r3, [r3, #4]
 8006c74:	6063      	str	r3, [r4, #4]
 8006c76:	bf04      	itt	eq
 8006c78:	1949      	addeq	r1, r1, r5
 8006c7a:	6021      	streq	r1, [r4, #0]
 8006c7c:	6054      	str	r4, [r2, #4]
 8006c7e:	e7c7      	b.n	8006c10 <_free_r+0x28>
 8006c80:	b003      	add	sp, #12
 8006c82:	bd30      	pop	{r4, r5, pc}
 8006c84:	200001fc 	.word	0x200001fc

08006c88 <_malloc_r>:
 8006c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8a:	1ccd      	adds	r5, r1, #3
 8006c8c:	f025 0503 	bic.w	r5, r5, #3
 8006c90:	3508      	adds	r5, #8
 8006c92:	2d0c      	cmp	r5, #12
 8006c94:	bf38      	it	cc
 8006c96:	250c      	movcc	r5, #12
 8006c98:	2d00      	cmp	r5, #0
 8006c9a:	4606      	mov	r6, r0
 8006c9c:	db01      	blt.n	8006ca2 <_malloc_r+0x1a>
 8006c9e:	42a9      	cmp	r1, r5
 8006ca0:	d903      	bls.n	8006caa <_malloc_r+0x22>
 8006ca2:	230c      	movs	r3, #12
 8006ca4:	6033      	str	r3, [r6, #0]
 8006ca6:	2000      	movs	r0, #0
 8006ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006caa:	f000 fa0f 	bl	80070cc <__malloc_lock>
 8006cae:	4921      	ldr	r1, [pc, #132]	; (8006d34 <_malloc_r+0xac>)
 8006cb0:	680a      	ldr	r2, [r1, #0]
 8006cb2:	4614      	mov	r4, r2
 8006cb4:	b99c      	cbnz	r4, 8006cde <_malloc_r+0x56>
 8006cb6:	4f20      	ldr	r7, [pc, #128]	; (8006d38 <_malloc_r+0xb0>)
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	b923      	cbnz	r3, 8006cc6 <_malloc_r+0x3e>
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	f000 f998 	bl	8006ff4 <_sbrk_r>
 8006cc4:	6038      	str	r0, [r7, #0]
 8006cc6:	4629      	mov	r1, r5
 8006cc8:	4630      	mov	r0, r6
 8006cca:	f000 f993 	bl	8006ff4 <_sbrk_r>
 8006cce:	1c43      	adds	r3, r0, #1
 8006cd0:	d123      	bne.n	8006d1a <_malloc_r+0x92>
 8006cd2:	230c      	movs	r3, #12
 8006cd4:	6033      	str	r3, [r6, #0]
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f000 f9fe 	bl	80070d8 <__malloc_unlock>
 8006cdc:	e7e3      	b.n	8006ca6 <_malloc_r+0x1e>
 8006cde:	6823      	ldr	r3, [r4, #0]
 8006ce0:	1b5b      	subs	r3, r3, r5
 8006ce2:	d417      	bmi.n	8006d14 <_malloc_r+0x8c>
 8006ce4:	2b0b      	cmp	r3, #11
 8006ce6:	d903      	bls.n	8006cf0 <_malloc_r+0x68>
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	441c      	add	r4, r3
 8006cec:	6025      	str	r5, [r4, #0]
 8006cee:	e004      	b.n	8006cfa <_malloc_r+0x72>
 8006cf0:	6863      	ldr	r3, [r4, #4]
 8006cf2:	42a2      	cmp	r2, r4
 8006cf4:	bf0c      	ite	eq
 8006cf6:	600b      	streq	r3, [r1, #0]
 8006cf8:	6053      	strne	r3, [r2, #4]
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	f000 f9ec 	bl	80070d8 <__malloc_unlock>
 8006d00:	f104 000b 	add.w	r0, r4, #11
 8006d04:	1d23      	adds	r3, r4, #4
 8006d06:	f020 0007 	bic.w	r0, r0, #7
 8006d0a:	1ac2      	subs	r2, r0, r3
 8006d0c:	d0cc      	beq.n	8006ca8 <_malloc_r+0x20>
 8006d0e:	1a1b      	subs	r3, r3, r0
 8006d10:	50a3      	str	r3, [r4, r2]
 8006d12:	e7c9      	b.n	8006ca8 <_malloc_r+0x20>
 8006d14:	4622      	mov	r2, r4
 8006d16:	6864      	ldr	r4, [r4, #4]
 8006d18:	e7cc      	b.n	8006cb4 <_malloc_r+0x2c>
 8006d1a:	1cc4      	adds	r4, r0, #3
 8006d1c:	f024 0403 	bic.w	r4, r4, #3
 8006d20:	42a0      	cmp	r0, r4
 8006d22:	d0e3      	beq.n	8006cec <_malloc_r+0x64>
 8006d24:	1a21      	subs	r1, r4, r0
 8006d26:	4630      	mov	r0, r6
 8006d28:	f000 f964 	bl	8006ff4 <_sbrk_r>
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	d1dd      	bne.n	8006cec <_malloc_r+0x64>
 8006d30:	e7cf      	b.n	8006cd2 <_malloc_r+0x4a>
 8006d32:	bf00      	nop
 8006d34:	200001fc 	.word	0x200001fc
 8006d38:	20000200 	.word	0x20000200

08006d3c <__ssputs_r>:
 8006d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d40:	688e      	ldr	r6, [r1, #8]
 8006d42:	429e      	cmp	r6, r3
 8006d44:	4682      	mov	sl, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	4690      	mov	r8, r2
 8006d4a:	461f      	mov	r7, r3
 8006d4c:	d838      	bhi.n	8006dc0 <__ssputs_r+0x84>
 8006d4e:	898a      	ldrh	r2, [r1, #12]
 8006d50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d54:	d032      	beq.n	8006dbc <__ssputs_r+0x80>
 8006d56:	6825      	ldr	r5, [r4, #0]
 8006d58:	6909      	ldr	r1, [r1, #16]
 8006d5a:	eba5 0901 	sub.w	r9, r5, r1
 8006d5e:	6965      	ldr	r5, [r4, #20]
 8006d60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d68:	3301      	adds	r3, #1
 8006d6a:	444b      	add	r3, r9
 8006d6c:	106d      	asrs	r5, r5, #1
 8006d6e:	429d      	cmp	r5, r3
 8006d70:	bf38      	it	cc
 8006d72:	461d      	movcc	r5, r3
 8006d74:	0553      	lsls	r3, r2, #21
 8006d76:	d531      	bpl.n	8006ddc <__ssputs_r+0xa0>
 8006d78:	4629      	mov	r1, r5
 8006d7a:	f7ff ff85 	bl	8006c88 <_malloc_r>
 8006d7e:	4606      	mov	r6, r0
 8006d80:	b950      	cbnz	r0, 8006d98 <__ssputs_r+0x5c>
 8006d82:	230c      	movs	r3, #12
 8006d84:	f8ca 3000 	str.w	r3, [sl]
 8006d88:	89a3      	ldrh	r3, [r4, #12]
 8006d8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d8e:	81a3      	strh	r3, [r4, #12]
 8006d90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d98:	6921      	ldr	r1, [r4, #16]
 8006d9a:	464a      	mov	r2, r9
 8006d9c:	f7ff fb88 	bl	80064b0 <memcpy>
 8006da0:	89a3      	ldrh	r3, [r4, #12]
 8006da2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006daa:	81a3      	strh	r3, [r4, #12]
 8006dac:	6126      	str	r6, [r4, #16]
 8006dae:	6165      	str	r5, [r4, #20]
 8006db0:	444e      	add	r6, r9
 8006db2:	eba5 0509 	sub.w	r5, r5, r9
 8006db6:	6026      	str	r6, [r4, #0]
 8006db8:	60a5      	str	r5, [r4, #8]
 8006dba:	463e      	mov	r6, r7
 8006dbc:	42be      	cmp	r6, r7
 8006dbe:	d900      	bls.n	8006dc2 <__ssputs_r+0x86>
 8006dc0:	463e      	mov	r6, r7
 8006dc2:	4632      	mov	r2, r6
 8006dc4:	6820      	ldr	r0, [r4, #0]
 8006dc6:	4641      	mov	r1, r8
 8006dc8:	f000 f966 	bl	8007098 <memmove>
 8006dcc:	68a3      	ldr	r3, [r4, #8]
 8006dce:	6822      	ldr	r2, [r4, #0]
 8006dd0:	1b9b      	subs	r3, r3, r6
 8006dd2:	4432      	add	r2, r6
 8006dd4:	60a3      	str	r3, [r4, #8]
 8006dd6:	6022      	str	r2, [r4, #0]
 8006dd8:	2000      	movs	r0, #0
 8006dda:	e7db      	b.n	8006d94 <__ssputs_r+0x58>
 8006ddc:	462a      	mov	r2, r5
 8006dde:	f000 f981 	bl	80070e4 <_realloc_r>
 8006de2:	4606      	mov	r6, r0
 8006de4:	2800      	cmp	r0, #0
 8006de6:	d1e1      	bne.n	8006dac <__ssputs_r+0x70>
 8006de8:	6921      	ldr	r1, [r4, #16]
 8006dea:	4650      	mov	r0, sl
 8006dec:	f7ff fefc 	bl	8006be8 <_free_r>
 8006df0:	e7c7      	b.n	8006d82 <__ssputs_r+0x46>
	...

08006df4 <_svfiprintf_r>:
 8006df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df8:	4698      	mov	r8, r3
 8006dfa:	898b      	ldrh	r3, [r1, #12]
 8006dfc:	061b      	lsls	r3, r3, #24
 8006dfe:	b09d      	sub	sp, #116	; 0x74
 8006e00:	4607      	mov	r7, r0
 8006e02:	460d      	mov	r5, r1
 8006e04:	4614      	mov	r4, r2
 8006e06:	d50e      	bpl.n	8006e26 <_svfiprintf_r+0x32>
 8006e08:	690b      	ldr	r3, [r1, #16]
 8006e0a:	b963      	cbnz	r3, 8006e26 <_svfiprintf_r+0x32>
 8006e0c:	2140      	movs	r1, #64	; 0x40
 8006e0e:	f7ff ff3b 	bl	8006c88 <_malloc_r>
 8006e12:	6028      	str	r0, [r5, #0]
 8006e14:	6128      	str	r0, [r5, #16]
 8006e16:	b920      	cbnz	r0, 8006e22 <_svfiprintf_r+0x2e>
 8006e18:	230c      	movs	r3, #12
 8006e1a:	603b      	str	r3, [r7, #0]
 8006e1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e20:	e0d1      	b.n	8006fc6 <_svfiprintf_r+0x1d2>
 8006e22:	2340      	movs	r3, #64	; 0x40
 8006e24:	616b      	str	r3, [r5, #20]
 8006e26:	2300      	movs	r3, #0
 8006e28:	9309      	str	r3, [sp, #36]	; 0x24
 8006e2a:	2320      	movs	r3, #32
 8006e2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e30:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e34:	2330      	movs	r3, #48	; 0x30
 8006e36:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006fe0 <_svfiprintf_r+0x1ec>
 8006e3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e3e:	f04f 0901 	mov.w	r9, #1
 8006e42:	4623      	mov	r3, r4
 8006e44:	469a      	mov	sl, r3
 8006e46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e4a:	b10a      	cbz	r2, 8006e50 <_svfiprintf_r+0x5c>
 8006e4c:	2a25      	cmp	r2, #37	; 0x25
 8006e4e:	d1f9      	bne.n	8006e44 <_svfiprintf_r+0x50>
 8006e50:	ebba 0b04 	subs.w	fp, sl, r4
 8006e54:	d00b      	beq.n	8006e6e <_svfiprintf_r+0x7a>
 8006e56:	465b      	mov	r3, fp
 8006e58:	4622      	mov	r2, r4
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4638      	mov	r0, r7
 8006e5e:	f7ff ff6d 	bl	8006d3c <__ssputs_r>
 8006e62:	3001      	adds	r0, #1
 8006e64:	f000 80aa 	beq.w	8006fbc <_svfiprintf_r+0x1c8>
 8006e68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e6a:	445a      	add	r2, fp
 8006e6c:	9209      	str	r2, [sp, #36]	; 0x24
 8006e6e:	f89a 3000 	ldrb.w	r3, [sl]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f000 80a2 	beq.w	8006fbc <_svfiprintf_r+0x1c8>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e82:	f10a 0a01 	add.w	sl, sl, #1
 8006e86:	9304      	str	r3, [sp, #16]
 8006e88:	9307      	str	r3, [sp, #28]
 8006e8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e8e:	931a      	str	r3, [sp, #104]	; 0x68
 8006e90:	4654      	mov	r4, sl
 8006e92:	2205      	movs	r2, #5
 8006e94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e98:	4851      	ldr	r0, [pc, #324]	; (8006fe0 <_svfiprintf_r+0x1ec>)
 8006e9a:	f7f9 f9c1 	bl	8000220 <memchr>
 8006e9e:	9a04      	ldr	r2, [sp, #16]
 8006ea0:	b9d8      	cbnz	r0, 8006eda <_svfiprintf_r+0xe6>
 8006ea2:	06d0      	lsls	r0, r2, #27
 8006ea4:	bf44      	itt	mi
 8006ea6:	2320      	movmi	r3, #32
 8006ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006eac:	0711      	lsls	r1, r2, #28
 8006eae:	bf44      	itt	mi
 8006eb0:	232b      	movmi	r3, #43	; 0x2b
 8006eb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006eb6:	f89a 3000 	ldrb.w	r3, [sl]
 8006eba:	2b2a      	cmp	r3, #42	; 0x2a
 8006ebc:	d015      	beq.n	8006eea <_svfiprintf_r+0xf6>
 8006ebe:	9a07      	ldr	r2, [sp, #28]
 8006ec0:	4654      	mov	r4, sl
 8006ec2:	2000      	movs	r0, #0
 8006ec4:	f04f 0c0a 	mov.w	ip, #10
 8006ec8:	4621      	mov	r1, r4
 8006eca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ece:	3b30      	subs	r3, #48	; 0x30
 8006ed0:	2b09      	cmp	r3, #9
 8006ed2:	d94e      	bls.n	8006f72 <_svfiprintf_r+0x17e>
 8006ed4:	b1b0      	cbz	r0, 8006f04 <_svfiprintf_r+0x110>
 8006ed6:	9207      	str	r2, [sp, #28]
 8006ed8:	e014      	b.n	8006f04 <_svfiprintf_r+0x110>
 8006eda:	eba0 0308 	sub.w	r3, r0, r8
 8006ede:	fa09 f303 	lsl.w	r3, r9, r3
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	9304      	str	r3, [sp, #16]
 8006ee6:	46a2      	mov	sl, r4
 8006ee8:	e7d2      	b.n	8006e90 <_svfiprintf_r+0x9c>
 8006eea:	9b03      	ldr	r3, [sp, #12]
 8006eec:	1d19      	adds	r1, r3, #4
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	9103      	str	r1, [sp, #12]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	bfbb      	ittet	lt
 8006ef6:	425b      	neglt	r3, r3
 8006ef8:	f042 0202 	orrlt.w	r2, r2, #2
 8006efc:	9307      	strge	r3, [sp, #28]
 8006efe:	9307      	strlt	r3, [sp, #28]
 8006f00:	bfb8      	it	lt
 8006f02:	9204      	strlt	r2, [sp, #16]
 8006f04:	7823      	ldrb	r3, [r4, #0]
 8006f06:	2b2e      	cmp	r3, #46	; 0x2e
 8006f08:	d10c      	bne.n	8006f24 <_svfiprintf_r+0x130>
 8006f0a:	7863      	ldrb	r3, [r4, #1]
 8006f0c:	2b2a      	cmp	r3, #42	; 0x2a
 8006f0e:	d135      	bne.n	8006f7c <_svfiprintf_r+0x188>
 8006f10:	9b03      	ldr	r3, [sp, #12]
 8006f12:	1d1a      	adds	r2, r3, #4
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	9203      	str	r2, [sp, #12]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	bfb8      	it	lt
 8006f1c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006f20:	3402      	adds	r4, #2
 8006f22:	9305      	str	r3, [sp, #20]
 8006f24:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006ff0 <_svfiprintf_r+0x1fc>
 8006f28:	7821      	ldrb	r1, [r4, #0]
 8006f2a:	2203      	movs	r2, #3
 8006f2c:	4650      	mov	r0, sl
 8006f2e:	f7f9 f977 	bl	8000220 <memchr>
 8006f32:	b140      	cbz	r0, 8006f46 <_svfiprintf_r+0x152>
 8006f34:	2340      	movs	r3, #64	; 0x40
 8006f36:	eba0 000a 	sub.w	r0, r0, sl
 8006f3a:	fa03 f000 	lsl.w	r0, r3, r0
 8006f3e:	9b04      	ldr	r3, [sp, #16]
 8006f40:	4303      	orrs	r3, r0
 8006f42:	3401      	adds	r4, #1
 8006f44:	9304      	str	r3, [sp, #16]
 8006f46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f4a:	4826      	ldr	r0, [pc, #152]	; (8006fe4 <_svfiprintf_r+0x1f0>)
 8006f4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f50:	2206      	movs	r2, #6
 8006f52:	f7f9 f965 	bl	8000220 <memchr>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d038      	beq.n	8006fcc <_svfiprintf_r+0x1d8>
 8006f5a:	4b23      	ldr	r3, [pc, #140]	; (8006fe8 <_svfiprintf_r+0x1f4>)
 8006f5c:	bb1b      	cbnz	r3, 8006fa6 <_svfiprintf_r+0x1b2>
 8006f5e:	9b03      	ldr	r3, [sp, #12]
 8006f60:	3307      	adds	r3, #7
 8006f62:	f023 0307 	bic.w	r3, r3, #7
 8006f66:	3308      	adds	r3, #8
 8006f68:	9303      	str	r3, [sp, #12]
 8006f6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f6c:	4433      	add	r3, r6
 8006f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f70:	e767      	b.n	8006e42 <_svfiprintf_r+0x4e>
 8006f72:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f76:	460c      	mov	r4, r1
 8006f78:	2001      	movs	r0, #1
 8006f7a:	e7a5      	b.n	8006ec8 <_svfiprintf_r+0xd4>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	3401      	adds	r4, #1
 8006f80:	9305      	str	r3, [sp, #20]
 8006f82:	4619      	mov	r1, r3
 8006f84:	f04f 0c0a 	mov.w	ip, #10
 8006f88:	4620      	mov	r0, r4
 8006f8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f8e:	3a30      	subs	r2, #48	; 0x30
 8006f90:	2a09      	cmp	r2, #9
 8006f92:	d903      	bls.n	8006f9c <_svfiprintf_r+0x1a8>
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d0c5      	beq.n	8006f24 <_svfiprintf_r+0x130>
 8006f98:	9105      	str	r1, [sp, #20]
 8006f9a:	e7c3      	b.n	8006f24 <_svfiprintf_r+0x130>
 8006f9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fa0:	4604      	mov	r4, r0
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e7f0      	b.n	8006f88 <_svfiprintf_r+0x194>
 8006fa6:	ab03      	add	r3, sp, #12
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	462a      	mov	r2, r5
 8006fac:	4b0f      	ldr	r3, [pc, #60]	; (8006fec <_svfiprintf_r+0x1f8>)
 8006fae:	a904      	add	r1, sp, #16
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7fe f80f 	bl	8004fd4 <_printf_float>
 8006fb6:	1c42      	adds	r2, r0, #1
 8006fb8:	4606      	mov	r6, r0
 8006fba:	d1d6      	bne.n	8006f6a <_svfiprintf_r+0x176>
 8006fbc:	89ab      	ldrh	r3, [r5, #12]
 8006fbe:	065b      	lsls	r3, r3, #25
 8006fc0:	f53f af2c 	bmi.w	8006e1c <_svfiprintf_r+0x28>
 8006fc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fc6:	b01d      	add	sp, #116	; 0x74
 8006fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fcc:	ab03      	add	r3, sp, #12
 8006fce:	9300      	str	r3, [sp, #0]
 8006fd0:	462a      	mov	r2, r5
 8006fd2:	4b06      	ldr	r3, [pc, #24]	; (8006fec <_svfiprintf_r+0x1f8>)
 8006fd4:	a904      	add	r1, sp, #16
 8006fd6:	4638      	mov	r0, r7
 8006fd8:	f7fe faa0 	bl	800551c <_printf_i>
 8006fdc:	e7eb      	b.n	8006fb6 <_svfiprintf_r+0x1c2>
 8006fde:	bf00      	nop
 8006fe0:	08007efc 	.word	0x08007efc
 8006fe4:	08007f06 	.word	0x08007f06
 8006fe8:	08004fd5 	.word	0x08004fd5
 8006fec:	08006d3d 	.word	0x08006d3d
 8006ff0:	08007f02 	.word	0x08007f02

08006ff4 <_sbrk_r>:
 8006ff4:	b538      	push	{r3, r4, r5, lr}
 8006ff6:	4d06      	ldr	r5, [pc, #24]	; (8007010 <_sbrk_r+0x1c>)
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	4604      	mov	r4, r0
 8006ffc:	4608      	mov	r0, r1
 8006ffe:	602b      	str	r3, [r5, #0]
 8007000:	f7fb fa0c 	bl	800241c <_sbrk>
 8007004:	1c43      	adds	r3, r0, #1
 8007006:	d102      	bne.n	800700e <_sbrk_r+0x1a>
 8007008:	682b      	ldr	r3, [r5, #0]
 800700a:	b103      	cbz	r3, 800700e <_sbrk_r+0x1a>
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	bd38      	pop	{r3, r4, r5, pc}
 8007010:	200002a0 	.word	0x200002a0

08007014 <__assert_func>:
 8007014:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007016:	4614      	mov	r4, r2
 8007018:	461a      	mov	r2, r3
 800701a:	4b09      	ldr	r3, [pc, #36]	; (8007040 <__assert_func+0x2c>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4605      	mov	r5, r0
 8007020:	68d8      	ldr	r0, [r3, #12]
 8007022:	b14c      	cbz	r4, 8007038 <__assert_func+0x24>
 8007024:	4b07      	ldr	r3, [pc, #28]	; (8007044 <__assert_func+0x30>)
 8007026:	9100      	str	r1, [sp, #0]
 8007028:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800702c:	4906      	ldr	r1, [pc, #24]	; (8007048 <__assert_func+0x34>)
 800702e:	462b      	mov	r3, r5
 8007030:	f000 f80e 	bl	8007050 <fiprintf>
 8007034:	f000 faa4 	bl	8007580 <abort>
 8007038:	4b04      	ldr	r3, [pc, #16]	; (800704c <__assert_func+0x38>)
 800703a:	461c      	mov	r4, r3
 800703c:	e7f3      	b.n	8007026 <__assert_func+0x12>
 800703e:	bf00      	nop
 8007040:	2000000c 	.word	0x2000000c
 8007044:	08007f0d 	.word	0x08007f0d
 8007048:	08007f1a 	.word	0x08007f1a
 800704c:	08007f48 	.word	0x08007f48

08007050 <fiprintf>:
 8007050:	b40e      	push	{r1, r2, r3}
 8007052:	b503      	push	{r0, r1, lr}
 8007054:	4601      	mov	r1, r0
 8007056:	ab03      	add	r3, sp, #12
 8007058:	4805      	ldr	r0, [pc, #20]	; (8007070 <fiprintf+0x20>)
 800705a:	f853 2b04 	ldr.w	r2, [r3], #4
 800705e:	6800      	ldr	r0, [r0, #0]
 8007060:	9301      	str	r3, [sp, #4]
 8007062:	f000 f88f 	bl	8007184 <_vfiprintf_r>
 8007066:	b002      	add	sp, #8
 8007068:	f85d eb04 	ldr.w	lr, [sp], #4
 800706c:	b003      	add	sp, #12
 800706e:	4770      	bx	lr
 8007070:	2000000c 	.word	0x2000000c

08007074 <__ascii_mbtowc>:
 8007074:	b082      	sub	sp, #8
 8007076:	b901      	cbnz	r1, 800707a <__ascii_mbtowc+0x6>
 8007078:	a901      	add	r1, sp, #4
 800707a:	b142      	cbz	r2, 800708e <__ascii_mbtowc+0x1a>
 800707c:	b14b      	cbz	r3, 8007092 <__ascii_mbtowc+0x1e>
 800707e:	7813      	ldrb	r3, [r2, #0]
 8007080:	600b      	str	r3, [r1, #0]
 8007082:	7812      	ldrb	r2, [r2, #0]
 8007084:	1e10      	subs	r0, r2, #0
 8007086:	bf18      	it	ne
 8007088:	2001      	movne	r0, #1
 800708a:	b002      	add	sp, #8
 800708c:	4770      	bx	lr
 800708e:	4610      	mov	r0, r2
 8007090:	e7fb      	b.n	800708a <__ascii_mbtowc+0x16>
 8007092:	f06f 0001 	mvn.w	r0, #1
 8007096:	e7f8      	b.n	800708a <__ascii_mbtowc+0x16>

08007098 <memmove>:
 8007098:	4288      	cmp	r0, r1
 800709a:	b510      	push	{r4, lr}
 800709c:	eb01 0402 	add.w	r4, r1, r2
 80070a0:	d902      	bls.n	80070a8 <memmove+0x10>
 80070a2:	4284      	cmp	r4, r0
 80070a4:	4623      	mov	r3, r4
 80070a6:	d807      	bhi.n	80070b8 <memmove+0x20>
 80070a8:	1e43      	subs	r3, r0, #1
 80070aa:	42a1      	cmp	r1, r4
 80070ac:	d008      	beq.n	80070c0 <memmove+0x28>
 80070ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070b6:	e7f8      	b.n	80070aa <memmove+0x12>
 80070b8:	4402      	add	r2, r0
 80070ba:	4601      	mov	r1, r0
 80070bc:	428a      	cmp	r2, r1
 80070be:	d100      	bne.n	80070c2 <memmove+0x2a>
 80070c0:	bd10      	pop	{r4, pc}
 80070c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070ca:	e7f7      	b.n	80070bc <memmove+0x24>

080070cc <__malloc_lock>:
 80070cc:	4801      	ldr	r0, [pc, #4]	; (80070d4 <__malloc_lock+0x8>)
 80070ce:	f000 bc17 	b.w	8007900 <__retarget_lock_acquire_recursive>
 80070d2:	bf00      	nop
 80070d4:	200002a8 	.word	0x200002a8

080070d8 <__malloc_unlock>:
 80070d8:	4801      	ldr	r0, [pc, #4]	; (80070e0 <__malloc_unlock+0x8>)
 80070da:	f000 bc12 	b.w	8007902 <__retarget_lock_release_recursive>
 80070de:	bf00      	nop
 80070e0:	200002a8 	.word	0x200002a8

080070e4 <_realloc_r>:
 80070e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e6:	4607      	mov	r7, r0
 80070e8:	4614      	mov	r4, r2
 80070ea:	460e      	mov	r6, r1
 80070ec:	b921      	cbnz	r1, 80070f8 <_realloc_r+0x14>
 80070ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80070f2:	4611      	mov	r1, r2
 80070f4:	f7ff bdc8 	b.w	8006c88 <_malloc_r>
 80070f8:	b922      	cbnz	r2, 8007104 <_realloc_r+0x20>
 80070fa:	f7ff fd75 	bl	8006be8 <_free_r>
 80070fe:	4625      	mov	r5, r4
 8007100:	4628      	mov	r0, r5
 8007102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007104:	f000 fc62 	bl	80079cc <_malloc_usable_size_r>
 8007108:	42a0      	cmp	r0, r4
 800710a:	d20f      	bcs.n	800712c <_realloc_r+0x48>
 800710c:	4621      	mov	r1, r4
 800710e:	4638      	mov	r0, r7
 8007110:	f7ff fdba 	bl	8006c88 <_malloc_r>
 8007114:	4605      	mov	r5, r0
 8007116:	2800      	cmp	r0, #0
 8007118:	d0f2      	beq.n	8007100 <_realloc_r+0x1c>
 800711a:	4631      	mov	r1, r6
 800711c:	4622      	mov	r2, r4
 800711e:	f7ff f9c7 	bl	80064b0 <memcpy>
 8007122:	4631      	mov	r1, r6
 8007124:	4638      	mov	r0, r7
 8007126:	f7ff fd5f 	bl	8006be8 <_free_r>
 800712a:	e7e9      	b.n	8007100 <_realloc_r+0x1c>
 800712c:	4635      	mov	r5, r6
 800712e:	e7e7      	b.n	8007100 <_realloc_r+0x1c>

08007130 <__sfputc_r>:
 8007130:	6893      	ldr	r3, [r2, #8]
 8007132:	3b01      	subs	r3, #1
 8007134:	2b00      	cmp	r3, #0
 8007136:	b410      	push	{r4}
 8007138:	6093      	str	r3, [r2, #8]
 800713a:	da08      	bge.n	800714e <__sfputc_r+0x1e>
 800713c:	6994      	ldr	r4, [r2, #24]
 800713e:	42a3      	cmp	r3, r4
 8007140:	db01      	blt.n	8007146 <__sfputc_r+0x16>
 8007142:	290a      	cmp	r1, #10
 8007144:	d103      	bne.n	800714e <__sfputc_r+0x1e>
 8007146:	f85d 4b04 	ldr.w	r4, [sp], #4
 800714a:	f000 b94b 	b.w	80073e4 <__swbuf_r>
 800714e:	6813      	ldr	r3, [r2, #0]
 8007150:	1c58      	adds	r0, r3, #1
 8007152:	6010      	str	r0, [r2, #0]
 8007154:	7019      	strb	r1, [r3, #0]
 8007156:	4608      	mov	r0, r1
 8007158:	f85d 4b04 	ldr.w	r4, [sp], #4
 800715c:	4770      	bx	lr

0800715e <__sfputs_r>:
 800715e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007160:	4606      	mov	r6, r0
 8007162:	460f      	mov	r7, r1
 8007164:	4614      	mov	r4, r2
 8007166:	18d5      	adds	r5, r2, r3
 8007168:	42ac      	cmp	r4, r5
 800716a:	d101      	bne.n	8007170 <__sfputs_r+0x12>
 800716c:	2000      	movs	r0, #0
 800716e:	e007      	b.n	8007180 <__sfputs_r+0x22>
 8007170:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007174:	463a      	mov	r2, r7
 8007176:	4630      	mov	r0, r6
 8007178:	f7ff ffda 	bl	8007130 <__sfputc_r>
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	d1f3      	bne.n	8007168 <__sfputs_r+0xa>
 8007180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007184 <_vfiprintf_r>:
 8007184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007188:	460d      	mov	r5, r1
 800718a:	b09d      	sub	sp, #116	; 0x74
 800718c:	4614      	mov	r4, r2
 800718e:	4698      	mov	r8, r3
 8007190:	4606      	mov	r6, r0
 8007192:	b118      	cbz	r0, 800719c <_vfiprintf_r+0x18>
 8007194:	6983      	ldr	r3, [r0, #24]
 8007196:	b90b      	cbnz	r3, 800719c <_vfiprintf_r+0x18>
 8007198:	f000 fb14 	bl	80077c4 <__sinit>
 800719c:	4b89      	ldr	r3, [pc, #548]	; (80073c4 <_vfiprintf_r+0x240>)
 800719e:	429d      	cmp	r5, r3
 80071a0:	d11b      	bne.n	80071da <_vfiprintf_r+0x56>
 80071a2:	6875      	ldr	r5, [r6, #4]
 80071a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071a6:	07d9      	lsls	r1, r3, #31
 80071a8:	d405      	bmi.n	80071b6 <_vfiprintf_r+0x32>
 80071aa:	89ab      	ldrh	r3, [r5, #12]
 80071ac:	059a      	lsls	r2, r3, #22
 80071ae:	d402      	bmi.n	80071b6 <_vfiprintf_r+0x32>
 80071b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071b2:	f000 fba5 	bl	8007900 <__retarget_lock_acquire_recursive>
 80071b6:	89ab      	ldrh	r3, [r5, #12]
 80071b8:	071b      	lsls	r3, r3, #28
 80071ba:	d501      	bpl.n	80071c0 <_vfiprintf_r+0x3c>
 80071bc:	692b      	ldr	r3, [r5, #16]
 80071be:	b9eb      	cbnz	r3, 80071fc <_vfiprintf_r+0x78>
 80071c0:	4629      	mov	r1, r5
 80071c2:	4630      	mov	r0, r6
 80071c4:	f000 f96e 	bl	80074a4 <__swsetup_r>
 80071c8:	b1c0      	cbz	r0, 80071fc <_vfiprintf_r+0x78>
 80071ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071cc:	07dc      	lsls	r4, r3, #31
 80071ce:	d50e      	bpl.n	80071ee <_vfiprintf_r+0x6a>
 80071d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071d4:	b01d      	add	sp, #116	; 0x74
 80071d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071da:	4b7b      	ldr	r3, [pc, #492]	; (80073c8 <_vfiprintf_r+0x244>)
 80071dc:	429d      	cmp	r5, r3
 80071de:	d101      	bne.n	80071e4 <_vfiprintf_r+0x60>
 80071e0:	68b5      	ldr	r5, [r6, #8]
 80071e2:	e7df      	b.n	80071a4 <_vfiprintf_r+0x20>
 80071e4:	4b79      	ldr	r3, [pc, #484]	; (80073cc <_vfiprintf_r+0x248>)
 80071e6:	429d      	cmp	r5, r3
 80071e8:	bf08      	it	eq
 80071ea:	68f5      	ldreq	r5, [r6, #12]
 80071ec:	e7da      	b.n	80071a4 <_vfiprintf_r+0x20>
 80071ee:	89ab      	ldrh	r3, [r5, #12]
 80071f0:	0598      	lsls	r0, r3, #22
 80071f2:	d4ed      	bmi.n	80071d0 <_vfiprintf_r+0x4c>
 80071f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071f6:	f000 fb84 	bl	8007902 <__retarget_lock_release_recursive>
 80071fa:	e7e9      	b.n	80071d0 <_vfiprintf_r+0x4c>
 80071fc:	2300      	movs	r3, #0
 80071fe:	9309      	str	r3, [sp, #36]	; 0x24
 8007200:	2320      	movs	r3, #32
 8007202:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007206:	f8cd 800c 	str.w	r8, [sp, #12]
 800720a:	2330      	movs	r3, #48	; 0x30
 800720c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80073d0 <_vfiprintf_r+0x24c>
 8007210:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007214:	f04f 0901 	mov.w	r9, #1
 8007218:	4623      	mov	r3, r4
 800721a:	469a      	mov	sl, r3
 800721c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007220:	b10a      	cbz	r2, 8007226 <_vfiprintf_r+0xa2>
 8007222:	2a25      	cmp	r2, #37	; 0x25
 8007224:	d1f9      	bne.n	800721a <_vfiprintf_r+0x96>
 8007226:	ebba 0b04 	subs.w	fp, sl, r4
 800722a:	d00b      	beq.n	8007244 <_vfiprintf_r+0xc0>
 800722c:	465b      	mov	r3, fp
 800722e:	4622      	mov	r2, r4
 8007230:	4629      	mov	r1, r5
 8007232:	4630      	mov	r0, r6
 8007234:	f7ff ff93 	bl	800715e <__sfputs_r>
 8007238:	3001      	adds	r0, #1
 800723a:	f000 80aa 	beq.w	8007392 <_vfiprintf_r+0x20e>
 800723e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007240:	445a      	add	r2, fp
 8007242:	9209      	str	r2, [sp, #36]	; 0x24
 8007244:	f89a 3000 	ldrb.w	r3, [sl]
 8007248:	2b00      	cmp	r3, #0
 800724a:	f000 80a2 	beq.w	8007392 <_vfiprintf_r+0x20e>
 800724e:	2300      	movs	r3, #0
 8007250:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007254:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007258:	f10a 0a01 	add.w	sl, sl, #1
 800725c:	9304      	str	r3, [sp, #16]
 800725e:	9307      	str	r3, [sp, #28]
 8007260:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007264:	931a      	str	r3, [sp, #104]	; 0x68
 8007266:	4654      	mov	r4, sl
 8007268:	2205      	movs	r2, #5
 800726a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800726e:	4858      	ldr	r0, [pc, #352]	; (80073d0 <_vfiprintf_r+0x24c>)
 8007270:	f7f8 ffd6 	bl	8000220 <memchr>
 8007274:	9a04      	ldr	r2, [sp, #16]
 8007276:	b9d8      	cbnz	r0, 80072b0 <_vfiprintf_r+0x12c>
 8007278:	06d1      	lsls	r1, r2, #27
 800727a:	bf44      	itt	mi
 800727c:	2320      	movmi	r3, #32
 800727e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007282:	0713      	lsls	r3, r2, #28
 8007284:	bf44      	itt	mi
 8007286:	232b      	movmi	r3, #43	; 0x2b
 8007288:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800728c:	f89a 3000 	ldrb.w	r3, [sl]
 8007290:	2b2a      	cmp	r3, #42	; 0x2a
 8007292:	d015      	beq.n	80072c0 <_vfiprintf_r+0x13c>
 8007294:	9a07      	ldr	r2, [sp, #28]
 8007296:	4654      	mov	r4, sl
 8007298:	2000      	movs	r0, #0
 800729a:	f04f 0c0a 	mov.w	ip, #10
 800729e:	4621      	mov	r1, r4
 80072a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072a4:	3b30      	subs	r3, #48	; 0x30
 80072a6:	2b09      	cmp	r3, #9
 80072a8:	d94e      	bls.n	8007348 <_vfiprintf_r+0x1c4>
 80072aa:	b1b0      	cbz	r0, 80072da <_vfiprintf_r+0x156>
 80072ac:	9207      	str	r2, [sp, #28]
 80072ae:	e014      	b.n	80072da <_vfiprintf_r+0x156>
 80072b0:	eba0 0308 	sub.w	r3, r0, r8
 80072b4:	fa09 f303 	lsl.w	r3, r9, r3
 80072b8:	4313      	orrs	r3, r2
 80072ba:	9304      	str	r3, [sp, #16]
 80072bc:	46a2      	mov	sl, r4
 80072be:	e7d2      	b.n	8007266 <_vfiprintf_r+0xe2>
 80072c0:	9b03      	ldr	r3, [sp, #12]
 80072c2:	1d19      	adds	r1, r3, #4
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	9103      	str	r1, [sp, #12]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	bfbb      	ittet	lt
 80072cc:	425b      	neglt	r3, r3
 80072ce:	f042 0202 	orrlt.w	r2, r2, #2
 80072d2:	9307      	strge	r3, [sp, #28]
 80072d4:	9307      	strlt	r3, [sp, #28]
 80072d6:	bfb8      	it	lt
 80072d8:	9204      	strlt	r2, [sp, #16]
 80072da:	7823      	ldrb	r3, [r4, #0]
 80072dc:	2b2e      	cmp	r3, #46	; 0x2e
 80072de:	d10c      	bne.n	80072fa <_vfiprintf_r+0x176>
 80072e0:	7863      	ldrb	r3, [r4, #1]
 80072e2:	2b2a      	cmp	r3, #42	; 0x2a
 80072e4:	d135      	bne.n	8007352 <_vfiprintf_r+0x1ce>
 80072e6:	9b03      	ldr	r3, [sp, #12]
 80072e8:	1d1a      	adds	r2, r3, #4
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	9203      	str	r2, [sp, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bfb8      	it	lt
 80072f2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80072f6:	3402      	adds	r4, #2
 80072f8:	9305      	str	r3, [sp, #20]
 80072fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80073e0 <_vfiprintf_r+0x25c>
 80072fe:	7821      	ldrb	r1, [r4, #0]
 8007300:	2203      	movs	r2, #3
 8007302:	4650      	mov	r0, sl
 8007304:	f7f8 ff8c 	bl	8000220 <memchr>
 8007308:	b140      	cbz	r0, 800731c <_vfiprintf_r+0x198>
 800730a:	2340      	movs	r3, #64	; 0x40
 800730c:	eba0 000a 	sub.w	r0, r0, sl
 8007310:	fa03 f000 	lsl.w	r0, r3, r0
 8007314:	9b04      	ldr	r3, [sp, #16]
 8007316:	4303      	orrs	r3, r0
 8007318:	3401      	adds	r4, #1
 800731a:	9304      	str	r3, [sp, #16]
 800731c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007320:	482c      	ldr	r0, [pc, #176]	; (80073d4 <_vfiprintf_r+0x250>)
 8007322:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007326:	2206      	movs	r2, #6
 8007328:	f7f8 ff7a 	bl	8000220 <memchr>
 800732c:	2800      	cmp	r0, #0
 800732e:	d03f      	beq.n	80073b0 <_vfiprintf_r+0x22c>
 8007330:	4b29      	ldr	r3, [pc, #164]	; (80073d8 <_vfiprintf_r+0x254>)
 8007332:	bb1b      	cbnz	r3, 800737c <_vfiprintf_r+0x1f8>
 8007334:	9b03      	ldr	r3, [sp, #12]
 8007336:	3307      	adds	r3, #7
 8007338:	f023 0307 	bic.w	r3, r3, #7
 800733c:	3308      	adds	r3, #8
 800733e:	9303      	str	r3, [sp, #12]
 8007340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007342:	443b      	add	r3, r7
 8007344:	9309      	str	r3, [sp, #36]	; 0x24
 8007346:	e767      	b.n	8007218 <_vfiprintf_r+0x94>
 8007348:	fb0c 3202 	mla	r2, ip, r2, r3
 800734c:	460c      	mov	r4, r1
 800734e:	2001      	movs	r0, #1
 8007350:	e7a5      	b.n	800729e <_vfiprintf_r+0x11a>
 8007352:	2300      	movs	r3, #0
 8007354:	3401      	adds	r4, #1
 8007356:	9305      	str	r3, [sp, #20]
 8007358:	4619      	mov	r1, r3
 800735a:	f04f 0c0a 	mov.w	ip, #10
 800735e:	4620      	mov	r0, r4
 8007360:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007364:	3a30      	subs	r2, #48	; 0x30
 8007366:	2a09      	cmp	r2, #9
 8007368:	d903      	bls.n	8007372 <_vfiprintf_r+0x1ee>
 800736a:	2b00      	cmp	r3, #0
 800736c:	d0c5      	beq.n	80072fa <_vfiprintf_r+0x176>
 800736e:	9105      	str	r1, [sp, #20]
 8007370:	e7c3      	b.n	80072fa <_vfiprintf_r+0x176>
 8007372:	fb0c 2101 	mla	r1, ip, r1, r2
 8007376:	4604      	mov	r4, r0
 8007378:	2301      	movs	r3, #1
 800737a:	e7f0      	b.n	800735e <_vfiprintf_r+0x1da>
 800737c:	ab03      	add	r3, sp, #12
 800737e:	9300      	str	r3, [sp, #0]
 8007380:	462a      	mov	r2, r5
 8007382:	4b16      	ldr	r3, [pc, #88]	; (80073dc <_vfiprintf_r+0x258>)
 8007384:	a904      	add	r1, sp, #16
 8007386:	4630      	mov	r0, r6
 8007388:	f7fd fe24 	bl	8004fd4 <_printf_float>
 800738c:	4607      	mov	r7, r0
 800738e:	1c78      	adds	r0, r7, #1
 8007390:	d1d6      	bne.n	8007340 <_vfiprintf_r+0x1bc>
 8007392:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007394:	07d9      	lsls	r1, r3, #31
 8007396:	d405      	bmi.n	80073a4 <_vfiprintf_r+0x220>
 8007398:	89ab      	ldrh	r3, [r5, #12]
 800739a:	059a      	lsls	r2, r3, #22
 800739c:	d402      	bmi.n	80073a4 <_vfiprintf_r+0x220>
 800739e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073a0:	f000 faaf 	bl	8007902 <__retarget_lock_release_recursive>
 80073a4:	89ab      	ldrh	r3, [r5, #12]
 80073a6:	065b      	lsls	r3, r3, #25
 80073a8:	f53f af12 	bmi.w	80071d0 <_vfiprintf_r+0x4c>
 80073ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073ae:	e711      	b.n	80071d4 <_vfiprintf_r+0x50>
 80073b0:	ab03      	add	r3, sp, #12
 80073b2:	9300      	str	r3, [sp, #0]
 80073b4:	462a      	mov	r2, r5
 80073b6:	4b09      	ldr	r3, [pc, #36]	; (80073dc <_vfiprintf_r+0x258>)
 80073b8:	a904      	add	r1, sp, #16
 80073ba:	4630      	mov	r0, r6
 80073bc:	f7fe f8ae 	bl	800551c <_printf_i>
 80073c0:	e7e4      	b.n	800738c <_vfiprintf_r+0x208>
 80073c2:	bf00      	nop
 80073c4:	08008074 	.word	0x08008074
 80073c8:	08008094 	.word	0x08008094
 80073cc:	08008054 	.word	0x08008054
 80073d0:	08007efc 	.word	0x08007efc
 80073d4:	08007f06 	.word	0x08007f06
 80073d8:	08004fd5 	.word	0x08004fd5
 80073dc:	0800715f 	.word	0x0800715f
 80073e0:	08007f02 	.word	0x08007f02

080073e4 <__swbuf_r>:
 80073e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e6:	460e      	mov	r6, r1
 80073e8:	4614      	mov	r4, r2
 80073ea:	4605      	mov	r5, r0
 80073ec:	b118      	cbz	r0, 80073f6 <__swbuf_r+0x12>
 80073ee:	6983      	ldr	r3, [r0, #24]
 80073f0:	b90b      	cbnz	r3, 80073f6 <__swbuf_r+0x12>
 80073f2:	f000 f9e7 	bl	80077c4 <__sinit>
 80073f6:	4b21      	ldr	r3, [pc, #132]	; (800747c <__swbuf_r+0x98>)
 80073f8:	429c      	cmp	r4, r3
 80073fa:	d12b      	bne.n	8007454 <__swbuf_r+0x70>
 80073fc:	686c      	ldr	r4, [r5, #4]
 80073fe:	69a3      	ldr	r3, [r4, #24]
 8007400:	60a3      	str	r3, [r4, #8]
 8007402:	89a3      	ldrh	r3, [r4, #12]
 8007404:	071a      	lsls	r2, r3, #28
 8007406:	d52f      	bpl.n	8007468 <__swbuf_r+0x84>
 8007408:	6923      	ldr	r3, [r4, #16]
 800740a:	b36b      	cbz	r3, 8007468 <__swbuf_r+0x84>
 800740c:	6923      	ldr	r3, [r4, #16]
 800740e:	6820      	ldr	r0, [r4, #0]
 8007410:	1ac0      	subs	r0, r0, r3
 8007412:	6963      	ldr	r3, [r4, #20]
 8007414:	b2f6      	uxtb	r6, r6
 8007416:	4283      	cmp	r3, r0
 8007418:	4637      	mov	r7, r6
 800741a:	dc04      	bgt.n	8007426 <__swbuf_r+0x42>
 800741c:	4621      	mov	r1, r4
 800741e:	4628      	mov	r0, r5
 8007420:	f000 f93c 	bl	800769c <_fflush_r>
 8007424:	bb30      	cbnz	r0, 8007474 <__swbuf_r+0x90>
 8007426:	68a3      	ldr	r3, [r4, #8]
 8007428:	3b01      	subs	r3, #1
 800742a:	60a3      	str	r3, [r4, #8]
 800742c:	6823      	ldr	r3, [r4, #0]
 800742e:	1c5a      	adds	r2, r3, #1
 8007430:	6022      	str	r2, [r4, #0]
 8007432:	701e      	strb	r6, [r3, #0]
 8007434:	6963      	ldr	r3, [r4, #20]
 8007436:	3001      	adds	r0, #1
 8007438:	4283      	cmp	r3, r0
 800743a:	d004      	beq.n	8007446 <__swbuf_r+0x62>
 800743c:	89a3      	ldrh	r3, [r4, #12]
 800743e:	07db      	lsls	r3, r3, #31
 8007440:	d506      	bpl.n	8007450 <__swbuf_r+0x6c>
 8007442:	2e0a      	cmp	r6, #10
 8007444:	d104      	bne.n	8007450 <__swbuf_r+0x6c>
 8007446:	4621      	mov	r1, r4
 8007448:	4628      	mov	r0, r5
 800744a:	f000 f927 	bl	800769c <_fflush_r>
 800744e:	b988      	cbnz	r0, 8007474 <__swbuf_r+0x90>
 8007450:	4638      	mov	r0, r7
 8007452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007454:	4b0a      	ldr	r3, [pc, #40]	; (8007480 <__swbuf_r+0x9c>)
 8007456:	429c      	cmp	r4, r3
 8007458:	d101      	bne.n	800745e <__swbuf_r+0x7a>
 800745a:	68ac      	ldr	r4, [r5, #8]
 800745c:	e7cf      	b.n	80073fe <__swbuf_r+0x1a>
 800745e:	4b09      	ldr	r3, [pc, #36]	; (8007484 <__swbuf_r+0xa0>)
 8007460:	429c      	cmp	r4, r3
 8007462:	bf08      	it	eq
 8007464:	68ec      	ldreq	r4, [r5, #12]
 8007466:	e7ca      	b.n	80073fe <__swbuf_r+0x1a>
 8007468:	4621      	mov	r1, r4
 800746a:	4628      	mov	r0, r5
 800746c:	f000 f81a 	bl	80074a4 <__swsetup_r>
 8007470:	2800      	cmp	r0, #0
 8007472:	d0cb      	beq.n	800740c <__swbuf_r+0x28>
 8007474:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007478:	e7ea      	b.n	8007450 <__swbuf_r+0x6c>
 800747a:	bf00      	nop
 800747c:	08008074 	.word	0x08008074
 8007480:	08008094 	.word	0x08008094
 8007484:	08008054 	.word	0x08008054

08007488 <__ascii_wctomb>:
 8007488:	b149      	cbz	r1, 800749e <__ascii_wctomb+0x16>
 800748a:	2aff      	cmp	r2, #255	; 0xff
 800748c:	bf85      	ittet	hi
 800748e:	238a      	movhi	r3, #138	; 0x8a
 8007490:	6003      	strhi	r3, [r0, #0]
 8007492:	700a      	strbls	r2, [r1, #0]
 8007494:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007498:	bf98      	it	ls
 800749a:	2001      	movls	r0, #1
 800749c:	4770      	bx	lr
 800749e:	4608      	mov	r0, r1
 80074a0:	4770      	bx	lr
	...

080074a4 <__swsetup_r>:
 80074a4:	4b32      	ldr	r3, [pc, #200]	; (8007570 <__swsetup_r+0xcc>)
 80074a6:	b570      	push	{r4, r5, r6, lr}
 80074a8:	681d      	ldr	r5, [r3, #0]
 80074aa:	4606      	mov	r6, r0
 80074ac:	460c      	mov	r4, r1
 80074ae:	b125      	cbz	r5, 80074ba <__swsetup_r+0x16>
 80074b0:	69ab      	ldr	r3, [r5, #24]
 80074b2:	b913      	cbnz	r3, 80074ba <__swsetup_r+0x16>
 80074b4:	4628      	mov	r0, r5
 80074b6:	f000 f985 	bl	80077c4 <__sinit>
 80074ba:	4b2e      	ldr	r3, [pc, #184]	; (8007574 <__swsetup_r+0xd0>)
 80074bc:	429c      	cmp	r4, r3
 80074be:	d10f      	bne.n	80074e0 <__swsetup_r+0x3c>
 80074c0:	686c      	ldr	r4, [r5, #4]
 80074c2:	89a3      	ldrh	r3, [r4, #12]
 80074c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80074c8:	0719      	lsls	r1, r3, #28
 80074ca:	d42c      	bmi.n	8007526 <__swsetup_r+0x82>
 80074cc:	06dd      	lsls	r5, r3, #27
 80074ce:	d411      	bmi.n	80074f4 <__swsetup_r+0x50>
 80074d0:	2309      	movs	r3, #9
 80074d2:	6033      	str	r3, [r6, #0]
 80074d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80074d8:	81a3      	strh	r3, [r4, #12]
 80074da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074de:	e03e      	b.n	800755e <__swsetup_r+0xba>
 80074e0:	4b25      	ldr	r3, [pc, #148]	; (8007578 <__swsetup_r+0xd4>)
 80074e2:	429c      	cmp	r4, r3
 80074e4:	d101      	bne.n	80074ea <__swsetup_r+0x46>
 80074e6:	68ac      	ldr	r4, [r5, #8]
 80074e8:	e7eb      	b.n	80074c2 <__swsetup_r+0x1e>
 80074ea:	4b24      	ldr	r3, [pc, #144]	; (800757c <__swsetup_r+0xd8>)
 80074ec:	429c      	cmp	r4, r3
 80074ee:	bf08      	it	eq
 80074f0:	68ec      	ldreq	r4, [r5, #12]
 80074f2:	e7e6      	b.n	80074c2 <__swsetup_r+0x1e>
 80074f4:	0758      	lsls	r0, r3, #29
 80074f6:	d512      	bpl.n	800751e <__swsetup_r+0x7a>
 80074f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074fa:	b141      	cbz	r1, 800750e <__swsetup_r+0x6a>
 80074fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007500:	4299      	cmp	r1, r3
 8007502:	d002      	beq.n	800750a <__swsetup_r+0x66>
 8007504:	4630      	mov	r0, r6
 8007506:	f7ff fb6f 	bl	8006be8 <_free_r>
 800750a:	2300      	movs	r3, #0
 800750c:	6363      	str	r3, [r4, #52]	; 0x34
 800750e:	89a3      	ldrh	r3, [r4, #12]
 8007510:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007514:	81a3      	strh	r3, [r4, #12]
 8007516:	2300      	movs	r3, #0
 8007518:	6063      	str	r3, [r4, #4]
 800751a:	6923      	ldr	r3, [r4, #16]
 800751c:	6023      	str	r3, [r4, #0]
 800751e:	89a3      	ldrh	r3, [r4, #12]
 8007520:	f043 0308 	orr.w	r3, r3, #8
 8007524:	81a3      	strh	r3, [r4, #12]
 8007526:	6923      	ldr	r3, [r4, #16]
 8007528:	b94b      	cbnz	r3, 800753e <__swsetup_r+0x9a>
 800752a:	89a3      	ldrh	r3, [r4, #12]
 800752c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007530:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007534:	d003      	beq.n	800753e <__swsetup_r+0x9a>
 8007536:	4621      	mov	r1, r4
 8007538:	4630      	mov	r0, r6
 800753a:	f000 fa07 	bl	800794c <__smakebuf_r>
 800753e:	89a0      	ldrh	r0, [r4, #12]
 8007540:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007544:	f010 0301 	ands.w	r3, r0, #1
 8007548:	d00a      	beq.n	8007560 <__swsetup_r+0xbc>
 800754a:	2300      	movs	r3, #0
 800754c:	60a3      	str	r3, [r4, #8]
 800754e:	6963      	ldr	r3, [r4, #20]
 8007550:	425b      	negs	r3, r3
 8007552:	61a3      	str	r3, [r4, #24]
 8007554:	6923      	ldr	r3, [r4, #16]
 8007556:	b943      	cbnz	r3, 800756a <__swsetup_r+0xc6>
 8007558:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800755c:	d1ba      	bne.n	80074d4 <__swsetup_r+0x30>
 800755e:	bd70      	pop	{r4, r5, r6, pc}
 8007560:	0781      	lsls	r1, r0, #30
 8007562:	bf58      	it	pl
 8007564:	6963      	ldrpl	r3, [r4, #20]
 8007566:	60a3      	str	r3, [r4, #8]
 8007568:	e7f4      	b.n	8007554 <__swsetup_r+0xb0>
 800756a:	2000      	movs	r0, #0
 800756c:	e7f7      	b.n	800755e <__swsetup_r+0xba>
 800756e:	bf00      	nop
 8007570:	2000000c 	.word	0x2000000c
 8007574:	08008074 	.word	0x08008074
 8007578:	08008094 	.word	0x08008094
 800757c:	08008054 	.word	0x08008054

08007580 <abort>:
 8007580:	b508      	push	{r3, lr}
 8007582:	2006      	movs	r0, #6
 8007584:	f000 fa52 	bl	8007a2c <raise>
 8007588:	2001      	movs	r0, #1
 800758a:	f7fa fecf 	bl	800232c <_exit>
	...

08007590 <__sflush_r>:
 8007590:	898a      	ldrh	r2, [r1, #12]
 8007592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007596:	4605      	mov	r5, r0
 8007598:	0710      	lsls	r0, r2, #28
 800759a:	460c      	mov	r4, r1
 800759c:	d458      	bmi.n	8007650 <__sflush_r+0xc0>
 800759e:	684b      	ldr	r3, [r1, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	dc05      	bgt.n	80075b0 <__sflush_r+0x20>
 80075a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	dc02      	bgt.n	80075b0 <__sflush_r+0x20>
 80075aa:	2000      	movs	r0, #0
 80075ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075b2:	2e00      	cmp	r6, #0
 80075b4:	d0f9      	beq.n	80075aa <__sflush_r+0x1a>
 80075b6:	2300      	movs	r3, #0
 80075b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80075bc:	682f      	ldr	r7, [r5, #0]
 80075be:	602b      	str	r3, [r5, #0]
 80075c0:	d032      	beq.n	8007628 <__sflush_r+0x98>
 80075c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80075c4:	89a3      	ldrh	r3, [r4, #12]
 80075c6:	075a      	lsls	r2, r3, #29
 80075c8:	d505      	bpl.n	80075d6 <__sflush_r+0x46>
 80075ca:	6863      	ldr	r3, [r4, #4]
 80075cc:	1ac0      	subs	r0, r0, r3
 80075ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80075d0:	b10b      	cbz	r3, 80075d6 <__sflush_r+0x46>
 80075d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80075d4:	1ac0      	subs	r0, r0, r3
 80075d6:	2300      	movs	r3, #0
 80075d8:	4602      	mov	r2, r0
 80075da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075dc:	6a21      	ldr	r1, [r4, #32]
 80075de:	4628      	mov	r0, r5
 80075e0:	47b0      	blx	r6
 80075e2:	1c43      	adds	r3, r0, #1
 80075e4:	89a3      	ldrh	r3, [r4, #12]
 80075e6:	d106      	bne.n	80075f6 <__sflush_r+0x66>
 80075e8:	6829      	ldr	r1, [r5, #0]
 80075ea:	291d      	cmp	r1, #29
 80075ec:	d82c      	bhi.n	8007648 <__sflush_r+0xb8>
 80075ee:	4a2a      	ldr	r2, [pc, #168]	; (8007698 <__sflush_r+0x108>)
 80075f0:	40ca      	lsrs	r2, r1
 80075f2:	07d6      	lsls	r6, r2, #31
 80075f4:	d528      	bpl.n	8007648 <__sflush_r+0xb8>
 80075f6:	2200      	movs	r2, #0
 80075f8:	6062      	str	r2, [r4, #4]
 80075fa:	04d9      	lsls	r1, r3, #19
 80075fc:	6922      	ldr	r2, [r4, #16]
 80075fe:	6022      	str	r2, [r4, #0]
 8007600:	d504      	bpl.n	800760c <__sflush_r+0x7c>
 8007602:	1c42      	adds	r2, r0, #1
 8007604:	d101      	bne.n	800760a <__sflush_r+0x7a>
 8007606:	682b      	ldr	r3, [r5, #0]
 8007608:	b903      	cbnz	r3, 800760c <__sflush_r+0x7c>
 800760a:	6560      	str	r0, [r4, #84]	; 0x54
 800760c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800760e:	602f      	str	r7, [r5, #0]
 8007610:	2900      	cmp	r1, #0
 8007612:	d0ca      	beq.n	80075aa <__sflush_r+0x1a>
 8007614:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007618:	4299      	cmp	r1, r3
 800761a:	d002      	beq.n	8007622 <__sflush_r+0x92>
 800761c:	4628      	mov	r0, r5
 800761e:	f7ff fae3 	bl	8006be8 <_free_r>
 8007622:	2000      	movs	r0, #0
 8007624:	6360      	str	r0, [r4, #52]	; 0x34
 8007626:	e7c1      	b.n	80075ac <__sflush_r+0x1c>
 8007628:	6a21      	ldr	r1, [r4, #32]
 800762a:	2301      	movs	r3, #1
 800762c:	4628      	mov	r0, r5
 800762e:	47b0      	blx	r6
 8007630:	1c41      	adds	r1, r0, #1
 8007632:	d1c7      	bne.n	80075c4 <__sflush_r+0x34>
 8007634:	682b      	ldr	r3, [r5, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d0c4      	beq.n	80075c4 <__sflush_r+0x34>
 800763a:	2b1d      	cmp	r3, #29
 800763c:	d001      	beq.n	8007642 <__sflush_r+0xb2>
 800763e:	2b16      	cmp	r3, #22
 8007640:	d101      	bne.n	8007646 <__sflush_r+0xb6>
 8007642:	602f      	str	r7, [r5, #0]
 8007644:	e7b1      	b.n	80075aa <__sflush_r+0x1a>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800764c:	81a3      	strh	r3, [r4, #12]
 800764e:	e7ad      	b.n	80075ac <__sflush_r+0x1c>
 8007650:	690f      	ldr	r7, [r1, #16]
 8007652:	2f00      	cmp	r7, #0
 8007654:	d0a9      	beq.n	80075aa <__sflush_r+0x1a>
 8007656:	0793      	lsls	r3, r2, #30
 8007658:	680e      	ldr	r6, [r1, #0]
 800765a:	bf08      	it	eq
 800765c:	694b      	ldreq	r3, [r1, #20]
 800765e:	600f      	str	r7, [r1, #0]
 8007660:	bf18      	it	ne
 8007662:	2300      	movne	r3, #0
 8007664:	eba6 0807 	sub.w	r8, r6, r7
 8007668:	608b      	str	r3, [r1, #8]
 800766a:	f1b8 0f00 	cmp.w	r8, #0
 800766e:	dd9c      	ble.n	80075aa <__sflush_r+0x1a>
 8007670:	6a21      	ldr	r1, [r4, #32]
 8007672:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007674:	4643      	mov	r3, r8
 8007676:	463a      	mov	r2, r7
 8007678:	4628      	mov	r0, r5
 800767a:	47b0      	blx	r6
 800767c:	2800      	cmp	r0, #0
 800767e:	dc06      	bgt.n	800768e <__sflush_r+0xfe>
 8007680:	89a3      	ldrh	r3, [r4, #12]
 8007682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007686:	81a3      	strh	r3, [r4, #12]
 8007688:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800768c:	e78e      	b.n	80075ac <__sflush_r+0x1c>
 800768e:	4407      	add	r7, r0
 8007690:	eba8 0800 	sub.w	r8, r8, r0
 8007694:	e7e9      	b.n	800766a <__sflush_r+0xda>
 8007696:	bf00      	nop
 8007698:	20400001 	.word	0x20400001

0800769c <_fflush_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	690b      	ldr	r3, [r1, #16]
 80076a0:	4605      	mov	r5, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	b913      	cbnz	r3, 80076ac <_fflush_r+0x10>
 80076a6:	2500      	movs	r5, #0
 80076a8:	4628      	mov	r0, r5
 80076aa:	bd38      	pop	{r3, r4, r5, pc}
 80076ac:	b118      	cbz	r0, 80076b6 <_fflush_r+0x1a>
 80076ae:	6983      	ldr	r3, [r0, #24]
 80076b0:	b90b      	cbnz	r3, 80076b6 <_fflush_r+0x1a>
 80076b2:	f000 f887 	bl	80077c4 <__sinit>
 80076b6:	4b14      	ldr	r3, [pc, #80]	; (8007708 <_fflush_r+0x6c>)
 80076b8:	429c      	cmp	r4, r3
 80076ba:	d11b      	bne.n	80076f4 <_fflush_r+0x58>
 80076bc:	686c      	ldr	r4, [r5, #4]
 80076be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d0ef      	beq.n	80076a6 <_fflush_r+0xa>
 80076c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80076c8:	07d0      	lsls	r0, r2, #31
 80076ca:	d404      	bmi.n	80076d6 <_fflush_r+0x3a>
 80076cc:	0599      	lsls	r1, r3, #22
 80076ce:	d402      	bmi.n	80076d6 <_fflush_r+0x3a>
 80076d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076d2:	f000 f915 	bl	8007900 <__retarget_lock_acquire_recursive>
 80076d6:	4628      	mov	r0, r5
 80076d8:	4621      	mov	r1, r4
 80076da:	f7ff ff59 	bl	8007590 <__sflush_r>
 80076de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076e0:	07da      	lsls	r2, r3, #31
 80076e2:	4605      	mov	r5, r0
 80076e4:	d4e0      	bmi.n	80076a8 <_fflush_r+0xc>
 80076e6:	89a3      	ldrh	r3, [r4, #12]
 80076e8:	059b      	lsls	r3, r3, #22
 80076ea:	d4dd      	bmi.n	80076a8 <_fflush_r+0xc>
 80076ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076ee:	f000 f908 	bl	8007902 <__retarget_lock_release_recursive>
 80076f2:	e7d9      	b.n	80076a8 <_fflush_r+0xc>
 80076f4:	4b05      	ldr	r3, [pc, #20]	; (800770c <_fflush_r+0x70>)
 80076f6:	429c      	cmp	r4, r3
 80076f8:	d101      	bne.n	80076fe <_fflush_r+0x62>
 80076fa:	68ac      	ldr	r4, [r5, #8]
 80076fc:	e7df      	b.n	80076be <_fflush_r+0x22>
 80076fe:	4b04      	ldr	r3, [pc, #16]	; (8007710 <_fflush_r+0x74>)
 8007700:	429c      	cmp	r4, r3
 8007702:	bf08      	it	eq
 8007704:	68ec      	ldreq	r4, [r5, #12]
 8007706:	e7da      	b.n	80076be <_fflush_r+0x22>
 8007708:	08008074 	.word	0x08008074
 800770c:	08008094 	.word	0x08008094
 8007710:	08008054 	.word	0x08008054

08007714 <std>:
 8007714:	2300      	movs	r3, #0
 8007716:	b510      	push	{r4, lr}
 8007718:	4604      	mov	r4, r0
 800771a:	e9c0 3300 	strd	r3, r3, [r0]
 800771e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007722:	6083      	str	r3, [r0, #8]
 8007724:	8181      	strh	r1, [r0, #12]
 8007726:	6643      	str	r3, [r0, #100]	; 0x64
 8007728:	81c2      	strh	r2, [r0, #14]
 800772a:	6183      	str	r3, [r0, #24]
 800772c:	4619      	mov	r1, r3
 800772e:	2208      	movs	r2, #8
 8007730:	305c      	adds	r0, #92	; 0x5c
 8007732:	f7fd fba7 	bl	8004e84 <memset>
 8007736:	4b05      	ldr	r3, [pc, #20]	; (800774c <std+0x38>)
 8007738:	6263      	str	r3, [r4, #36]	; 0x24
 800773a:	4b05      	ldr	r3, [pc, #20]	; (8007750 <std+0x3c>)
 800773c:	62a3      	str	r3, [r4, #40]	; 0x28
 800773e:	4b05      	ldr	r3, [pc, #20]	; (8007754 <std+0x40>)
 8007740:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007742:	4b05      	ldr	r3, [pc, #20]	; (8007758 <std+0x44>)
 8007744:	6224      	str	r4, [r4, #32]
 8007746:	6323      	str	r3, [r4, #48]	; 0x30
 8007748:	bd10      	pop	{r4, pc}
 800774a:	bf00      	nop
 800774c:	08007a65 	.word	0x08007a65
 8007750:	08007a87 	.word	0x08007a87
 8007754:	08007abf 	.word	0x08007abf
 8007758:	08007ae3 	.word	0x08007ae3

0800775c <_cleanup_r>:
 800775c:	4901      	ldr	r1, [pc, #4]	; (8007764 <_cleanup_r+0x8>)
 800775e:	f000 b8af 	b.w	80078c0 <_fwalk_reent>
 8007762:	bf00      	nop
 8007764:	0800769d 	.word	0x0800769d

08007768 <__sfmoreglue>:
 8007768:	b570      	push	{r4, r5, r6, lr}
 800776a:	1e4a      	subs	r2, r1, #1
 800776c:	2568      	movs	r5, #104	; 0x68
 800776e:	4355      	muls	r5, r2
 8007770:	460e      	mov	r6, r1
 8007772:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007776:	f7ff fa87 	bl	8006c88 <_malloc_r>
 800777a:	4604      	mov	r4, r0
 800777c:	b140      	cbz	r0, 8007790 <__sfmoreglue+0x28>
 800777e:	2100      	movs	r1, #0
 8007780:	e9c0 1600 	strd	r1, r6, [r0]
 8007784:	300c      	adds	r0, #12
 8007786:	60a0      	str	r0, [r4, #8]
 8007788:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800778c:	f7fd fb7a 	bl	8004e84 <memset>
 8007790:	4620      	mov	r0, r4
 8007792:	bd70      	pop	{r4, r5, r6, pc}

08007794 <__sfp_lock_acquire>:
 8007794:	4801      	ldr	r0, [pc, #4]	; (800779c <__sfp_lock_acquire+0x8>)
 8007796:	f000 b8b3 	b.w	8007900 <__retarget_lock_acquire_recursive>
 800779a:	bf00      	nop
 800779c:	200002ac 	.word	0x200002ac

080077a0 <__sfp_lock_release>:
 80077a0:	4801      	ldr	r0, [pc, #4]	; (80077a8 <__sfp_lock_release+0x8>)
 80077a2:	f000 b8ae 	b.w	8007902 <__retarget_lock_release_recursive>
 80077a6:	bf00      	nop
 80077a8:	200002ac 	.word	0x200002ac

080077ac <__sinit_lock_acquire>:
 80077ac:	4801      	ldr	r0, [pc, #4]	; (80077b4 <__sinit_lock_acquire+0x8>)
 80077ae:	f000 b8a7 	b.w	8007900 <__retarget_lock_acquire_recursive>
 80077b2:	bf00      	nop
 80077b4:	200002a7 	.word	0x200002a7

080077b8 <__sinit_lock_release>:
 80077b8:	4801      	ldr	r0, [pc, #4]	; (80077c0 <__sinit_lock_release+0x8>)
 80077ba:	f000 b8a2 	b.w	8007902 <__retarget_lock_release_recursive>
 80077be:	bf00      	nop
 80077c0:	200002a7 	.word	0x200002a7

080077c4 <__sinit>:
 80077c4:	b510      	push	{r4, lr}
 80077c6:	4604      	mov	r4, r0
 80077c8:	f7ff fff0 	bl	80077ac <__sinit_lock_acquire>
 80077cc:	69a3      	ldr	r3, [r4, #24]
 80077ce:	b11b      	cbz	r3, 80077d8 <__sinit+0x14>
 80077d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077d4:	f7ff bff0 	b.w	80077b8 <__sinit_lock_release>
 80077d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80077dc:	6523      	str	r3, [r4, #80]	; 0x50
 80077de:	4b13      	ldr	r3, [pc, #76]	; (800782c <__sinit+0x68>)
 80077e0:	4a13      	ldr	r2, [pc, #76]	; (8007830 <__sinit+0x6c>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80077e6:	42a3      	cmp	r3, r4
 80077e8:	bf04      	itt	eq
 80077ea:	2301      	moveq	r3, #1
 80077ec:	61a3      	streq	r3, [r4, #24]
 80077ee:	4620      	mov	r0, r4
 80077f0:	f000 f820 	bl	8007834 <__sfp>
 80077f4:	6060      	str	r0, [r4, #4]
 80077f6:	4620      	mov	r0, r4
 80077f8:	f000 f81c 	bl	8007834 <__sfp>
 80077fc:	60a0      	str	r0, [r4, #8]
 80077fe:	4620      	mov	r0, r4
 8007800:	f000 f818 	bl	8007834 <__sfp>
 8007804:	2200      	movs	r2, #0
 8007806:	60e0      	str	r0, [r4, #12]
 8007808:	2104      	movs	r1, #4
 800780a:	6860      	ldr	r0, [r4, #4]
 800780c:	f7ff ff82 	bl	8007714 <std>
 8007810:	68a0      	ldr	r0, [r4, #8]
 8007812:	2201      	movs	r2, #1
 8007814:	2109      	movs	r1, #9
 8007816:	f7ff ff7d 	bl	8007714 <std>
 800781a:	68e0      	ldr	r0, [r4, #12]
 800781c:	2202      	movs	r2, #2
 800781e:	2112      	movs	r1, #18
 8007820:	f7ff ff78 	bl	8007714 <std>
 8007824:	2301      	movs	r3, #1
 8007826:	61a3      	str	r3, [r4, #24]
 8007828:	e7d2      	b.n	80077d0 <__sinit+0xc>
 800782a:	bf00      	nop
 800782c:	08007cd4 	.word	0x08007cd4
 8007830:	0800775d 	.word	0x0800775d

08007834 <__sfp>:
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007836:	4607      	mov	r7, r0
 8007838:	f7ff ffac 	bl	8007794 <__sfp_lock_acquire>
 800783c:	4b1e      	ldr	r3, [pc, #120]	; (80078b8 <__sfp+0x84>)
 800783e:	681e      	ldr	r6, [r3, #0]
 8007840:	69b3      	ldr	r3, [r6, #24]
 8007842:	b913      	cbnz	r3, 800784a <__sfp+0x16>
 8007844:	4630      	mov	r0, r6
 8007846:	f7ff ffbd 	bl	80077c4 <__sinit>
 800784a:	3648      	adds	r6, #72	; 0x48
 800784c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007850:	3b01      	subs	r3, #1
 8007852:	d503      	bpl.n	800785c <__sfp+0x28>
 8007854:	6833      	ldr	r3, [r6, #0]
 8007856:	b30b      	cbz	r3, 800789c <__sfp+0x68>
 8007858:	6836      	ldr	r6, [r6, #0]
 800785a:	e7f7      	b.n	800784c <__sfp+0x18>
 800785c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007860:	b9d5      	cbnz	r5, 8007898 <__sfp+0x64>
 8007862:	4b16      	ldr	r3, [pc, #88]	; (80078bc <__sfp+0x88>)
 8007864:	60e3      	str	r3, [r4, #12]
 8007866:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800786a:	6665      	str	r5, [r4, #100]	; 0x64
 800786c:	f000 f847 	bl	80078fe <__retarget_lock_init_recursive>
 8007870:	f7ff ff96 	bl	80077a0 <__sfp_lock_release>
 8007874:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007878:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800787c:	6025      	str	r5, [r4, #0]
 800787e:	61a5      	str	r5, [r4, #24]
 8007880:	2208      	movs	r2, #8
 8007882:	4629      	mov	r1, r5
 8007884:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007888:	f7fd fafc 	bl	8004e84 <memset>
 800788c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007890:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007894:	4620      	mov	r0, r4
 8007896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007898:	3468      	adds	r4, #104	; 0x68
 800789a:	e7d9      	b.n	8007850 <__sfp+0x1c>
 800789c:	2104      	movs	r1, #4
 800789e:	4638      	mov	r0, r7
 80078a0:	f7ff ff62 	bl	8007768 <__sfmoreglue>
 80078a4:	4604      	mov	r4, r0
 80078a6:	6030      	str	r0, [r6, #0]
 80078a8:	2800      	cmp	r0, #0
 80078aa:	d1d5      	bne.n	8007858 <__sfp+0x24>
 80078ac:	f7ff ff78 	bl	80077a0 <__sfp_lock_release>
 80078b0:	230c      	movs	r3, #12
 80078b2:	603b      	str	r3, [r7, #0]
 80078b4:	e7ee      	b.n	8007894 <__sfp+0x60>
 80078b6:	bf00      	nop
 80078b8:	08007cd4 	.word	0x08007cd4
 80078bc:	ffff0001 	.word	0xffff0001

080078c0 <_fwalk_reent>:
 80078c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078c4:	4606      	mov	r6, r0
 80078c6:	4688      	mov	r8, r1
 80078c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80078cc:	2700      	movs	r7, #0
 80078ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078d2:	f1b9 0901 	subs.w	r9, r9, #1
 80078d6:	d505      	bpl.n	80078e4 <_fwalk_reent+0x24>
 80078d8:	6824      	ldr	r4, [r4, #0]
 80078da:	2c00      	cmp	r4, #0
 80078dc:	d1f7      	bne.n	80078ce <_fwalk_reent+0xe>
 80078de:	4638      	mov	r0, r7
 80078e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078e4:	89ab      	ldrh	r3, [r5, #12]
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d907      	bls.n	80078fa <_fwalk_reent+0x3a>
 80078ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078ee:	3301      	adds	r3, #1
 80078f0:	d003      	beq.n	80078fa <_fwalk_reent+0x3a>
 80078f2:	4629      	mov	r1, r5
 80078f4:	4630      	mov	r0, r6
 80078f6:	47c0      	blx	r8
 80078f8:	4307      	orrs	r7, r0
 80078fa:	3568      	adds	r5, #104	; 0x68
 80078fc:	e7e9      	b.n	80078d2 <_fwalk_reent+0x12>

080078fe <__retarget_lock_init_recursive>:
 80078fe:	4770      	bx	lr

08007900 <__retarget_lock_acquire_recursive>:
 8007900:	4770      	bx	lr

08007902 <__retarget_lock_release_recursive>:
 8007902:	4770      	bx	lr

08007904 <__swhatbuf_r>:
 8007904:	b570      	push	{r4, r5, r6, lr}
 8007906:	460e      	mov	r6, r1
 8007908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800790c:	2900      	cmp	r1, #0
 800790e:	b096      	sub	sp, #88	; 0x58
 8007910:	4614      	mov	r4, r2
 8007912:	461d      	mov	r5, r3
 8007914:	da07      	bge.n	8007926 <__swhatbuf_r+0x22>
 8007916:	2300      	movs	r3, #0
 8007918:	602b      	str	r3, [r5, #0]
 800791a:	89b3      	ldrh	r3, [r6, #12]
 800791c:	061a      	lsls	r2, r3, #24
 800791e:	d410      	bmi.n	8007942 <__swhatbuf_r+0x3e>
 8007920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007924:	e00e      	b.n	8007944 <__swhatbuf_r+0x40>
 8007926:	466a      	mov	r2, sp
 8007928:	f000 f902 	bl	8007b30 <_fstat_r>
 800792c:	2800      	cmp	r0, #0
 800792e:	dbf2      	blt.n	8007916 <__swhatbuf_r+0x12>
 8007930:	9a01      	ldr	r2, [sp, #4]
 8007932:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007936:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800793a:	425a      	negs	r2, r3
 800793c:	415a      	adcs	r2, r3
 800793e:	602a      	str	r2, [r5, #0]
 8007940:	e7ee      	b.n	8007920 <__swhatbuf_r+0x1c>
 8007942:	2340      	movs	r3, #64	; 0x40
 8007944:	2000      	movs	r0, #0
 8007946:	6023      	str	r3, [r4, #0]
 8007948:	b016      	add	sp, #88	; 0x58
 800794a:	bd70      	pop	{r4, r5, r6, pc}

0800794c <__smakebuf_r>:
 800794c:	898b      	ldrh	r3, [r1, #12]
 800794e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007950:	079d      	lsls	r5, r3, #30
 8007952:	4606      	mov	r6, r0
 8007954:	460c      	mov	r4, r1
 8007956:	d507      	bpl.n	8007968 <__smakebuf_r+0x1c>
 8007958:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800795c:	6023      	str	r3, [r4, #0]
 800795e:	6123      	str	r3, [r4, #16]
 8007960:	2301      	movs	r3, #1
 8007962:	6163      	str	r3, [r4, #20]
 8007964:	b002      	add	sp, #8
 8007966:	bd70      	pop	{r4, r5, r6, pc}
 8007968:	ab01      	add	r3, sp, #4
 800796a:	466a      	mov	r2, sp
 800796c:	f7ff ffca 	bl	8007904 <__swhatbuf_r>
 8007970:	9900      	ldr	r1, [sp, #0]
 8007972:	4605      	mov	r5, r0
 8007974:	4630      	mov	r0, r6
 8007976:	f7ff f987 	bl	8006c88 <_malloc_r>
 800797a:	b948      	cbnz	r0, 8007990 <__smakebuf_r+0x44>
 800797c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007980:	059a      	lsls	r2, r3, #22
 8007982:	d4ef      	bmi.n	8007964 <__smakebuf_r+0x18>
 8007984:	f023 0303 	bic.w	r3, r3, #3
 8007988:	f043 0302 	orr.w	r3, r3, #2
 800798c:	81a3      	strh	r3, [r4, #12]
 800798e:	e7e3      	b.n	8007958 <__smakebuf_r+0xc>
 8007990:	4b0d      	ldr	r3, [pc, #52]	; (80079c8 <__smakebuf_r+0x7c>)
 8007992:	62b3      	str	r3, [r6, #40]	; 0x28
 8007994:	89a3      	ldrh	r3, [r4, #12]
 8007996:	6020      	str	r0, [r4, #0]
 8007998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800799c:	81a3      	strh	r3, [r4, #12]
 800799e:	9b00      	ldr	r3, [sp, #0]
 80079a0:	6163      	str	r3, [r4, #20]
 80079a2:	9b01      	ldr	r3, [sp, #4]
 80079a4:	6120      	str	r0, [r4, #16]
 80079a6:	b15b      	cbz	r3, 80079c0 <__smakebuf_r+0x74>
 80079a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079ac:	4630      	mov	r0, r6
 80079ae:	f000 f8d1 	bl	8007b54 <_isatty_r>
 80079b2:	b128      	cbz	r0, 80079c0 <__smakebuf_r+0x74>
 80079b4:	89a3      	ldrh	r3, [r4, #12]
 80079b6:	f023 0303 	bic.w	r3, r3, #3
 80079ba:	f043 0301 	orr.w	r3, r3, #1
 80079be:	81a3      	strh	r3, [r4, #12]
 80079c0:	89a0      	ldrh	r0, [r4, #12]
 80079c2:	4305      	orrs	r5, r0
 80079c4:	81a5      	strh	r5, [r4, #12]
 80079c6:	e7cd      	b.n	8007964 <__smakebuf_r+0x18>
 80079c8:	0800775d 	.word	0x0800775d

080079cc <_malloc_usable_size_r>:
 80079cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079d0:	1f18      	subs	r0, r3, #4
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	bfbc      	itt	lt
 80079d6:	580b      	ldrlt	r3, [r1, r0]
 80079d8:	18c0      	addlt	r0, r0, r3
 80079da:	4770      	bx	lr

080079dc <_raise_r>:
 80079dc:	291f      	cmp	r1, #31
 80079de:	b538      	push	{r3, r4, r5, lr}
 80079e0:	4604      	mov	r4, r0
 80079e2:	460d      	mov	r5, r1
 80079e4:	d904      	bls.n	80079f0 <_raise_r+0x14>
 80079e6:	2316      	movs	r3, #22
 80079e8:	6003      	str	r3, [r0, #0]
 80079ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079ee:	bd38      	pop	{r3, r4, r5, pc}
 80079f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80079f2:	b112      	cbz	r2, 80079fa <_raise_r+0x1e>
 80079f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079f8:	b94b      	cbnz	r3, 8007a0e <_raise_r+0x32>
 80079fa:	4620      	mov	r0, r4
 80079fc:	f000 f830 	bl	8007a60 <_getpid_r>
 8007a00:	462a      	mov	r2, r5
 8007a02:	4601      	mov	r1, r0
 8007a04:	4620      	mov	r0, r4
 8007a06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a0a:	f000 b817 	b.w	8007a3c <_kill_r>
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d00a      	beq.n	8007a28 <_raise_r+0x4c>
 8007a12:	1c59      	adds	r1, r3, #1
 8007a14:	d103      	bne.n	8007a1e <_raise_r+0x42>
 8007a16:	2316      	movs	r3, #22
 8007a18:	6003      	str	r3, [r0, #0]
 8007a1a:	2001      	movs	r0, #1
 8007a1c:	e7e7      	b.n	80079ee <_raise_r+0x12>
 8007a1e:	2400      	movs	r4, #0
 8007a20:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007a24:	4628      	mov	r0, r5
 8007a26:	4798      	blx	r3
 8007a28:	2000      	movs	r0, #0
 8007a2a:	e7e0      	b.n	80079ee <_raise_r+0x12>

08007a2c <raise>:
 8007a2c:	4b02      	ldr	r3, [pc, #8]	; (8007a38 <raise+0xc>)
 8007a2e:	4601      	mov	r1, r0
 8007a30:	6818      	ldr	r0, [r3, #0]
 8007a32:	f7ff bfd3 	b.w	80079dc <_raise_r>
 8007a36:	bf00      	nop
 8007a38:	2000000c 	.word	0x2000000c

08007a3c <_kill_r>:
 8007a3c:	b538      	push	{r3, r4, r5, lr}
 8007a3e:	4d07      	ldr	r5, [pc, #28]	; (8007a5c <_kill_r+0x20>)
 8007a40:	2300      	movs	r3, #0
 8007a42:	4604      	mov	r4, r0
 8007a44:	4608      	mov	r0, r1
 8007a46:	4611      	mov	r1, r2
 8007a48:	602b      	str	r3, [r5, #0]
 8007a4a:	f7fa fc5f 	bl	800230c <_kill>
 8007a4e:	1c43      	adds	r3, r0, #1
 8007a50:	d102      	bne.n	8007a58 <_kill_r+0x1c>
 8007a52:	682b      	ldr	r3, [r5, #0]
 8007a54:	b103      	cbz	r3, 8007a58 <_kill_r+0x1c>
 8007a56:	6023      	str	r3, [r4, #0]
 8007a58:	bd38      	pop	{r3, r4, r5, pc}
 8007a5a:	bf00      	nop
 8007a5c:	200002a0 	.word	0x200002a0

08007a60 <_getpid_r>:
 8007a60:	f7fa bc4c 	b.w	80022fc <_getpid>

08007a64 <__sread>:
 8007a64:	b510      	push	{r4, lr}
 8007a66:	460c      	mov	r4, r1
 8007a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a6c:	f000 f894 	bl	8007b98 <_read_r>
 8007a70:	2800      	cmp	r0, #0
 8007a72:	bfab      	itete	ge
 8007a74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a76:	89a3      	ldrhlt	r3, [r4, #12]
 8007a78:	181b      	addge	r3, r3, r0
 8007a7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a7e:	bfac      	ite	ge
 8007a80:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a82:	81a3      	strhlt	r3, [r4, #12]
 8007a84:	bd10      	pop	{r4, pc}

08007a86 <__swrite>:
 8007a86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a8a:	461f      	mov	r7, r3
 8007a8c:	898b      	ldrh	r3, [r1, #12]
 8007a8e:	05db      	lsls	r3, r3, #23
 8007a90:	4605      	mov	r5, r0
 8007a92:	460c      	mov	r4, r1
 8007a94:	4616      	mov	r6, r2
 8007a96:	d505      	bpl.n	8007aa4 <__swrite+0x1e>
 8007a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f000 f868 	bl	8007b74 <_lseek_r>
 8007aa4:	89a3      	ldrh	r3, [r4, #12]
 8007aa6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007aaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007aae:	81a3      	strh	r3, [r4, #12]
 8007ab0:	4632      	mov	r2, r6
 8007ab2:	463b      	mov	r3, r7
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007aba:	f000 b817 	b.w	8007aec <_write_r>

08007abe <__sseek>:
 8007abe:	b510      	push	{r4, lr}
 8007ac0:	460c      	mov	r4, r1
 8007ac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac6:	f000 f855 	bl	8007b74 <_lseek_r>
 8007aca:	1c43      	adds	r3, r0, #1
 8007acc:	89a3      	ldrh	r3, [r4, #12]
 8007ace:	bf15      	itete	ne
 8007ad0:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ad2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007ad6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007ada:	81a3      	strheq	r3, [r4, #12]
 8007adc:	bf18      	it	ne
 8007ade:	81a3      	strhne	r3, [r4, #12]
 8007ae0:	bd10      	pop	{r4, pc}

08007ae2 <__sclose>:
 8007ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ae6:	f000 b813 	b.w	8007b10 <_close_r>
	...

08007aec <_write_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	4d07      	ldr	r5, [pc, #28]	; (8007b0c <_write_r+0x20>)
 8007af0:	4604      	mov	r4, r0
 8007af2:	4608      	mov	r0, r1
 8007af4:	4611      	mov	r1, r2
 8007af6:	2200      	movs	r2, #0
 8007af8:	602a      	str	r2, [r5, #0]
 8007afa:	461a      	mov	r2, r3
 8007afc:	f7fa fc3d 	bl	800237a <_write>
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d102      	bne.n	8007b0a <_write_r+0x1e>
 8007b04:	682b      	ldr	r3, [r5, #0]
 8007b06:	b103      	cbz	r3, 8007b0a <_write_r+0x1e>
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	200002a0 	.word	0x200002a0

08007b10 <_close_r>:
 8007b10:	b538      	push	{r3, r4, r5, lr}
 8007b12:	4d06      	ldr	r5, [pc, #24]	; (8007b2c <_close_r+0x1c>)
 8007b14:	2300      	movs	r3, #0
 8007b16:	4604      	mov	r4, r0
 8007b18:	4608      	mov	r0, r1
 8007b1a:	602b      	str	r3, [r5, #0]
 8007b1c:	f7fa fc49 	bl	80023b2 <_close>
 8007b20:	1c43      	adds	r3, r0, #1
 8007b22:	d102      	bne.n	8007b2a <_close_r+0x1a>
 8007b24:	682b      	ldr	r3, [r5, #0]
 8007b26:	b103      	cbz	r3, 8007b2a <_close_r+0x1a>
 8007b28:	6023      	str	r3, [r4, #0]
 8007b2a:	bd38      	pop	{r3, r4, r5, pc}
 8007b2c:	200002a0 	.word	0x200002a0

08007b30 <_fstat_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	4d07      	ldr	r5, [pc, #28]	; (8007b50 <_fstat_r+0x20>)
 8007b34:	2300      	movs	r3, #0
 8007b36:	4604      	mov	r4, r0
 8007b38:	4608      	mov	r0, r1
 8007b3a:	4611      	mov	r1, r2
 8007b3c:	602b      	str	r3, [r5, #0]
 8007b3e:	f7fa fc44 	bl	80023ca <_fstat>
 8007b42:	1c43      	adds	r3, r0, #1
 8007b44:	d102      	bne.n	8007b4c <_fstat_r+0x1c>
 8007b46:	682b      	ldr	r3, [r5, #0]
 8007b48:	b103      	cbz	r3, 8007b4c <_fstat_r+0x1c>
 8007b4a:	6023      	str	r3, [r4, #0]
 8007b4c:	bd38      	pop	{r3, r4, r5, pc}
 8007b4e:	bf00      	nop
 8007b50:	200002a0 	.word	0x200002a0

08007b54 <_isatty_r>:
 8007b54:	b538      	push	{r3, r4, r5, lr}
 8007b56:	4d06      	ldr	r5, [pc, #24]	; (8007b70 <_isatty_r+0x1c>)
 8007b58:	2300      	movs	r3, #0
 8007b5a:	4604      	mov	r4, r0
 8007b5c:	4608      	mov	r0, r1
 8007b5e:	602b      	str	r3, [r5, #0]
 8007b60:	f7fa fc43 	bl	80023ea <_isatty>
 8007b64:	1c43      	adds	r3, r0, #1
 8007b66:	d102      	bne.n	8007b6e <_isatty_r+0x1a>
 8007b68:	682b      	ldr	r3, [r5, #0]
 8007b6a:	b103      	cbz	r3, 8007b6e <_isatty_r+0x1a>
 8007b6c:	6023      	str	r3, [r4, #0]
 8007b6e:	bd38      	pop	{r3, r4, r5, pc}
 8007b70:	200002a0 	.word	0x200002a0

08007b74 <_lseek_r>:
 8007b74:	b538      	push	{r3, r4, r5, lr}
 8007b76:	4d07      	ldr	r5, [pc, #28]	; (8007b94 <_lseek_r+0x20>)
 8007b78:	4604      	mov	r4, r0
 8007b7a:	4608      	mov	r0, r1
 8007b7c:	4611      	mov	r1, r2
 8007b7e:	2200      	movs	r2, #0
 8007b80:	602a      	str	r2, [r5, #0]
 8007b82:	461a      	mov	r2, r3
 8007b84:	f7fa fc3c 	bl	8002400 <_lseek>
 8007b88:	1c43      	adds	r3, r0, #1
 8007b8a:	d102      	bne.n	8007b92 <_lseek_r+0x1e>
 8007b8c:	682b      	ldr	r3, [r5, #0]
 8007b8e:	b103      	cbz	r3, 8007b92 <_lseek_r+0x1e>
 8007b90:	6023      	str	r3, [r4, #0]
 8007b92:	bd38      	pop	{r3, r4, r5, pc}
 8007b94:	200002a0 	.word	0x200002a0

08007b98 <_read_r>:
 8007b98:	b538      	push	{r3, r4, r5, lr}
 8007b9a:	4d07      	ldr	r5, [pc, #28]	; (8007bb8 <_read_r+0x20>)
 8007b9c:	4604      	mov	r4, r0
 8007b9e:	4608      	mov	r0, r1
 8007ba0:	4611      	mov	r1, r2
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	602a      	str	r2, [r5, #0]
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	f7fa fbca 	bl	8002340 <_read>
 8007bac:	1c43      	adds	r3, r0, #1
 8007bae:	d102      	bne.n	8007bb6 <_read_r+0x1e>
 8007bb0:	682b      	ldr	r3, [r5, #0]
 8007bb2:	b103      	cbz	r3, 8007bb6 <_read_r+0x1e>
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	bd38      	pop	{r3, r4, r5, pc}
 8007bb8:	200002a0 	.word	0x200002a0

08007bbc <_init>:
 8007bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bbe:	bf00      	nop
 8007bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bc2:	bc08      	pop	{r3}
 8007bc4:	469e      	mov	lr, r3
 8007bc6:	4770      	bx	lr

08007bc8 <_fini>:
 8007bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bca:	bf00      	nop
 8007bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bce:	bc08      	pop	{r3}
 8007bd0:	469e      	mov	lr, r3
 8007bd2:	4770      	bx	lr
