[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS61175PWPR production of TEXAS INSTRUMENTS from the text:R3D1\nC1\nR1VOUT\nR2VIN\nC4C3C2L1\nR4TPS61175\nVIN\nEN\nPGND\nAGNDSynFREQ\nCOMPSS\nNCFB\nPGNDPGNDSWSW\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nTPS61175 3-AHigh-Voltage Boost Converter WithSoftStart\nandProgrammable Switching Frequency\n11Features\n1•2.9-V to18-V Input voltage range\n•3-A, 40-V Internal switch\n•High-efficiency power conversion: Upto93%\n•Frequency setbyexternal resistor: 200kHzto2.2\nMHz\n•Synchronous external switching frequency\n•User-defined softstart intofullload\n•Skip-switching cycle foroutput regulation atlight\nload\n•14-Pin HTSSOP package with PowerPad ™\n•Create acustom design using theTPS61175 with\ntheWEBENCH Power Designer\n2Applications\n•5-Vto12-V, 24-V Power conversion\n•Supports SEPIC andflyback topologies\n•ADSL modems\n•TVtuners3Description\nThe TPS61175 device isamonolithic switching\nregulator with integrated 3-A, 40-V power switch. The\ndevice can be configured inseveral standard\nswitching-regulator topologies, including boost,\nSEPIC, and flyback. The device has awide input\nvoltage range tosupport application with input voltage\nfrom multicell batteries orregulated 5-V, 12-V power\nrails.\nThe TPS61175 regulates the output voltage with\ncurrent mode pulse width modulation (PWM) control.\nThe switching frequency ofPWM issetbyeither an\nexternal resistor oranexternal clock signal. The user\ncanprogram theswitching frequency from 200kHzto\n2.2MHz.\nThe device features aprogrammable soft-start\nfunction tolimit inrush current during start-up, and\nhasother built-in protection features, such aspulse-\nby-pulse overcurrent limit andthermal shutdown. The\nTPS61175 isavailable in14-pin HTSSOP package\nwith PowerPad.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS61175 HTSSOP (14) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n2TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ..................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 6\n7Detailed Description .............................................. 8\n7.1 Overview ................................................................... 8\n7.2 Functional Block Diagram ......................................... 8\n7.3 Feature Description ................................................... 9\n7.4 Device Functional Modes ........................................ 118Application andImplementation ........................ 12\n8.1 Application Information ............................................ 12\n8.2 Typical Application ................................................. 12\n9Power Supply Recommendations ...................... 20\n10Layout ................................................................... 20\n10.1 Layout Guidelines ................................................. 20\n10.2 Layout Example .................................................... 20\n10.3 Thermal Considerations ........................................ 21\n11Device andDocumentation Support ................. 22\n11.1 Device Support ...................................................... 22\n11.2 Development Support ........................................... 22\n11.3 Receiving Notification ofDocumentation Updates 22\n11.4 Community Resources .......................................... 22\n11.5 Trademarks ........................................................... 22\n11.6 Electrostatic Discharge Caution ............................ 22\n11.7 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nChanges from Revision E(February 2019) toRevision F Page\n•Changed Soft Start figure reference topoint tothecorrect softstart waveform. .................................................................. 9\n•Changed "≤"sign inEquation 7to"≥".................................................................................................................................. 14\nChanges from Revision D(April 2016) toRevision E Page\n•Changed Handing Ratings table toESD Ratings ;moved Storage Temperature toAbsolute Maximum Ratings ................ 4\n•Updated symbols inThermal Information .............................................................................................................................. 5\n•Added theIIN(MAX) fortheIOUT(max) calculation equation. ........................................................................................................ 14\nChanges from Revision C(August 2014) toRevision D Page\n•Revised second paragraph ofMinimum ONTime andPulse Skipping section orclarity. ................................................... 11\nChanges from Revision B(February 2012) toRevision C Page\n•Added Handling Rating table, Feature Description section, Device Functional Modes ,Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section ................................................................ 1\nChanges from Revision A(October 2010) toRevision B Page\n•Replaced theDissipation Ratings Table with theThermal Information Table ........................................................................ 4\nChanges from Original (December 2008) toRevision A Page\n•Changed theOrdering Information table -Part Number From: TPS61175 To:TPS61175PWP; Removed the\nPackage Marking column ...................................................................................................................................................... 1\n1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8SW\nSW\nVIN\nEN\nSS\nSYNC\nAGNDPGND\nPGND\nPGND\nNC\nFREQ\nFB\nCOMP\n3TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nTSSOP\n14Pins\nTopView\nPinFunctions\nPIN\nI/ODESCRIPTION\nNAME NO.\nAGND 7 I Signal ground oftheIC\nCOMP 8 O Output oftheinternal transconductance error amplifier. Anexternal RCnetwork isconnected tothispinto\ncompensate theregulator.\nEN 4 I Enable pin.When thevoltage ofthispinfalls below theenable threshold formore than 10ms, theICturns\noff.\nFB 9 I Feedback pinforpositive voltage regulation. Connect tothecenter tapofaresistor divider toprogram the\noutput voltage.\nFREQ 10 O Switch frequency program pin.Anexternal resistor isconnected tothispintosetswitch frequency. See\napplication section forinformation onhow tosize theFREQ resistor.\nNC 11 I Reserved pin.Must connect thispintoground.\nPGND 12,13,14 I Power ground oftheIC.Itisconnected tothesource ofthePWM switch.\nSS 5 O Soft start programming pin.Acapacitor between theSSpinandGND pinprograms softstart timing. See\nApplication andImplementation forinformation onhow tosize theSScapacitor.\nSW 1,2 I This istheswitching node oftheIC.Connect SWtotheswitched side oftheinductor.\nSYNC 6 I Switch frequency synchronous pin.Customers canuseanexternal signal tosettheICswitch frequency\nbetween 200-kHz and2.2-MHz. Ifnotused, thispinshould betiedtoAGND asshort aspossible toavoid\nnoise coupling.\nThermal Pad Thethermal padshould besoldered totheanalog ground. Ifpossible, usethermal viatoconnect totopand\ninternal ground plane layers forideal power dissipation.\nVIN 3 I Theinput supply pinfortheIC.Connect VINtoasupply voltage between 2.9Vand18V.Itisacceptable\nforthevoltage onthepintobedifferent from theboost power stage input forapplications requiring voltage\nbeyond VINrange.\n4TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltages onpinVIN(2)–0.3 20 V\nVoltages onpins EN(2)–0.3 20 V\nVoltage onpinFB,FREQ andCOMP(2)–0.3 3 V\nVoltage onpinSYNC, SS(2)–0.3 7 V\nVoltage onpinSW(2)–0.3 40 V\nContinuous power dissipation SeeThermal Information\nOperating junction temperature range –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n(1) Theinductance value depends ontheswitching frequency andendapplication. While larger values may beused, values between 4.7-\nμHand47-μHhave been successfully tested invarious applications. Refer toSelecting theInductor fordetail.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 2.9 18 V\nVO Output voltage VIN 38 V\nL Inductor(1)4.7 47μH\nfSW Switching frequency 200 2200 kHz\nCI Input capacitor 4.7 μF\nCO Output capacitor 4.7 μF\nVSYN External switching frequency logic 5 V\nTA Operating ambient temperature –40 85 °C\nTJ Operating junction temperature –40 125 °C\n5TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953 ).6.4 Thermal Information\nTHERMAL METRIC(1)TPS61175\nUNIT PWP (HTSSOP)\n14PINS\nRθJA Junction-to-ambient thermal resistance 45.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 34.9 °C/W\nRθJB Junction-to-board thermal resistance 30.1 °C/W\nψJT Junction-to-top characterization parameter 1.5 °C/W\nψJB Junction-to-board characterization parameter 29.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 5.8 °C/W\n6.5 Electrical Characteristics\nFSW =1.2MHz (Rfreq=80kΩ),VIN=3.6V,TA=–40°Cto+85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nVIN Input voltage range 2.9 18 V\nIQ Operating quiescent current intoVin Device PWM switching without load 3.5 mA\nISD Shutdown current EN=GND 1.5μA\nVUVLO Under-voltage lockout threshold 2.5 2.7 V\nVhys Under-voltage lockout hysteresis 130 mV\nENABLE AND REFERENCE CONTROL\nVenh ENlogic high voltage VIN=2.9Vto18V 1.2 V\nVenl ENlogic lowvoltage VIN=2.9Vto18V 0.4 V\nVSYNh SYN logic high voltage 1.2\nVSYNl SYN logic lowvoltage 0.4 V\nRen ENpulldown resistor 400 800 1600 kΩ\nToff Shutdown delay, SSdischarge ENhigh tolow 10 ms\nVOLTAGE AND CURRENT CONTROL\nVREF Voltage feedback regulation voltage 1.204 1.229 1.254 V\nIFB Voltage feedback input bias current 200 nA\nIsink Comp pinsink current VFB=VREF+200mV, VCOMP =1V 50 μA\nIsource Comp pinsource current VFB=VREF–200mV, VCOMP =1V 130 μA\nVCCLP Comp pinclamp voltage High Clamp, VFB=1V\nLow Clamp, VFB=1.5V3\n0.75V\nVCTH Comp pinthreshold Duty cycle =0% 0.95 V\nGea Error amplifier transconductance 240 340 440μmho\nRea Error amplifier output resistance 10 MΩ\nfea Error amplifier crossover frequency 500 KHz\n6TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nFSW =1.2MHz (Rfreq=80kΩ),VIN=3.6V,TA=–40°Cto+85°C,typical values areatTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nFREQUENCY\nfS Oscillator frequencyRfreq =480kΩ 0.16 0.21 0.26\nMHz Rfreq =80kΩ 1.0 1.2 1.4\nRfreq =40kΩ 1.76 2.2 2.64\nDmax Maximum duty cycle VFB=1V,Rfreq =80kΩ 89% 93%\nVFREQ FREQ pinvoltage 1.229 V\nTmin_on Minimum onpulse width Rfreq =80kΩ 60 ns\nPOWER SWITCH\nRDS(ON) N-channel MOSFET on-resistance VIN=VGS=3.6V\nVIN=VGS=3.0V0.13\n0.130.25\n0.3Ω\nILN_NFET N-channel leakage current VDS=40V,TA=25°C 1μA\nOC,OVP AND SS\nILIM N-Channel MOSFET current limit D=Dmax 3 3.8 5 A\nISS Soft start bias current Vss=0V 6 μA\nTHERMAL SHUTDOWN\nTshutdown Thermal shutdown threshold 160 °C\nThysteresis Thermal shutdown threshold hysteresis 15 °C\n6.6 Typical Characteristics\nCircuit ofFigure 1;L1=D104C2-10 μH;D1=SS3P6L-E3/86A, R4=80kΩ,R3=10kΩ,C4=22nF,\nC2=10μF;VIN=5V,VOUT=24V, IOUT=200mA (unless otherwise noted)\nTable 1.Table OfGraphs\nFIGURE\nEfficiency VIN=5V,VOUT=12V,24V,35V Figure 1\nEfficiency VIN=5V,12V;VOUT=24V Figure 2\nError amplifier\ntransconductancevsTemperature Figure 3\nSwitch current limit vsTemperature Figure 4\nSwitch current limit vsDuty cycle Figure 5\nFBaccuracy vsTemperature Figure 6\nLine transient response VIN=4.5Vto5V Figure 12\nLoad transient response IOUT =100mAto300mA; refer to\'compensating thecontrol loop\'foroptimization Figure 13\nPWM Operation Figure 14\nPulse skipping Noload Figure 15\nStart-up C3=47nF Figure 16\n3.53.63.73.83.94\n-40 -20 0 20 40 60 80 100 120\nT -□Free-Air□Temperature□-□°CAOvercurrent□Limit□- A\n12201225123012351240\n-40 -20 0 20 40 60 80 100 120\nT -□Free-Air□Temperature□-□°CAFB□Voltage□-□mV\n33.544.55\n0.2 0.4 0.6 0.8 1\nDuty□Cycle□-□%Overcurrent□Limit□- A\n320340360380400\n-40 -20 0 20 40 60 80 100 120\nT -□Free-Air□Temperature□-□°CAEA Transconductance□-□mhos\n0 0.2 0.4 0.6 0.8 1 1.2\nI -□Output□Current□- AO5060708090100 Efficiency□-□%V =□5□VI\nV =□12□VO\nV =□24□VO\nV =□35□VO\n5060708090100 Efficiency□-□%\n0 0.2 0.4 0.6 0.8 1 1.2\nI -□Output□Current□- AOV =□5□VIV =□12□VI\nV =□24□VO\n7TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments IncorporatedFigure 1.Efficiency vsOutput Current Figure 2.Efficiency vsOutput Current\nFigure 3.Error Amplifier Transconductance vsFree-Air\nTemperatureFigure 4.Overcurrent Limit vsDuty Cycle\nFigure 5.Overcurrent Limit vsFree-Air Temperature Figure 6.FBVoltage vsFree-Air Temperature\nSW\nRamp\nGenerator\nOscillatorCurrent\nSensorEN\nPGNDC4L1\n+EAR2C2\nVIN\nCopyright © 2016,Texas Instruments IncorporatedCOMPR1\nR3\nR4 C3SS FREQ SYNCFB\nFB\nGate\nDriverC1\nAGNDD1\n1.229 V\nReference\nPWM Control\n8TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheTPS61175 integrates a40-V low-side switch FET forupto38-V output. Thedevice regulates theoutput with\ncurrent mode pulse width modulation (PWM) control. The PWM control circuitry turns ontheswitch atthe\nbeginning ofeach switching cycle. The input voltage isapplied across theinductor and stores theenergy as\ninductor current ramps up.During thisportion oftheswitching cycle, theload current isprovided bytheoutput\ncapacitor. When theinductor current rises tothethreshold setbytheerror amplifier output, thepower switch\nturns offandtheexternal Schottky diode isforward biased. Theinductor transfers stored energy toreplenish the\noutput capacitor and supply theload current. This operation repeats each every switching cycle. Asshown in\nFunctional Block Diagram ,theduty cycle oftheconverter isdetermined bythePWM control comparator which\ncompares theerror amplifier output and thecurrent signal. The switching frequency isprogrammed bythe\nexternal resistor orsynchronized toanexternal clock signal.\nAramp signal from the oscillator isadded tothe current ramp toprovide slope compensation. Slope\ncompensation isnecessary toavoid subharmonic oscillation thatisintrinsic tothecurrent mode control atduty\ncycle higher than 50%. Iftheinductor value islower than 4.7μH,theslope compensation may notbeadequate.\nThe feedback loop regulates theFBpintoareference voltage through atransconductance error amplifier. The\noutput oftheerror amplifier isconnected totheCOMP pin.Anexternal RCcompensation network isconnected\ntotheCOMP pintooptimize thefeedback loop forstability andtransient response.\n7.2 Functional Block Diagram\n0500100015002000250030003500\n10 100 1000\nExternal□Resistor□-□k /c87f□-□Frequency□-□kHz\n9TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Switching Frequency\nTheswitch frequency issetbyaresistor (R4) connected totheFREQ pinoftheTPS61175. Donotleave thispin\nopen. Aresistor must always beconnected forproper operation. See Table 2and Figure 7forresistor values\nandcorresponding frequencies.\nTable 2.Switching Frequency vsExternal Resistor\nR4(kΩ) fSW(kHz)\n443 240\n256 400\n176 600\n80 1200\n51 2000\nFigure 7.Switching Frequency vsExternal Resistor\nAlternatively, theTPS61175 switching frequency willsynchronize toanexternal clock signal thatisapplied tothe\nSYNC pin.The logic level oftheexternal clock isshown inthespecification table. The duty cycle oftheclock is\nrecommended intherange of10% to90%. The resistor also must beconnected totheFREQ pinwhen ICis\nswitching bytheexternal clock. The external clock frequency must bewithin ±20% ofthecorresponding\nfrequency setbytheresistor. Forexample, ifthecorresponding frequency assetbyaresistor ontheFREQ pin\nis1.2-MHz, theexternal clock signal should beintherange of0.96 MHz to1.44 MHz.\nIftheexternal clock signal ishigher than thefrequency pertheresistor ontheFREQ pin,themaximum duty\ncycle specification (DMAX)should belowered by2%. Forinstance, iftheresistor setvalue is2.5MHz, and the\nexternal clock is3MHz, DMAXis87% instead of89%.\n7.3.2 Soft Start\nThe TPS61175 hasabuilt-in softstart circuit which significantly reduces thestart-up current spike and output\nvoltage overshoot. When theICisenabled, aninternal bias current (6μAtypically) charges acapacitor (C3) on\ntheSSpin.Thevoltage atthecapacitor clamps theoutput oftheinternal error amplifier thatdetermines theduty\ncycle ofPWM control, thereby theinput inrush current iseliminated. Once thecapacitor reaches 1.8V,thesoft\nstart cycle iscompleted andthesoft-start voltage nolonger clamps theerror amplifier output. Refer toFigure 16\nforthesoftstart waveform. See Table 3forC3andcorresponding softstart time. A47-nF capacitor eliminates\ntheoutput overshoot andreduces thepeak inductor current formost applications .\n10TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments IncorporatedTable 3.Soft-Start Time vsC3\nVIN(V) VOUT(V) LOAD (A) COUT(μF) fSW(MHz) C3(nF) tSS(ms) OVERSHOT (mV)\n5 24 0.4 10 1.247 4 none\n10 0.8 210\n12 35 0.6 10 2100 6.5 none\n10 0.4 300\nWhen theENispulled lowfor10ms,theICenters shutdown andtheSScapacitor discharges through a5-kΩ\nresistor forthenext softstart.\n7.3.3 Overcurrent Protection\nTheTPS61175 hasacycle-by-cycle overcurrent limit protection thatturns offthepower switch once theinductor\ncurrent reaches theovercurrent limit threshold. ThePWM circuitry resets itself atthebeginning ofthenext switch\ncycle. During anovercurrent event, theoutput voltage begins todroop asafunction oftheload ontheoutput.\nWhen theFBvoltage drops lower than 0.9V,theswitching frequency isautomatically reduced to1/4oftheset\nvalue. Theswitching frequency does notreset until theovercurrent condition isremoved. This feature isdisabled\nduring softstart.\n7.3.4 Enable andThermal Shutdown\nThe TPS61175 enters shutdown when theENvoltage isless than 0.4Vformore than 10ms.Inshutdown, the\ninput supply current forthedevice isless than 1.5μA(maximum). The ENpinhasaninternal 800-kΩpulldown\nresistor todisable thedevice when itisfloating.\nAninternal thermal shutdown turns offthedevice when thetypical junction temperature of160°Cisexceeded.\nTheICrestarts when thejunction temperature drops by15°C.\n7.3.5 Undervoltage Lockout (UVLO)\nAnundervoltage lockout circuit prevents mis-operation ofthedevice atinput voltages below 2.5-V (typical).\nWhen theinput voltage isbelow theundervoltage threshold, thedevice remains off,andtheinternal switch FET\nisturned off.TheUVLO threshold issetbelow minimum operating voltage of2.9Vtoavoid anytransient VINdip\ntriggering theUVLO andcausing thedevice toreset. Fortheinput voltages between UVLO threshold and2.9V,\nthedevice attempts tooperate, butthespecifications arenotensured.\n/c40 /c41\n/c40 /c412\nIN min_ON IN SW SW\n(min_load) OUT D IN IN\nOUT D INV x t + V x L x C x1I = x When V + V - V > V2 L x V + V - V/c166\n/c40 /c41\n/c40 /c412\nIN min_ON OUT D IN SW SW\n(min_load) OUT D IN IN\nOUT D INV x t + (V + V - V ) x L x C x1I = x When V + V - V < V2 L x V + V - V/c166\n11TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Minimum ONTime andPulse Skipping\nOnce thePWM switch isturned on,theTPS61175 hasminimum ONpulse width of60ns.This sets thelimit of\ntheminimum duty cycle ofthePWM switch, anditisindependent ofthesetswitching frequency. When operating\nconditions result intheTPS61175 having aminimum ONpulse width less than 60ns,theICenters pulse-\nskipping mode. Inthismode, thedevice keeps thepower switch offforseveral switching cycles tokeep the\noutput voltage from rising above theregulated voltage. This operation typically occurs inlight load condition\nwhen thePWM operates indiscontinuous mode. Pulse skipping increases theoutput voltage ripple, see\nFigure 15.\nWhen setting switching frequency higher than 1.2MHz, TIrecommends using anexternal synchronous clock as\nswitching frequency toensure pulse-skipping function works atlight load. When using theinternal switching\nfrequency above 1.2MHz, thepulse-skipping operation may notfunction. When thepulse-skipping function does\nnotwork atlight load, theTPS61175 always runs inPWM mode with minimum ONpulse width. Tokeep the\noutput voltage inregulation, aminimum load isrequired. Theminimum load isrelated totheinput voltage, output\nvoltage, switching frequency, external inductor value and themaximum value oftheminimum ONpulse width.\nUse Equation 1andEquation 2tocalculate therequired minimum load attheworst case. The maximum tmin_ON\ncould beestimated to80ns.CSWisthetotal parasite capacitance attheswitching node SWpin.Itcould be\nestimated to100pF.\n(1)\n(2)\nR3D1\nC1\nR1VOUT\nR2VIN\nC4C3C2L1\nR4TPS61175\nVIN\nEN\nPGND\nAGNDSynFREQ\nCOMPSS\nNCFB\nPGNDPGNDSWSW\nCopyright © 2016, Texas Instruments Incorporated\n12TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated8Application andImplementation\n8.1 Application Information\nThe following section provides astep-by-step design approach forconfiguring theTPS61175 asavoltage\nregulating boost converter, asshown inFigure 8.When configured asSEPIC orflyback converter, adifferent\ndesign approach isrequired.\n8.2 Typical Application\nFigure 8.Boost Converter Configuration\n8.2.1 Design Requirements\nTable 4.Design Parameters\nPARAMETERS VALUES\nInput voltage 5V\nOutput voltage 24V\nOperating frequency 1.2MHz\n8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design with WEBENCH Tools\nClick here tocreate acustom design using theTPS61175 device with theWEBENCH®Power Designer.\n1.Start byentering your VIN,VOUTandIOUTrequirements.\n2.Optimize your design forkey parameters likeefficiency, footprint and cost using theoptimizer dial and\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides youwith acustomized schematic along with alistofmaterials with real\ntime pricing andcomponent availability.\n4.Inmost cases, youwillalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare your design with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\nOUT D IN IN\nL\nSW SW\nSW\nOUT D IN IN\nOUT\nIN est(V + V V ) (1 D) V D 1I = = =\nL L 1 1L +V + V V V\nPRPL%\nV η/c45 /c180 /c45 /c180/c68\n/c180 /c166 /c180 /c166 /c233 /c249 /c230 /c246\n/c180 /c166 /c180/c234 /c250 /c231 /c247/c45 /c234 /c250 /c232 /c248 /c235 /c251\n/c163 /c180\n/c180\n2\nOUT D IN IN\nOUT(crit)2\nOUT D SW(V + V V ) VI =\n2 (V + V ) L/c45 /c180\n/c180 /c180 /c166 /c180\nOUT D OUT SW\n2\nIN2 (V + V ) I LD =\nV/c180 /c180 /c180 /c180 /c166\nOUT D IN\nOUT DV + V VD =\nV + V/c45\n13TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated8.2.2.2 Determining theDuty Cycle\nThe TPS61175 has amaximum worst case duty cycle of89% and aminimum ontime of60ns.These two\nconstraints place limitations ontheoperating frequency thatcanbeused foragiven input tooutput conversion\nratio. Theduty cycle atwhich theconverter operates isdependent onthemode inwhich theconverter isrunning.\nIftheconverter isrunning indiscontinuous conduction mode (DCM), where theinductor current ramps tozero at\ntheendofeach cycle, theduty cycle varies with changes totheload much more than itdoes when running in\ncontinuous conduction mode (CCM). Incontinuous conduction mode, where theinductor maintains adccurrent,\ntheduty cycle isrelated primarily totheinput andoutput voltages ascomputed inEquation 3:\n(3)\nIndiscontinuous mode theduty cycle isafunction oftheload, input and output voltages, inductance and\nswitching frequency ascomputed inEquation 4:\n(4)\nAllconverters using adiode asthefreewheeling orcatch component have aload current level atwhich they\ntransition from discontinuous conduction tocontinuous conduction. This isthepoint where theinductor current\njustfalls tozero. Athigher load currents, theinductor current does notfalltozero butremains flowing ina\npositive direction and assumes atrapezoidal wave shape asopposed toatriangular wave shape. This load\nboundary between discontinuous conduction and continuous conduction can befound forasetofconverter\nparameters inEquation 5:\n(5)\nForloads higher than theresult ofEquation 5,theduty cycle isgiven byEquation 3andforloads less thatthe\nresults ofEquation 4,theduty cycle isgiven Equation 5.ForEquation 3through Equation 5,thevariable\ndefinitions areasfollows:\n•VOUTistheoutput voltage oftheconverter inV\n•VDistheforward conduction voltage drop across therectifier orcatch diode inV\n•VINistheinput voltage totheconverter inV\n•IOUTistheoutput current oftheconverter inA\n•Listheinductor value inH\n•fSWistheswitching frequency inHz\nUnless otherwise stated, thedesign equations that follow assume that theconverter isrunning incontinuous\nmode.\n8.2.2.3 Selecting theInductor\nTheselection oftheinductor affects steady state operation aswellastransient behavior andloop stability. These\nfactors make itthemost important component inpower regulator design. There arethree important inductor\nspecifications, inductor value, DCresistance and saturation current. Considering inductor value alone isnot\nenough.\nInductor values canhave ±20% tolerance with nocurrent bias. When theinductor current approaches saturation\nlevel, itsinductance canfalltosome percentage ofits0-Avalue depending onhow theinductor vendor defines\nsaturation current. ForCCM operation, therule ofthumb istochoose theinductor sothat itsinductor ripple\ncurrent (ΔIL)isnomore than acertain percentage (RPL% =20–40%) ofitsaverage DCvalue (IIN(AVG) =IL(AVG) ).\n(6)\nR1Vout = 1.229 V + 1\nR2\nVoutR1 = R2 1\n1.229V/c230 /c246/c180/c231 /c247/c232 /c248\n/c230 /c246/c180 /c45/c231 /c247/c232 /c248\nIN(max) IN(max) est IN(max) LIM est\nOUT(max)\nOUT OUTV  I  V  I (1 %RPL/2)IV V u u K u u \x10 uK  \nest IN\nSW OUT\nOUT D IN INη VL\n1 1+ RPL% PV + V V V/c180/c179\n/c233 /c249 /c230 /c246/c166 /c180/c234 /c250 /c231 /c247/c45 /c234 /c250 /c232 /c248 /c235 /c251\n14TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments IncorporatedRearranging andsolving forLgives:\n(7)\nChoosing theinductor ripple current tocloser to20% oftheaverage inductor current results inalarger\ninductance value, maximizes theconverter ’spotential output current andminimizes EMI. Choosing theinductor\nripple current closer to40% ofIL(AVG) results inasmaller inductance value, and aphysically smaller inductor,\nimproves transient response butresults inpotentially higher EMI andlower efficiency iftheDCR ofthesmaller\npackaged inductor issignificantly higher. Using aninductor with asmaller inductance value than computed\nabove may result intheconverter operating inDCM. This reduces themaximum output current oftheboost\nconverter, causes larger input voltage and output ripple, and typically reduces efficiency. Table 5lists the\nrecommended inductor fortheTPS61175.\nTable 5.Recommended Inductors forTPS61175\nPART NUMBERL\n(μH)DCR MAX\n(mΩ)SATURATION CURRENT\n(A)SIZE\n(L×W×Hmm)VENDOR\nD104C2 10 44 3.6 10.4 ×10.4 ×4.8 TOKO\nVLF10040 15 42 3.1 10×9.7×4 TDK\nCDRH105RNP 22 61 2.9 10.5 ×10.3 ×5.1 Sumida\nMSS1038 15 50 3.8 10×10.2 ×3.8 Coilcraft\nThe device has built-in slope compensation toavoid subharmonic oscillation associated with current mode\ncontrol. Iftheinductor value islower than 4.7μH,theslope compensation may notbeadequate, and theloop\ncanbeunstable. Applications requiring inductors above 47μHhave notbeen evaluated. Therefore, theuser is\nresponsible forverifying operation ifthey select aninductor that isoutside the4.7-μHto47-μHrecommended\nrange.\n8.2.2.4 Computing theMaximum Output Current\nTheover-current limit fortheintegrated power FET limits themaximum input current andthus themaximum input\npower foragiven input voltage. Maximum output power isless than maximum input power due topower\nconversion losses. Therefore, thecurrent limit setting, input voltage, output voltage andefficiency canallchange\nthemaximum current output (IOUT(MAX) ).The current limit clamps thepeak inductor current, therefore theripple\nhastobesubtracted toderive maximum DCcurrent.\nwhere\n•ILIM=overcurrent limit\n•ηest=efficiency estimate based onsimilar applications orcomputed above (8)\nForinstance, when VIN=12Visboosted toVOUT=24V,theinductor is10µH,theSchottky forward voltage is\n0.4V,and theswitching frequency is1.2MHz; then themaximum output current is1.2Aintypical condition,\nassuming 90% efficiency anda%RPL =20%.\n8.2.2.5 Setting Output Voltage\nTosettheoutput voltage ineither DCM orCCM, select thevalues ofR1andR2according toEquation 9:\n(9)\nConsidering theleakage current through theresistor divider andnoise decoupling intoFBpin,anoptimum value\nforR2isaround 10k.The output voltage tolerance depends ontheVFBaccuracy andthetolerance ofR1and\nR2.\nTRAN\nOUT\nLOOP-BW TRANΔIC =\n2 f ΔV/c180 /c112 /c180 /c180\n/c40 /c41OUT IN out\nout\nOUT rippleV V I\nC =\nV Fs V/c45\n/c180 /c180\n15TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated8.2.2.6 Setting theSwitching Frequency\nChoose theappropriate resistor from theresistance versus frequency table Table 2orgraph Figure 7.Aresistor\nmust beplaced from theFREQ pintoground, even ifanexternal oscillation isapplied forsynchronization.\nIncreasing switching frequency reduces thevalue ofexternal capacitors and inductors, butalso reduces the\npower conversion efficiency. Theuser should setthefrequency fortheminimum tolerable efficiency.\n8.2.2.7 Setting theSoft-Start Time\nChoose theappropriate capacitor from thesoft-start table, Table 3.Increasing thesoft-start time reduces the\novershoot during start-up.\n8.2.2.8 Selecting theSchottky Diode\nThe high switching frequency oftheTPS61175 demands ahigh-speed rectification foroptimum efficiency.\nEnsure that thediode ’saverage and peak current rating exceed theaverage output current and peak inductor\ncurrent. Inaddition, thediode ’sreverse breakdown voltage must exceed theswitch FET rating voltage of40V.\nSo,theVISHAY SS3P6L-E3/86A isrecommended forTPS61175. The power dissipation ofthediode\'s package\nmust belarger than IOUT(max) ×VD.\n8.2.2.9 Selecting theInput andOutput Capacitors\nThe output capacitor ismainly selected tomeet therequirements fortheoutput ripple and load transient. Then\ntheloop iscompensated fortheoutput capacitor selected. The output ripple voltage isrelated tothecapacitor ’s\ncapacitance and itsequivalent series resistance (ESR). Assuming acapacitor with zero ESR, theminimum\ncapacitance needed foragiven ripple canbecalculated using Equation 10:\n(10)\nwhere Vripple =peak topeak output ripple. The additional output ripple component caused byESR iscalculated\nusing:\nVripple_ESR =I×RESR\nDue toitslowESR, Vripple_ESR canbeneglected forceramic capacitors, butmust beconsidered iftantalum or\nelectrolytic capacitors areused.\nThe minimum ceramic output capacitance needed tomeet aload transient requirement canbeestimated using\nEquation 11:\nwhere\n•ΔITRAN isthetransient load current step\n•ΔVTRAN istheallowed voltage dipfortheload current step\n•fLOOP-BW isthecontrol loop bandwidth (that is,thefrequency where thecontrol loop gain crosses zero). (11)\nCare must betaken when evaluating aceramic capacitor ’sderating under DCbias, aging and ACsignal. For\nexample, larger form factor capacitors (in1206 size) have their selfresonant frequencies intherange ofthe\nswitching frequency. Sotheeffective capacitance issignificantly lower. TheDCbias canalso significantly reduce\ncapacitance. Ceramic capacitors canloss asmuch as50% ofitscapacitance atitsrated voltage. Therefore, one\nmust addmargin onthevoltage rating toensure adequate capacitance attherequired output voltage.\nFor atypical boost converter implementation, atleast 4.7μFofceramic input and output capacitance is\nrecommended. Additional input and output capacitance may berequired tomeet ripple and/or transient\nrequirements.\nThepopular vendors forhigh value ceramic capacitors are:\nTDK (http://www.component.tdk.com/components.php )\nMurata (http://www.murata.com/cap/index.html )\n2\n2SWSW1He(s)\nSes 1 (1 D) 0.5\nSn s1\n( )/c61\n/c233 /c249/c230 /c246/c180 /c43 /c180 /c45 /c45/c234 /c250/c231 /c247/c232 /c248/c235 /c251/c43 /c43/c166 /c112 /c180 /c166\n2\nO IN\nRHPZ\nOUTR V=\n2 L V/c230 /c246\n/c166 /c180 /c231 /c247/c112 /c180 /c232 /c248\n/c166 /c187/c112 /c180 /c180ESR\nESR1\n2 R C2\nP\nO2\n2 R C2/c166 /c61\n/c112 /c180 /c180\n/c230 /c246 /c230 /c246/c43 /c45/c231 /c247 /c231 /c247/c180 /c112 /c180 /c166 /c180 /c112 /c180 /c166 /c180 /c45 /c232 /c248 /c232 /c248/c61 /c180 /c180/c180/c43/c180 /c112 /c180 /c166ESR RHPZ OUT\nPS\nSENSE\nPs s1 12 2 R (1 D)G (s) He(s)s 2 R12\n_+(1-D)\nRSENSER1\nC2R\n2O\nRESR R2Vref\nC5C4\nR3(optional)\n16TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated8.2.2.10 Compensating theSmall Signal Control Loop\nAllcontinuous mode boost converters have aright halfplane zero (ƒRHPZ)due totheinductor being removed\nfrom theoutput during charging. Inatraditional voltage mode controlled boost converter, theinductor andoutput\ncapacitor form asmall signal double pole. Foranegative feedback system tobestable, thefedback signal must\nhave again less than 1before having 180degrees ofphase shift. With itsdouble pole andRHPZ allproviding\nphase shift, voltage mode boost converters areachallenge tocompensate. Inaconverter with current mode\ncontrol, there are essentially two loops, aninner current feedback loop created bytheinductor current\ninformation sensed across RSENSE (40mΩ)andtheoutput voltage feedback loop. The inner current loop allows\ntheswitch, inductor andmodulator tobelumped together intoasmall signal variable current source controlled by\ntheerror amplifier, asshown inFigure 9.\nFigure 9.Small Signal Model ofaCurrent Mode Boost inCCM\nThenew power stage, including theslope compensation, small signal model becomes:\n(12)\nWhere\n(13)\n(14)\n(15)\nAnd\n(16)\nHe(s) models theinductor current sampling effect aswell astheslope compensation effect onthesmall signal\nresponse. Note thatifSn>Se,forexample, when Lissmaller than recommended, theconverter operates asa\nvoltage mode converter andtheabove model nolonger holds.\n/c166/c112 /c180 /c180Z1=2 R3 C4\n/c166 /c61/c112 /c180 /c180P21(optional)2 R3 C5\n/c166 /c61/c112 /c180 /c180P1\nEA1\n2 R C4\n/c43/c180 /c112 /c180 /c166/c61 /c180 /c180 /c180/c43 /c230 /c246 /c230 /c246/c43 /c180 /c43/c231 /c247 /c231 /c247/c180 /c112 /c180 /c166 /c180 /c112 /c180 /c166 /c232 /c248 /c232 /c248Z\nEA EA EA\nP1 P2s12 R2H G RR2 R1 s s1 12 2\nf − Frequency − kHzGain − dB Phase – °\n–180–120\nfP–60060120180\nPhaseGain\n/c40 /c41/c109/c43/c180 /c45 /c1800.32 V / R4 0.5 ASe =16 1 D 6pF 6 pF\n/c45/c180OUT D IN\nSENSEV + V VSn = RL\n17TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments IncorporatedTheslope compensation inTPS61175 isshown asfollows:\n(17)\nWhere R4isthefrequency setting resistor (18)\nFigure 10shows aBode plotofatypical CCM boost converter power stage.\nFigure 10.Bode PlotofPower Stage Gain andPhase\nThe TPS61175 COMP pinistheoutput oftheinternal trans-conductance amplifier. Equation 19shows the\nequation forfeedback resistor network andtheerror amplifier.\nwhere\n•GEAandREAaretheamplifier ’strans-conductance andoutput resistance located intheElectrical\nCharacteristics table. (19)\n(20)\nC5isoptional andcanbemodeled as10pFstray capacitance. (21)\nand\n(22)\nFigure 11shows atypical bode plotfortransfer function H(s).\nf − Frequency − kHzGain − dB Phase – °\n–180–90\nfZ fC090180\nf 2p <–f 1pPhase\nGainKcomp\n18TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments IncorporatedFigure 11.Bode PlotofFeedback Resistors andCompensated Amplifier Gain andPhase\nThe next step istochoose theloop crossover frequency, fC.The higher infrequency that theloop gain stays\nabove zero before crossing over, thefaster theloop response willbeandtherefore thelower theoutput voltage\nwilldroop during astep load. Itisgenerally accepted thattheloop gain cross over nohigher than thelower of\neither 1/5oftheswitching frequency, fSW,or1/3oftheRHPZ frequency, fRHPZ.Toapproximate asingle pole roll-\noffuptofP2,select R3sothatthecompensation gain, KCOMP ,atfConFigure 11isthereciprocal ofthegain, KPW,\nread atfrequency fCfrom theFigure 10bode plot, ormore simply:\nKCOMP (fC)=20×log(G EA×R3×R2/(R2+R1)) =1/K PW(fC)\nThis makes thetotal loop gain, T(s) =GPS(s)×HEA(s),zero atthefC.Then, select C4sothat fZ≅fC/10and\noptional fP2>fC×10.Following thismethod should lead toaloop with aphase margin near 45degrees. Lowering\nR3while keeping fZ≅fC/10increases thephase margin andtherefore increases thetime ittakes fortheoutput\nvoltage tosettle following astep load.\nIntheTPS61175, iftheFBpinvoltage changes suddenly due toaload step ontheoutput voltage, theerror\namplifier increases itstransconductance for8-ms inaneffort tospeed uptheIC’stransient response andreduce\noutput voltage droop duetotheload step. Forexample, iftheFBvoltage decreases 10mVduetoload change,\ntheerror amplifier increases itssource current through COMP by5times; ifFBvoltage increases 11mV, thesink\ncurrent through COMP isincreased to3.5times normal value. This feature often results insaw tooth ringing on\ntheoutput voltage, shown asFigure 13.Designing theloop forgreater than 45degrees ofphase margin and\ngreater than 10-db gain margin minimizes theamplitude ofthisringing. This feature isdisabled during softstart.\nEN\n2□V/div\nVOUT\n5□V/div\nI\n500□mA/divL\nt□-□1□ms/div\nVOUT\n1□V/div\n20□V□offset\nI\n100□mA/divL\nt□-□400 s/div /c109VOUT\n20□mV/div\nAC\nSW\n20□V/div\nVOUT\n100□mV/div\nAC\nt□-□400□ns/divIL\n500□mA/div\nVIN\n1□V/div\nAC\nVOUT\n100□mV/div\nAC\nt□-□200 s/div /c109\nVOUT\n500□mV/div\nAC\nI\n200□mA/divLOAD\nt□-□100 s/div /c109\n19TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 12.Line Transient Response Figure 13.Load Transient Response\nFigure 14.PWM Operation Figure 15.Pulse Skipping\nFigure 16.Soft Start-up\nMinimize the area\nof SW traceSW\nAGNDENThermal PadSW\nVIN\nSS\nSYNCPGND\nCOMPNC\nFREQ\nFBPGND\nPGNDCAPACITOR\nPGNDVOUT\nDIODE\nPlace enough\nVIAs around\nthermal pad to\nenhance thermal\nperformanceCOMPENSATION\nNETWORKFEEDBACKSW\nAGNDINDUCTORVIN\nINPUT\nCAPACITOR\nOUTPUTSCHOTTKY\n20TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nThedevice isdesigned tooperate from aninput voltage supply range between 2.9Vand18V.The input power\nsupply ’soutput current must berated according tothesupply voltage, output voltage and output current ofthe\nTPS61175.\n10Layout\n10.1 Layout Guidelines\n•Asforallswitching power supplies, especially those running athigh switching frequency and high currents,\nlayout isanimportant design step. Iflayout isnotcarefully done, theregulator could suffer from instability as\nwell asnoise problems. Tomaximize efficiency, switch riseandfalltimes arevery fast. Toprevent radiation\nofhigh frequency noise (forexample, EMI), proper layout ofthehigh frequency switching path isessential.\n•Minimize thelength andarea ofalltraces connected totheSWpinandalways useaground plane under the\nswitching regulator tominimize interplane coupling.\n•The high current path including theswitch, Schottky diode, and output capacitor, contains nanosecond rise\nandfalltimes andmust bekept asshort aspossible.\n•The input capacitor must notonly tobeclose totheVINpin,butalso totheGND pininorder toreduce the\nIinput supply ripple.\n10.2 Layout Example\nFigure 17.TPS61175 Layout\nA\nD(max)\nJA125 C TP =\nR/c113/c176 /c45\n21TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated10.3 Thermal Considerations\nRestrict themaximum ICjunction temperature to125°Cunder normal operating conditions. This restriction limits\nthepower dissipation oftheTPS61175. Calculate themaximum allowable dissipation, PD(maximum), and keep\ntheactual dissipation less than orequal toPD(maximum). The maximum-power-dissipation limit isdetermined\nusing Equation 23:\nwhere\n•TAisthemaximum ambient temperature fortheapplication\n•RθJAisthethermal resistance junction-to-ambient given inThermal Information . (23)\nThe TPS61175 comes inathermally enhanced TSSOP package. This package includes athermal pad that\nimproves thethermal capabilities ofthepackage. The RθJAoftheTSSOP package greatly depends onthePCB\nlayout andthermal padconnection. The thermal padmust besoldered totheanalog ground onthePCB. Using\nthermal vias underneath thethermal pad.\n22TPS61175\nSLVS892F –DECEMBER 2008 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Development Support\n11.2.1 Custom Design with WEBENCH Tools\nClick here tocreate acustom design using theTPS61175 device with theWEBENCH®Power Designer.\n1.Start byentering your VIN,VOUTandIOUTrequirements.\n2.Optimize your design forkey parameters likeefficiency, footprint and cost using theoptimizer dial and\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides youwith acustomized schematic along with alistofmaterials with real\ntime pricing andcomponent availability.\n4.Inmost cases, youwillalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare your design with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nPowerPad, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n23TPS61175\nwww.ti.com SLVS892F –DECEMBER 2008 –REVISED APRIL 2019\nProduct Folder Links: TPS61175Submit Documentation Feedback Copyright ©2008 –2019, Texas Instruments Incorporated11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS61175PWP ACTIVE HTSSOP PWP 1490RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 61175\nTPS61175PWPR ACTIVE HTSSOP PWP 142000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 61175\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF TPS61175 :\n•Automotive: TPS61175-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS61175PWPR HTSSOP PWP 142000 330.0 12.4 6.95.61.68.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS61175PWPR HTSSOP PWP 142000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS61175PWP PWP HTSSOP 14 90 530 10.2 3600 3.5PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD  TSSOP - 1.2 mm max height PWP 14\nPLASTIC SMALL OUTLINE 4.4 x 5.0, 0.65 mm pitch\n4224995/A\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS61175PWPR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.9 V to 18 V
  - Output Voltage: Up to 38 V
  - Maximum Switch Voltage: 40 V

- **Current Ratings:**
  - Output Current: 3 A (maximum)
  - Overcurrent Limit: 3 A to 5 A (typical)

- **Power Consumption:**
  - Operating Quiescent Current: 3.5 mA
  - Shutdown Current: 1.5 µA

- **Operating Temperature Range:**
  - Ambient Temperature: -40 °C to 85 °C
  - Junction Temperature: -40 °C to 125 °C

- **Package Type:**
  - 14-Pin HTSSOP with PowerPad™

- **Special Features:**
  - High-efficiency power conversion (up to 93%)
  - Programmable switching frequency (200 kHz to 2.2 MHz)
  - Built-in soft-start function
  - Pulse-by-pulse overcurrent limit and thermal shutdown protection
  - Skip-switching cycle for output regulation at light load

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS61175** is a high-voltage boost converter designed for applications requiring efficient power conversion. It integrates a 3-A, 40-V power switch and can be configured in various standard switching-regulator topologies, including boost, SEPIC, and flyback. The device utilizes current mode pulse width modulation (PWM) control to regulate output voltage, making it suitable for applications with varying input voltages, such as multicell batteries or regulated power rails.

#### Typical Applications:
- Power conversion for 5-V to 12-V and 24-V systems
- ADSL modems
- TV tuners
- General-purpose power management in electronic devices

The TPS61175 is particularly useful in applications where high efficiency and flexibility in design are critical, allowing designers to optimize for specific voltage and current requirements while maintaining robust performance under varying load conditions.