Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'REC_NN'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -lc off -smartguide
"C:/Users/tslab-802-2/Desktop/newtest2/FPGA_project -
backup1/MFC_REC/REC_NN_guide.ncd" -power off -o REC_NN_map.ncd REC_NN.ngd
REC_NN.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : MON 13 FEB 22:1:0 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                 7,101 out of  54,576   13%
    Number used as Flip Flops:               7,100
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     17,889 out of  27,288   65%
    Number used as logic:                   16,979 out of  27,288   62%
      Number using O6 output only:          14,788
      Number using O5 output only:             304
      Number using O5 and O6:                1,887
      Number used as ROM:                        0
    Number used as Memory:                     414 out of   6,408    6%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:           25
        Number using O6 output only:             2
        Number using O5 output only:             1
        Number using O5 and O6:                 22
      Number used as Shift Register:           389
        Number using O6 output only:           164
        Number using O5 output only:             1
        Number using O5 and O6:                224
    Number used exclusively as route-thrus:    496
      Number with same-slice register load:    425
      Number with same-slice carry load:        71
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,671 out of   6,822   83%
  Number of MUXCYs used:                     2,244 out of  13,644   16%
  Number of LUT Flip Flop pairs used:       18,679
    Number with an unused Flip Flop:        12,581 out of  18,679   67%
    Number with an unused LUT:                 790 out of  18,679    4%
    Number of fully used LUT-FF pairs:       5,308 out of  18,679   28%
    Number of unique control sets:             208
    Number of slice register sites lost
      to control set restrictions:             767 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     218    3%
    Number of LOCed IOBs:                        7 out of       7  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of     116   16%
  Number of RAMB8BWERs:                         20 out of     232    8%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           40 out of      58   68%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                4.26

Peak Memory Usage:  1243 MB
Total REAL time to MAP completion:  8 mins 29 secs 
Total CPU time to MAP completion:   8 mins 22 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER
   /U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB1
   8[0].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER
   /U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB1
   8[1].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc6slx45' is a WebPack part.
INFO:LIT:243 - Logical network icon_control0<35> has no load.
INFO:LIT:243 - Logical network icon_control0<34> has no load.
INFO:LIT:243 - Logical network icon_control0<33> has no load.
INFO:LIT:243 - Logical network icon_control0<32> has no load.
INFO:LIT:243 - Logical network icon_control0<31> has no load.
INFO:LIT:243 - Logical network icon_control0<30> has no load.
INFO:LIT:243 - Logical network icon_control0<29> has no load.
INFO:LIT:243 - Logical network icon_control0<28> has no load.
INFO:LIT:243 - Logical network icon_control0<27> has no load.
INFO:LIT:243 - Logical network icon_control0<26> has no load.
INFO:LIT:243 - Logical network icon_control0<25> has no load.
INFO:LIT:243 - Logical network icon_control0<24> has no load.
INFO:LIT:243 - Logical network icon_control0<23> has no load.
INFO:LIT:243 - Logical network icon_control0<22> has no load.
INFO:LIT:243 - Logical network icon_control0<21> has no load.
INFO:LIT:243 - Logical network icon_control0<18> has no load.
INFO:LIT:243 - Logical network icon_control0<17> has no load.
INFO:LIT:243 - Logical network icon_control0<16> has no load.
INFO:LIT:243 - Logical network icon_control0<15> has no load.
INFO:LIT:243 - Logical network icon_control0<11> has no load.
INFO:LIT:243 - Logical network icon_control0<10> has no load.
INFO:LIT:243 - Logical network icon_control0<7> has no load.
INFO:LIT:243 - Logical network
   MFCC/FFT_16kHz/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/busy_i_
   reg2 has no load.
INFO:LIT:243 - Logical network
   MFCC/FFT_16kHz/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/edone_i
   _reg has no load.
INFO:LIT:243 - Logical network
   MFCC/FFT_16kHz/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/done_i_
   reg has no load.
INFO:LIT:243 - Logical network MFCC/FFT_16kHz/sig00000bf6 has no load.
INFO:LIT:243 - Logical network MFCC/FFT_16kHz/sig00000bf7 has no load.
INFO:LIT:243 - Logical network nnmain/mac_affine/s<27> has no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_matc
   h/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM
   _NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:980 - The following NGM file is used during SmartGuide:
   "C:\Users\tslab-802-2\Desktop\newtest2\FPGA_project -
   backup1\MFC_REC\REC_NN_map.ngm". The NGM file contains information on how the
   guide file was originally mapped. It is required for the best SmartGuide
   results.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 347 block(s) removed
 126 block(s) optimized away
 238 signal(s) removed
 481 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "icon_control0<35>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
The signal "icon_control0<34>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
The signal "icon_control0<33>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
The signal "icon_control0<32>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
The signal "icon_control0<31>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
The signal "icon_control0<30>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
The signal "icon_control0<29>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
The signal "icon_control0<28>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
The signal "icon_control0<27>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
The signal "icon_control0<26>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
The signal "icon_control0<25>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
The signal "icon_control0<24>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
The signal "icon_control0<23>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
The signal "icon_control0<22>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
The signal "icon_control0<21>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
The signal "icon_control0<18>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
The signal "icon_control0<17>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
The signal "icon_control0<16>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
The signal "icon_control0<15>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
The signal "icon_control0<11>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "icon_control0<10>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "icon_control0<7>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block "MFCC/FFT_16kHz/blk000003fb" (XOR) removed.
 The signal "MFCC/FFT_16kHz/sig000008a2" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk00000428" (MUX) removed.
   The signal "MFCC/FFT_16kHz/sig000008a3" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000429" (MUX) removed.
   The signal "MFCC/FFT_16kHz/sig00000d98" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000aa6" (ROM) removed.
     The signal "MFCC/FFT_16kHz/sig00000313" is loadless and has been removed.
      Loadless block "MFCC/FFT_16kHz/blk000001d5" (FF) removed.
       The signal "MFCC/FFT_16kHz/sig000003bc" is loadless and has been removed.
 The signal "MFCC/FFT_16kHz/sig00000876" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk000009f1" (ROM) removed.
Loadless block "MFCC/FFT_16kHz/blk000003fc" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000454" (XOR) removed.
 The signal "MFCC/FFT_16kHz/sig00000925" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk00000481" (MUX) removed.
   The signal "MFCC/FFT_16kHz/sig00000926" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000482" (MUX) removed.
   The signal "MFCC/FFT_16kHz/sig00000d99" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000aa7" (ROM) removed.
     The signal "MFCC/FFT_16kHz/sig0000033c" is loadless and has been removed.
      Loadless block "MFCC/FFT_16kHz/blk0000017d" (FF) removed.
       The signal "MFCC/FFT_16kHz/sig000007fa" is loadless and has been removed.
        Loadless block "MFCC/FFT_16kHz/blk000001a9" (FF) removed.
 The signal "MFCC/FFT_16kHz/sig000008f9" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk00000a1d" (ROM) removed.
Loadless block "MFCC/FFT_16kHz/blk00000455" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000503" (XOR) removed.
 The signal "MFCC/FFT_16kHz/sig0000097d" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk0000052f" (MUX) removed.
   The signal "MFCC/FFT_16kHz/sig0000097e" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000530" (MUX) removed.
     The signal "MFCC/FFT_16kHz/sig0000097f" is loadless and has been removed.
      Loadless block "MFCC/FFT_16kHz/blk00000531" (MUX) removed.
       The signal "MFCC/FFT_16kHz/sig00000980" is loadless and has been removed.
        Loadless block "MFCC/FFT_16kHz/blk00000532" (MUX) removed.
         The signal "MFCC/FFT_16kHz/sig00000981" is loadless and has been removed.
          Loadless block "MFCC/FFT_16kHz/blk00000533" (MUX) removed.
           The signal "MFCC/FFT_16kHz/sig00000982" is loadless and has been removed.
            Loadless block "MFCC/FFT_16kHz/blk00000534" (MUX) removed.
             The signal "MFCC/FFT_16kHz/sig00000983" is loadless and has been removed.
              Loadless block "MFCC/FFT_16kHz/blk00000535" (MUX) removed.
               The signal "MFCC/FFT_16kHz/sig00000984" is loadless and has been removed.
                Loadless block "MFCC/FFT_16kHz/blk00000536" (MUX) removed.
                 The signal "MFCC/FFT_16kHz/sig00000985" is loadless and has been removed.
                  Loadless block "MFCC/FFT_16kHz/blk00000537" (MUX) removed.
                   The signal "MFCC/FFT_16kHz/sig00000986" is loadless and has been removed.
                    Loadless block "MFCC/FFT_16kHz/blk00000538" (MUX) removed.
                     The signal "MFCC/FFT_16kHz/sig00000987" is loadless and has been removed.
                      Loadless block "MFCC/FFT_16kHz/blk00000539" (MUX) removed.
                       The signal "MFCC/FFT_16kHz/sig00000988" is loadless and has been removed.
                        Loadless block "MFCC/FFT_16kHz/blk0000053a" (MUX) removed.
                         The signal "MFCC/FFT_16kHz/sig00000989" is loadless and has been removed.
                          Loadless block "MFCC/FFT_16kHz/blk0000053b" (MUX) removed.
                           The signal "MFCC/FFT_16kHz/sig0000098a" is loadless and has been removed.
                            Loadless block "MFCC/FFT_16kHz/blk0000053c" (MUX) removed.
                             The signal "MFCC/FFT_16kHz/sig0000098b" is loadless and has been removed.
                              Loadless block "MFCC/FFT_16kHz/blk0000053d" (MUX) removed.
                               The signal "MFCC/FFT_16kHz/sig0000098c" is loadless and has been removed.
                                Loadless block "MFCC/FFT_16kHz/blk0000053e" (MUX) removed.
                                 The signal "MFCC/FFT_16kHz/sig0000098d" is loadless and has been removed.
                                  Loadless block "MFCC/FFT_16kHz/blk0000053f" (MUX) removed.
                                   The signal "MFCC/FFT_16kHz/sig0000098e" is loadless and has been removed.
                                    Loadless block "MFCC/FFT_16kHz/blk00000540" (MUX) removed.
                                     The signal "MFCC/FFT_16kHz/sig0000098f" is loadless and has been removed.
                                      Loadless block "MFCC/FFT_16kHz/blk00000541" (MUX) removed.
                                       The signal "MFCC/FFT_16kHz/sig00000990" is loadless and has been removed.
                                        Loadless block "MFCC/FFT_16kHz/blk00000542" (MUX) removed.
                                         The signal "MFCC/FFT_16kHz/sig00000991" is loadless and has been removed.
                                          Loadless block "MFCC/FFT_16kHz/blk00000543" (MUX) removed.
                                           The signal "MFCC/FFT_16kHz/sig00000992" is loadless and has been removed.
                                            Loadless block "MFCC/FFT_16kHz/blk00000544" (MUX) removed.
                                             The signal "MFCC/FFT_16kHz/sig00000993" is loadless and has been removed.
                                              Loadless block "MFCC/FFT_16kHz/blk00000545" (MUX) removed.
                                               The signal "MFCC/FFT_16kHz/sig00000994" is loadless and has been removed.
                                                Loadless block "MFCC/FFT_16kHz/blk00000546" (MUX) removed.
                                                 The signal "MFCC/FFT_16kHz/sig00000995" is loadless and has been removed.
*Loadless block "MFCC/FFT_16kHz/blk00000547" (MUX) removed.
* The signal "MFCC/FFT_16kHz/sig00000996" is loadless and has been removed.
*  Loadless block "MFCC/FFT_16kHz/blk00000548" (MUX) removed.
*   The signal "MFCC/FFT_16kHz/sig00000997" is loadless and has been removed.
*    Loadless block "MFCC/FFT_16kHz/blk00000549" (MUX) removed.
*     The signal "MFCC/FFT_16kHz/sig00000998" is loadless and has been removed.
*      Loadless block "MFCC/FFT_16kHz/blk0000054a" (MUX) removed.
*       The signal "MFCC/FFT_16kHz/sig00000999" is loadless and has been removed.
*        Loadless block "MFCC/FFT_16kHz/blk0000054b" (MUX) removed.
*         The signal "MFCC/FFT_16kHz/sig0000099a" is loadless and has been removed.
*          Loadless block "MFCC/FFT_16kHz/blk0000054c" (MUX) removed.
*           The signal "MFCC/FFT_16kHz/sig0000099b" is loadless and has been removed.
*            Loadless block "MFCC/FFT_16kHz/blk0000054d" (MUX) removed.
*             The signal "MFCC/FFT_16kHz/sig0000099c" is loadless and has been removed.
*              Loadless block "MFCC/FFT_16kHz/blk0000054e" (MUX) removed.
*               The signal "MFCC/FFT_16kHz/sig0000099d" is loadless and has been removed.
*                Loadless block "MFCC/FFT_16kHz/blk0000054f" (MUX) removed.
*                 The signal "MFCC/FFT_16kHz/sig0000099e" is loadless and has been removed.
*                  Loadless block "MFCC/FFT_16kHz/blk00000550" (MUX) removed.
*                   The signal "MFCC/FFT_16kHz/sig0000099f" is loadless and has been removed.
*                    Loadless block "MFCC/FFT_16kHz/blk00000551" (MUX) removed.
*                     The signal "MFCC/FFT_16kHz/sig000009a0" is loadless and has been removed.
*                      Loadless block "MFCC/FFT_16kHz/blk00000552" (MUX) removed.
*                       The signal "MFCC/FFT_16kHz/sig000009a1" is loadless and has been removed.
*                        Loadless block "MFCC/FFT_16kHz/blk00000553" (MUX) removed.
*                         The signal "MFCC/FFT_16kHz/sig000009a2" is loadless and has been removed.
*                          Loadless block "MFCC/FFT_16kHz/blk00000554" (MUX) removed.
*                           The signal "MFCC/FFT_16kHz/sig000009a3" is loadless and has been removed.
*                            Loadless block "MFCC/FFT_16kHz/blk00000555" (MUX) removed.
*                             The signal "MFCC/FFT_16kHz/sig000009a4" is loadless and has been removed.
*                              Loadless block "MFCC/FFT_16kHz/blk00000556" (MUX) removed.
*                               The signal "MFCC/FFT_16kHz/sig000009a5" is loadless and has been removed.
*                                Loadless block "MFCC/FFT_16kHz/blk00000557" (MUX) removed.
*                                 The signal "MFCC/FFT_16kHz/sig000009a6" is loadless and has been removed.
*                                  Loadless block "MFCC/FFT_16kHz/blk00000558" (MUX) removed.
*                                   The signal "MFCC/FFT_16kHz/sig000009a7" is loadless and has been removed.
*                                    Loadless block "MFCC/FFT_16kHz/blk00000559" (MUX) removed.
*                                     The signal "MFCC/FFT_16kHz/sig000009a8" is loadless and has been removed.
*                                      Loadless block "MFCC/FFT_16kHz/blk0000055b" (MUX) removed.
*                                       The signal "MFCC/FFT_16kHz/sig00000d9d" is loadless and has been removed.
*                                        Loadless block "MFCC/FFT_16kHz/blk00000aab" (ROM) removed.
*                                     The signal "MFCC/FFT_16kHz/sig00000d9c" is loadless and has been removed.
*                                      Loadless block "MFCC/FFT_16kHz/blk00000aaa" (ROM) removed.
*                                   The signal "MFCC/FFT_16kHz/sig00000d9b" is loadless and has been removed.
*                                    Loadless block "MFCC/FFT_16kHz/blk00000aa9" (ROM) removed.
*                                 The signal "MFCC/FFT_16kHz/sig00000979" is loadless and has been removed.
*                                  Loadless block "MFCC/FFT_16kHz/blk00000a42" (ROM) removed.
*                               The signal "MFCC/FFT_16kHz/sig00000978" is loadless and has been removed.
*                                Loadless block "MFCC/FFT_16kHz/blk00000a47" (ROM) removed.
*                             The signal "MFCC/FFT_16kHz/sig00000977" is loadless and has been removed.
*                              Loadless block "MFCC/FFT_16kHz/blk00000a48" (ROM) removed.
*                           The signal "MFCC/FFT_16kHz/sig00000976" is loadless and has been removed.
*                            Loadless block "MFCC/FFT_16kHz/blk00000a49" (ROM) removed.
*                         The signal "MFCC/FFT_16kHz/sig00000975" is loadless and has been removed.
*                          Loadless block "MFCC/FFT_16kHz/blk00000a4a" (ROM) removed.
*                       The signal "MFCC/FFT_16kHz/sig00000974" is loadless and has been removed.
*                        Loadless block "MFCC/FFT_16kHz/blk00000a4b" (ROM) removed.
*                     The signal "MFCC/FFT_16kHz/sig00000973" is loadless and has been removed.
*                      Loadless block "MFCC/FFT_16kHz/blk00000a4c" (ROM) removed.
*                   The signal "MFCC/FFT_16kHz/sig00000972" is loadless and has been removed.
*                    Loadless block "MFCC/FFT_16kHz/blk00000a24" (ROM) removed.
*                 The signal "MFCC/FFT_16kHz/sig00000971" is loadless and has been removed.
*                  Loadless block "MFCC/FFT_16kHz/blk00000a25" (ROM) removed.
*               The signal "MFCC/FFT_16kHz/sig00000970" is loadless and has been removed.
*                Loadless block "MFCC/FFT_16kHz/blk00000a26" (ROM) removed.
*             The signal "MFCC/FFT_16kHz/sig0000096f" is loadless and has been removed.
*              Loadless block "MFCC/FFT_16kHz/blk00000a27" (ROM) removed.
*           The signal "MFCC/FFT_16kHz/sig0000096e" is loadless and has been removed.
*            Loadless block "MFCC/FFT_16kHz/blk00000a28" (ROM) removed.
*         The signal "MFCC/FFT_16kHz/sig0000096d" is loadless and has been removed.
*          Loadless block "MFCC/FFT_16kHz/blk00000a29" (ROM) removed.
*       The signal "MFCC/FFT_16kHz/sig0000096c" is loadless and has been removed.
*        Loadless block "MFCC/FFT_16kHz/blk00000a2a" (ROM) removed.
*     The signal "MFCC/FFT_16kHz/sig0000096b" is loadless and has been removed.
*      Loadless block "MFCC/FFT_16kHz/blk00000a2b" (ROM) removed.
*   The signal "MFCC/FFT_16kHz/sig0000096a" is loadless and has been removed.
*    Loadless block "MFCC/FFT_16kHz/blk00000a2c" (ROM) removed.
* The signal "MFCC/FFT_16kHz/sig00000969" is loadless and has been removed.
*  Loadless block "MFCC/FFT_16kHz/blk00000a2d" (ROM) removed.
                                                 The signal "MFCC/FFT_16kHz/sig00000968" is loadless and has been removed.
*Loadless block "MFCC/FFT_16kHz/blk00000a2e" (ROM) removed.
                                               The signal "MFCC/FFT_16kHz/sig00000967" is loadless and has been removed.
                                                Loadless block "MFCC/FFT_16kHz/blk00000a2f" (ROM) removed.
                                             The signal "MFCC/FFT_16kHz/sig00000966" is loadless and has been removed.
                                              Loadless block "MFCC/FFT_16kHz/blk00000a30" (ROM) removed.
                                           The signal "MFCC/FFT_16kHz/sig00000965" is loadless and has been removed.
                                            Loadless block "MFCC/FFT_16kHz/blk00000a31" (ROM) removed.
                                         The signal "MFCC/FFT_16kHz/sig00000964" is loadless and has been removed.
                                          Loadless block "MFCC/FFT_16kHz/blk00000a32" (ROM) removed.
                                       The signal "MFCC/FFT_16kHz/sig00000963" is loadless and has been removed.
                                        Loadless block "MFCC/FFT_16kHz/blk00000a33" (ROM) removed.
                                     The signal "MFCC/FFT_16kHz/sig00000962" is loadless and has been removed.
                                      Loadless block "MFCC/FFT_16kHz/blk00000a34" (ROM) removed.
                                   The signal "MFCC/FFT_16kHz/sig00000961" is loadless and has been removed.
                                    Loadless block "MFCC/FFT_16kHz/blk00000a35" (ROM) removed.
                                 The signal "MFCC/FFT_16kHz/sig00000960" is loadless and has been removed.
                                  Loadless block "MFCC/FFT_16kHz/blk00000a36" (ROM) removed.
                               The signal "MFCC/FFT_16kHz/sig0000095f" is loadless and has been removed.
                                Loadless block "MFCC/FFT_16kHz/blk00000a37" (ROM) removed.
                             The signal "MFCC/FFT_16kHz/sig0000095e" is loadless and has been removed.
                              Loadless block "MFCC/FFT_16kHz/blk00000a38" (ROM) removed.
                           The signal "MFCC/FFT_16kHz/sig0000095d" is loadless and has been removed.
                            Loadless block "MFCC/FFT_16kHz/blk00000a39" (ROM) removed.
                         The signal "MFCC/FFT_16kHz/sig0000095c" is loadless and has been removed.
                          Loadless block "MFCC/FFT_16kHz/blk00000a3a" (ROM) removed.
                       The signal "MFCC/FFT_16kHz/sig0000095b" is loadless and has been removed.
                        Loadless block "MFCC/FFT_16kHz/blk00000a3b" (ROM) removed.
                     The signal "MFCC/FFT_16kHz/sig0000095a" is loadless and has been removed.
                      Loadless block "MFCC/FFT_16kHz/blk00000a3c" (ROM) removed.
                   The signal "MFCC/FFT_16kHz/sig00000959" is loadless and has been removed.
                    Loadless block "MFCC/FFT_16kHz/blk00000a3d" (ROM) removed.
                 The signal "MFCC/FFT_16kHz/sig00000958" is loadless and has been removed.
                  Loadless block "MFCC/FFT_16kHz/blk00000a3e" (ROM) removed.
               The signal "MFCC/FFT_16kHz/sig00000957" is loadless and has been removed.
                Loadless block "MFCC/FFT_16kHz/blk00000a3f" (ROM) removed.
             The signal "MFCC/FFT_16kHz/sig00000956" is loadless and has been removed.
              Loadless block "MFCC/FFT_16kHz/blk00000a40" (ROM) removed.
           The signal "MFCC/FFT_16kHz/sig00000955" is loadless and has been removed.
            Loadless block "MFCC/FFT_16kHz/blk00000a41" (ROM) removed.
         The signal "MFCC/FFT_16kHz/sig00000954" is loadless and has been removed.
          Loadless block "MFCC/FFT_16kHz/blk00000a43" (ROM) removed.
       The signal "MFCC/FFT_16kHz/sig00000953" is loadless and has been removed.
        Loadless block "MFCC/FFT_16kHz/blk00000a44" (ROM) removed.
     The signal "MFCC/FFT_16kHz/sig00000952" is loadless and has been removed.
      Loadless block "MFCC/FFT_16kHz/blk00000a45" (ROM) removed.
   The signal "MFCC/FFT_16kHz/sig00000d9a" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000aa8" (ROM) removed.
 The signal "MFCC/FFT_16kHz/sig00000951" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk00000a46" (ROM) removed.
Loadless block "MFCC/FFT_16kHz/blk00000504" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000505" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000506" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000507" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000508" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000509" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000050a" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000050b" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000050c" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000050d" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000050e" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000050f" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000510" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000511" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000512" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000513" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000514" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000515" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000516" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000517" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000518" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000519" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000051a" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000051b" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000051c" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000051d" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000051e" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000051f" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000520" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000521" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000522" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000523" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000524" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000525" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000526" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000527" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000528" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000529" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000052a" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000052b" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000052c" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000052d" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000052e" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000055a" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000055c" (XOR) removed.
 The signal "MFCC/FFT_16kHz/sig000009d5" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk00000588" (MUX) removed.
   The signal "MFCC/FFT_16kHz/sig000009d6" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000589" (MUX) removed.
     The signal "MFCC/FFT_16kHz/sig000009d7" is loadless and has been removed.
      Loadless block "MFCC/FFT_16kHz/blk0000058a" (MUX) removed.
       The signal "MFCC/FFT_16kHz/sig000009d8" is loadless and has been removed.
        Loadless block "MFCC/FFT_16kHz/blk0000058b" (MUX) removed.
         The signal "MFCC/FFT_16kHz/sig000009d9" is loadless and has been removed.
          Loadless block "MFCC/FFT_16kHz/blk0000058c" (MUX) removed.
           The signal "MFCC/FFT_16kHz/sig000009da" is loadless and has been removed.
            Loadless block "MFCC/FFT_16kHz/blk0000058d" (MUX) removed.
             The signal "MFCC/FFT_16kHz/sig000009db" is loadless and has been removed.
              Loadless block "MFCC/FFT_16kHz/blk0000058e" (MUX) removed.
               The signal "MFCC/FFT_16kHz/sig000009dc" is loadless and has been removed.
                Loadless block "MFCC/FFT_16kHz/blk0000058f" (MUX) removed.
                 The signal "MFCC/FFT_16kHz/sig000009dd" is loadless and has been removed.
                  Loadless block "MFCC/FFT_16kHz/blk00000590" (MUX) removed.
                   The signal "MFCC/FFT_16kHz/sig000009de" is loadless and has been removed.
                    Loadless block "MFCC/FFT_16kHz/blk00000591" (MUX) removed.
                     The signal "MFCC/FFT_16kHz/sig000009df" is loadless and has been removed.
                      Loadless block "MFCC/FFT_16kHz/blk00000592" (MUX) removed.
                       The signal "MFCC/FFT_16kHz/sig000009e0" is loadless and has been removed.
                        Loadless block "MFCC/FFT_16kHz/blk00000593" (MUX) removed.
                         The signal "MFCC/FFT_16kHz/sig000009e1" is loadless and has been removed.
                          Loadless block "MFCC/FFT_16kHz/blk00000594" (MUX) removed.
                           The signal "MFCC/FFT_16kHz/sig000009e2" is loadless and has been removed.
                            Loadless block "MFCC/FFT_16kHz/blk00000595" (MUX) removed.
                             The signal "MFCC/FFT_16kHz/sig000009e3" is loadless and has been removed.
                              Loadless block "MFCC/FFT_16kHz/blk00000596" (MUX) removed.
                               The signal "MFCC/FFT_16kHz/sig000009e4" is loadless and has been removed.
                                Loadless block "MFCC/FFT_16kHz/blk00000597" (MUX) removed.
                                 The signal "MFCC/FFT_16kHz/sig000009e5" is loadless and has been removed.
                                  Loadless block "MFCC/FFT_16kHz/blk00000598" (MUX) removed.
                                   The signal "MFCC/FFT_16kHz/sig000009e6" is loadless and has been removed.
                                    Loadless block "MFCC/FFT_16kHz/blk00000599" (MUX) removed.
                                     The signal "MFCC/FFT_16kHz/sig000009e7" is loadless and has been removed.
                                      Loadless block "MFCC/FFT_16kHz/blk0000059a" (MUX) removed.
                                       The signal "MFCC/FFT_16kHz/sig000009e8" is loadless and has been removed.
                                        Loadless block "MFCC/FFT_16kHz/blk0000059b" (MUX) removed.
                                         The signal "MFCC/FFT_16kHz/sig000009e9" is loadless and has been removed.
                                          Loadless block "MFCC/FFT_16kHz/blk0000059c" (MUX) removed.
                                           The signal "MFCC/FFT_16kHz/sig000009ea" is loadless and has been removed.
                                            Loadless block "MFCC/FFT_16kHz/blk0000059d" (MUX) removed.
                                             The signal "MFCC/FFT_16kHz/sig000009eb" is loadless and has been removed.
                                              Loadless block "MFCC/FFT_16kHz/blk0000059e" (MUX) removed.
                                               The signal "MFCC/FFT_16kHz/sig000009ec" is loadless and has been removed.
                                                Loadless block "MFCC/FFT_16kHz/blk0000059f" (MUX) removed.
                                                 The signal "MFCC/FFT_16kHz/sig000009ed" is loadless and has been removed.
*Loadless block "MFCC/FFT_16kHz/blk000005a0" (MUX) removed.
* The signal "MFCC/FFT_16kHz/sig000009ee" is loadless and has been removed.
*  Loadless block "MFCC/FFT_16kHz/blk000005a1" (MUX) removed.
*   The signal "MFCC/FFT_16kHz/sig000009ef" is loadless and has been removed.
*    Loadless block "MFCC/FFT_16kHz/blk000005a2" (MUX) removed.
*     The signal "MFCC/FFT_16kHz/sig000009f0" is loadless and has been removed.
*      Loadless block "MFCC/FFT_16kHz/blk000005a3" (MUX) removed.
*       The signal "MFCC/FFT_16kHz/sig000009f1" is loadless and has been removed.
*        Loadless block "MFCC/FFT_16kHz/blk000005a4" (MUX) removed.
*         The signal "MFCC/FFT_16kHz/sig000009f2" is loadless and has been removed.
*          Loadless block "MFCC/FFT_16kHz/blk000005a5" (MUX) removed.
*           The signal "MFCC/FFT_16kHz/sig000009f3" is loadless and has been removed.
*            Loadless block "MFCC/FFT_16kHz/blk000005a6" (MUX) removed.
*             The signal "MFCC/FFT_16kHz/sig000009f4" is loadless and has been removed.
*              Loadless block "MFCC/FFT_16kHz/blk000005a7" (MUX) removed.
*               The signal "MFCC/FFT_16kHz/sig000009f5" is loadless and has been removed.
*                Loadless block "MFCC/FFT_16kHz/blk000005a8" (MUX) removed.
*                 The signal "MFCC/FFT_16kHz/sig000009f6" is loadless and has been removed.
*                  Loadless block "MFCC/FFT_16kHz/blk000005a9" (MUX) removed.
*                   The signal "MFCC/FFT_16kHz/sig000009f7" is loadless and has been removed.
*                    Loadless block "MFCC/FFT_16kHz/blk000005aa" (MUX) removed.
*                     The signal "MFCC/FFT_16kHz/sig000009f8" is loadless and has been removed.
*                      Loadless block "MFCC/FFT_16kHz/blk000005ab" (MUX) removed.
*                       The signal "MFCC/FFT_16kHz/sig000009f9" is loadless and has been removed.
*                        Loadless block "MFCC/FFT_16kHz/blk000005ac" (MUX) removed.
*                         The signal "MFCC/FFT_16kHz/sig000009fa" is loadless and has been removed.
*                          Loadless block "MFCC/FFT_16kHz/blk000005ad" (MUX) removed.
*                           The signal "MFCC/FFT_16kHz/sig000009fb" is loadless and has been removed.
*                            Loadless block "MFCC/FFT_16kHz/blk000005ae" (MUX) removed.
*                             The signal "MFCC/FFT_16kHz/sig000009fc" is loadless and has been removed.
*                              Loadless block "MFCC/FFT_16kHz/blk000005af" (MUX) removed.
*                               The signal "MFCC/FFT_16kHz/sig000009fd" is loadless and has been removed.
*                                Loadless block "MFCC/FFT_16kHz/blk000005b0" (MUX) removed.
*                                 The signal "MFCC/FFT_16kHz/sig000009fe" is loadless and has been removed.
*                                  Loadless block "MFCC/FFT_16kHz/blk000005b1" (MUX) removed.
*                                   The signal "MFCC/FFT_16kHz/sig000009ff" is loadless and has been removed.
*                                    Loadless block "MFCC/FFT_16kHz/blk000005b2" (MUX) removed.
*                                     The signal "MFCC/FFT_16kHz/sig00000a00" is loadless and has been removed.
*                                      Loadless block "MFCC/FFT_16kHz/blk000005b4" (MUX) removed.
*                                       The signal "MFCC/FFT_16kHz/sig00000da1" is loadless and has been removed.
*                                        Loadless block "MFCC/FFT_16kHz/blk00000aaf" (ROM) removed.
*                                     The signal "MFCC/FFT_16kHz/sig00000da0" is loadless and has been removed.
*                                      Loadless block "MFCC/FFT_16kHz/blk00000aae" (ROM) removed.
*                                   The signal "MFCC/FFT_16kHz/sig00000d9f" is loadless and has been removed.
*                                    Loadless block "MFCC/FFT_16kHz/blk00000aad" (ROM) removed.
*                                 The signal "MFCC/FFT_16kHz/sig000009d1" is loadless and has been removed.
*                                  Loadless block "MFCC/FFT_16kHz/blk00000a6b" (ROM) removed.
*                               The signal "MFCC/FFT_16kHz/sig000009d0" is loadless and has been removed.
*                                Loadless block "MFCC/FFT_16kHz/blk00000a70" (ROM) removed.
*                             The signal "MFCC/FFT_16kHz/sig000009cf" is loadless and has been removed.
*                              Loadless block "MFCC/FFT_16kHz/blk00000a71" (ROM) removed.
*                           The signal "MFCC/FFT_16kHz/sig000009ce" is loadless and has been removed.
*                            Loadless block "MFCC/FFT_16kHz/blk00000a72" (ROM) removed.
*                         The signal "MFCC/FFT_16kHz/sig000009cd" is loadless and has been removed.
*                          Loadless block "MFCC/FFT_16kHz/blk00000a73" (ROM) removed.
*                       The signal "MFCC/FFT_16kHz/sig000009cc" is loadless and has been removed.
*                        Loadless block "MFCC/FFT_16kHz/blk00000a74" (ROM) removed.
*                     The signal "MFCC/FFT_16kHz/sig000009cb" is loadless and has been removed.
*                      Loadless block "MFCC/FFT_16kHz/blk00000a75" (ROM) removed.
*                   The signal "MFCC/FFT_16kHz/sig000009ca" is loadless and has been removed.
*                    Loadless block "MFCC/FFT_16kHz/blk00000a4d" (ROM) removed.
*                 The signal "MFCC/FFT_16kHz/sig000009c9" is loadless and has been removed.
*                  Loadless block "MFCC/FFT_16kHz/blk00000a4e" (ROM) removed.
*               The signal "MFCC/FFT_16kHz/sig000009c8" is loadless and has been removed.
*                Loadless block "MFCC/FFT_16kHz/blk00000a4f" (ROM) removed.
*             The signal "MFCC/FFT_16kHz/sig000009c7" is loadless and has been removed.
*              Loadless block "MFCC/FFT_16kHz/blk00000a50" (ROM) removed.
*           The signal "MFCC/FFT_16kHz/sig000009c6" is loadless and has been removed.
*            Loadless block "MFCC/FFT_16kHz/blk00000a51" (ROM) removed.
*         The signal "MFCC/FFT_16kHz/sig000009c5" is loadless and has been removed.
*          Loadless block "MFCC/FFT_16kHz/blk00000a52" (ROM) removed.
*       The signal "MFCC/FFT_16kHz/sig000009c4" is loadless and has been removed.
*        Loadless block "MFCC/FFT_16kHz/blk00000a53" (ROM) removed.
*     The signal "MFCC/FFT_16kHz/sig000009c3" is loadless and has been removed.
*      Loadless block "MFCC/FFT_16kHz/blk00000a54" (ROM) removed.
*   The signal "MFCC/FFT_16kHz/sig000009c2" is loadless and has been removed.
*    Loadless block "MFCC/FFT_16kHz/blk00000a55" (ROM) removed.
* The signal "MFCC/FFT_16kHz/sig000009c1" is loadless and has been removed.
*  Loadless block "MFCC/FFT_16kHz/blk00000a56" (ROM) removed.
                                                 The signal "MFCC/FFT_16kHz/sig000009c0" is loadless and has been removed.
*Loadless block "MFCC/FFT_16kHz/blk00000a57" (ROM) removed.
                                               The signal "MFCC/FFT_16kHz/sig000009bf" is loadless and has been removed.
                                                Loadless block "MFCC/FFT_16kHz/blk00000a58" (ROM) removed.
                                             The signal "MFCC/FFT_16kHz/sig000009be" is loadless and has been removed.
                                              Loadless block "MFCC/FFT_16kHz/blk00000a59" (ROM) removed.
                                           The signal "MFCC/FFT_16kHz/sig000009bd" is loadless and has been removed.
                                            Loadless block "MFCC/FFT_16kHz/blk00000a5a" (ROM) removed.
                                         The signal "MFCC/FFT_16kHz/sig000009bc" is loadless and has been removed.
                                          Loadless block "MFCC/FFT_16kHz/blk00000a5b" (ROM) removed.
                                       The signal "MFCC/FFT_16kHz/sig000009bb" is loadless and has been removed.
                                        Loadless block "MFCC/FFT_16kHz/blk00000a5c" (ROM) removed.
                                     The signal "MFCC/FFT_16kHz/sig000009ba" is loadless and has been removed.
                                      Loadless block "MFCC/FFT_16kHz/blk00000a5d" (ROM) removed.
                                   The signal "MFCC/FFT_16kHz/sig000009b9" is loadless and has been removed.
                                    Loadless block "MFCC/FFT_16kHz/blk00000a5e" (ROM) removed.
                                 The signal "MFCC/FFT_16kHz/sig000009b8" is loadless and has been removed.
                                  Loadless block "MFCC/FFT_16kHz/blk00000a5f" (ROM) removed.
                               The signal "MFCC/FFT_16kHz/sig000009b7" is loadless and has been removed.
                                Loadless block "MFCC/FFT_16kHz/blk00000a60" (ROM) removed.
                             The signal "MFCC/FFT_16kHz/sig000009b6" is loadless and has been removed.
                              Loadless block "MFCC/FFT_16kHz/blk00000a61" (ROM) removed.
                           The signal "MFCC/FFT_16kHz/sig000009b5" is loadless and has been removed.
                            Loadless block "MFCC/FFT_16kHz/blk00000a62" (ROM) removed.
                         The signal "MFCC/FFT_16kHz/sig000009b4" is loadless and has been removed.
                          Loadless block "MFCC/FFT_16kHz/blk00000a63" (ROM) removed.
                       The signal "MFCC/FFT_16kHz/sig000009b3" is loadless and has been removed.
                        Loadless block "MFCC/FFT_16kHz/blk00000a64" (ROM) removed.
                     The signal "MFCC/FFT_16kHz/sig000009b2" is loadless and has been removed.
                      Loadless block "MFCC/FFT_16kHz/blk00000a65" (ROM) removed.
                   The signal "MFCC/FFT_16kHz/sig000009b1" is loadless and has been removed.
                    Loadless block "MFCC/FFT_16kHz/blk00000a66" (ROM) removed.
                 The signal "MFCC/FFT_16kHz/sig000009b0" is loadless and has been removed.
                  Loadless block "MFCC/FFT_16kHz/blk00000a67" (ROM) removed.
               The signal "MFCC/FFT_16kHz/sig000009af" is loadless and has been removed.
                Loadless block "MFCC/FFT_16kHz/blk00000a68" (ROM) removed.
             The signal "MFCC/FFT_16kHz/sig000009ae" is loadless and has been removed.
              Loadless block "MFCC/FFT_16kHz/blk00000a69" (ROM) removed.
           The signal "MFCC/FFT_16kHz/sig000009ad" is loadless and has been removed.
            Loadless block "MFCC/FFT_16kHz/blk00000a6a" (ROM) removed.
         The signal "MFCC/FFT_16kHz/sig000009ac" is loadless and has been removed.
          Loadless block "MFCC/FFT_16kHz/blk00000a6c" (ROM) removed.
       The signal "MFCC/FFT_16kHz/sig000009ab" is loadless and has been removed.
        Loadless block "MFCC/FFT_16kHz/blk00000a6d" (ROM) removed.
     The signal "MFCC/FFT_16kHz/sig000009aa" is loadless and has been removed.
      Loadless block "MFCC/FFT_16kHz/blk00000a6e" (ROM) removed.
   The signal "MFCC/FFT_16kHz/sig00000d9e" is loadless and has been removed.
    Loadless block "MFCC/FFT_16kHz/blk00000aac" (ROM) removed.
 The signal "MFCC/FFT_16kHz/sig000009a9" is loadless and has been removed.
  Loadless block "MFCC/FFT_16kHz/blk00000a6f" (ROM) removed.
Loadless block "MFCC/FFT_16kHz/blk0000055d" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000055e" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000055f" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000560" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000561" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000562" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000563" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000564" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000565" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000566" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000567" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000568" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000569" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000056a" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000056b" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000056c" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000056d" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000056e" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000056f" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000570" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000571" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000572" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000573" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000574" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000575" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000576" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000577" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000578" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000579" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000057a" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000057b" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000057c" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000057d" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000057e" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000057f" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000580" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000581" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000582" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000583" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000584" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000585" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000586" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk00000587" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk000005b3" (XOR) removed.
Loadless block "MFCC/FFT_16kHz/blk0000067e" (SFF) removed.
 The signal "MFCC/FFT_16kHz/sig00000af7" is loadless and has been removed.
Loadless block "MFCC/FFT_16kHz/blk000006d0" (SFF) removed.
 The signal "MFCC/FFT_16kHz/sig00000b20" is loadless and has been removed.
Loadless block "nnmain/multi_std/blk00000001/blk00000012" (XOR) removed.
Loadless block "nnmain/multi_std/blk00000001/blk00000021" (XOR) removed.
The signal
"MFCC/FFT_16kHz/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/busy_i_re
g2" is sourceless and has been removed.
The signal
"MFCC/FFT_16kHz/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/edone_i_r
eg" is sourceless and has been removed.
The signal
"MFCC/FFT_16kHz/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/done_i_re
g" is sourceless and has been removed.
The signal "MFCC/FFT_16kHz/sig00000c92" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk000007ef" (SFF) removed.
The signal "MFCC/FFT_16kHz/sig00000bf8" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk000007f0" (SFF) removed.
The signal "MFCC/FFT_16kHz/sig00000c93" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk000007f1" (SFF) removed.
The signal "MFCC/FFT_16kHz/sig00000be3" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk000007f2" (SFF) removed.
The signal "MFCC/FFT_16kHz/sig00000be4" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk000007f3" (SFF) removed.
The signal "MFCC/FFT_16kHz/sig00000bfd" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk000007f4" (FF) removed.
 Sourceless block "MFCC/FFT_16kHz/blk000007f5" (FF) removed.
The signal "MFCC/FFT_16kHz/sig00000bf6" is sourceless and has been removed.
The signal "MFCC/FFT_16kHz/sig00000c52" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk00000803" (SFF) removed.
The signal "MFCC/FFT_16kHz/sig00000c17" is sourceless and has been removed.
 Sourceless block "MFCC/FFT_16kHz/blk00000813" (SFF) removed.
  The signal "MFCC/FFT_16kHz/sig00000bf7" is sourceless and has been removed.
The signal "MFCC/FFT_16kHz/sig00000def" is sourceless and has been removed.
The signal "nnmain/mac_affine/s<27>" is sourceless and has been removed.
The signal "rec_dim/rec_process<2>_inv" is sourceless and has been removed.
Unused block "MFCC/FFT_16kHz/blk00000655" (SRL16E) removed.
Unused block "MFCC/FFT_16kHz/blk000006a7" (SRL16E) removed.
Unused block "MFCC/FFT_16kHz/blk000007f6" (SFF) removed.
Unused block "MFCC/FFT_16kHz/blk0000080e" (SFF) removed.
Unused block "MFCC/FFT_16kHz/blk00000a82" (ROM) removed.
Unused block "MFCC/FFT_16kHz/blk00000b20" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[10].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
VCC 		MFCC/FFT_16kHz/blk00000001
GND 		MFCC/FFT_16kHz/blk00000002
GND 		MFCC/FFT_16kHz/blk00000251/blk00000252
GND 		MFCC/FFT_16kHz/blk0000027e/blk0000027f
GND 		MFCC/FFT_16kHz/blk0000034b/blk0000034c
VCC 		MFCC/FFT_16kHz/blk0000034b/blk0000034d
GND 		MFCC/FFT_16kHz/blk00000350/blk00000351
VCC 		MFCC/FFT_16kHz/blk00000350/blk00000352
GND 		MFCC/FFT_16kHz/blk000003a3/blk000003a4
VCC 		MFCC/FFT_16kHz/blk000003a3/blk000003a5
GND 		MFCC/FFT_16kHz/blk000003f6/blk000003f7
VCC 		MFCC/FFT_16kHz/blk000003f6/blk000003f8
FDRE 		MFCC/FFT_16kHz/blk00000794
	Property STUCK_AT NOT found
GND 		MFCC/FFT_16kHz/blk00000814/blk00000815
VCC 		MFCC/FFT_16kHz/blk00000814/blk00000816
LUT3 		MFCC/FFT_16kHz/blk0000082d
   optimized to 1
LUT3 		MFCC/FFT_16kHz/blk0000082e
   optimized to 1
LUT3 		MFCC/FFT_16kHz/blk0000082f
   optimized to 1
LUT6 		MFCC/FFT_16kHz/blk0000086e
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk0000086f
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk00000870
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk00000871
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk00000872
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk00000873
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk00000874
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk00000875
   optimized to 0
LUT6 		MFCC/FFT_16kHz/blk00000876
   optimized to 0
GND 		MFCC/FFT_16kHz/blk000008a4/blk000008a5
VCC 		MFCC/FFT_16kHz/blk000008a4/blk000008a6
GND 		MFCC/FFT_16kHz/blk000008b9/blk000008ba
VCC 		MFCC/FFT_16kHz/blk000008b9/blk000008bb
GND 		MFCC/FFT_16kHz/blk000008be/blk000008bf
VCC 		MFCC/FFT_16kHz/blk000008be/blk000008c0
GND 		MFCC/FFT_16kHz/blk000008ca/blk000008cb
VCC 		MFCC/FFT_16kHz/blk000008ca/blk000008cc
GND 		MFCC/FFT_16kHz/blk000008cf/blk000008d0
VCC 		MFCC/FFT_16kHz/blk000008cf/blk000008d1
GND 		MFCC/FFT_16kHz/blk000008d4/blk000008d5
VCC 		MFCC/FFT_16kHz/blk000008d4/blk000008d6
LUT3 		MFCC/FFT_16kHz/blk00000afe
   optimized to 1
FDS 		MFCC/FFT_16kHz/blk00000aff
	Property STUCK_AT NOT found
GND 		MFCC/XST_GND
VCC 		MFCC/XST_VCC
GND 		MFCC/BRAM_FFT_IM/XST_GND
VCC 		MFCC/BRAM_FFT_IM/XST_VCC
GND 		MFCC/BRAM_FFT_PO/XST_GND
VCC 		MFCC/BRAM_FFT_PO/XST_VCC
GND 		MFCC/BRAM_FFT_RE/XST_GND
VCC 		MFCC/BRAM_FFT_RE/XST_VCC
GND 		MFCC/BRAM_FRAME/XST_GND
VCC 		MFCC/BRAM_FRAME/XST_VCC
GND 		MFCC/BRAM_HAM/XST_GND
VCC 		MFCC/BRAM_HAM/XST_VCC
GND 		MFCC/RINGBUFFER/XST_GND
VCC 		MFCC/RINGBUFFER/XST_VCC
GND 		MFCC/SMULTI/XST_GND
VCC 		MFCC/SMULTI/XST_VCC
GND 		MFCC/SMULTI2/XST_GND
VCC 		MFCC/SMULTI2/XST_VCC
GND 		MFCC/log2/XST_GND
GND 		MFCC/usevad/XST_GND
VCC 		MFCC/usevad/XST_VCC
GND 		SPM0405HD4H/XST_GND
VCC 		SPM0405HD4H/XST_VCC
GND 		SPM0405HD4H/MEMS_Filter/XST_GND
VCC 		SPM0405HD4H/MEMS_Filter/XST_VCC
GND 		clock_devide_2M/XST_GND
VCC 		clock_devide_2M/XST_VCC
GND 		nnmain/XST_GND
VCC 		nnmain/XST_VCC
VCC 		nnmain/mac_affine/blk00000001/blk00000002
GND 		nnmain/mac_affine/blk00000001/blk00000003
VCC 		nnmain/multi_std/blk00000001/blk00000002
GND 		nnmain/multi_std/blk00000001/blk00000003
MULT_AND 		nnmain/multi_std/blk00000001/blk00000023
MULT_AND 		nnmain/multi_std/blk00000001/blk00000024
MULT_AND 		nnmain/multi_std/blk00000001/blk00000026
LUT3 		nnmain/multi_std/blk00000001/blk0000003c
   optimized to 0
LUT3 		nnmain/multi_std/blk00000001/blk0000003d
   optimized to 0
LUT4 		nnmain/multi_std/blk00000001/blk0000003e
   optimized to 0
GND 		nnmain/nnpara/XST_GND
VCC 		nnmain/nnpara/XST_VCC
GND 		nnmain/node/XST_GND
VCC 		nnmain/node/XST_VCC
GND 		nnmain/vec_std/XST_GND
VCC 		nnmain/vec_std/XST_VCC
GND 		nnmain/sigmoid/XST_GND
VCC 		nnmain/sigmoid/XST_VCC
VCC 		rec_dim/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[9].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[9].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[9].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_S
LICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0
.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXA/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXB/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXC/MUXCY_L_BUF
LOCALBUF
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_
SLICE.U_GAND_SRL_SLICE/U_MUXD/MUXCY_L_BUF
LUT1 		Mcount_j_cy<1>_rt
LUT1 		Mcount_j_cy<2>_rt
LUT1 		Mcount_j_cy<3>_rt
LUT1 		Mcount_j_cy<4>_rt
LUT1 		Mcount_j_cy<5>_rt
LUT1 		Mcount_j_cy<6>_rt
LUT1 		Mcount_j_cy<7>_rt
LUT1 		Mcount_j_cy<8>_rt
LUT1 		Mcount_j_cy<9>_rt
LUT1 		Mcount_j_cy<10>_rt
LUT1 		Mcount_vad_cnt_cy<1>_rt
LUT1 		Mcount_vad_cnt_cy<2>_rt
LUT1 		Mcount_vad_cnt_cy<3>_rt
LUT1 		Mcount_vad_cnt_cy<4>_rt
LUT1 		Mcount_vad_cnt_cy<5>_rt
LUT1 		Mcount_vad_cnt_cy<6>_rt
LUT1 		Mcount_vad_cnt_cy<7>_rt
LUT1 		Mcount_vad_cnt_cy<8>_rt
LUT1 		Mcount_vad_cnt_cy<9>_rt
LUT1 		Mcount_vad_cnt_cy<10>_rt
LUT1 		Mcount_vad_cnt_cy<11>_rt
LUT1 		Mcount_vad_cnt_cy<12>_rt
LUT1 		Mcount_vad_cnt_cy<13>_rt
LUT1 		Mcount_vad_cnt_cy<14>_rt
LUT1 		Mcount_vad_cnt_cy<15>_rt
LUT1 		Mcount_vad_cnt_cy<16>_rt
LUT1 		Mcount_vad_cnt_cy<17>_rt
LUT1 		Mcount_vad_cnt_cy<18>_rt
LUT1 		Mcount_vad_cnt_cy<19>_rt
LUT1 		Mcount_vad_cnt_cy<20>_rt
LUT1 		Mcount_j_xor<11>_rt
LUT1 		Mcount_vad_cnt_xor<21>_rt
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_LUT
INV 		U_icon_pro/U0/U_ICON/U_STAT/U_STATCMD_n
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGL
E_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[10].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[9].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[8].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[7].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[6].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[5].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_RO
W_ADDR/G[0].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[10].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[9].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[8].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[7].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[6].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[5].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_
NE_1.U_SCNT/G[0].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[10].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[9].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[8].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[7].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[6].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[5].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCN
T/G[0].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LUT
INV 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD_n
LUT1 		MFCC/Mcount_ringaddr_cy<1>_rt
LUT1 		MFCC/Mcount_ringaddr_cy<2>_rt
LUT1 		MFCC/Mcount_ringaddr_cy<3>_rt
LUT1 		MFCC/Mcount_ringaddr_cy<4>_rt
LUT1 		MFCC/Mcount_ringaddr_cy<5>_rt
LUT1 		MFCC/Mcount_ringaddr_cy<6>_rt
LUT1 		MFCC/Mcount_ringaddr_cy<7>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<1>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<2>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<3>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<4>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<5>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<6>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<7>_rt
LUT1 		MFCC/Mcount_shift_cnt_cy<8>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<1>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<2>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<3>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<4>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<5>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<6>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<7>_rt
LUT1 		MFCC/Mcount_shift_framecnt_cy<8>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<1>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<2>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<3>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<4>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<5>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<6>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<7>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<8>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<9>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<10>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<11>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<12>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_cy<13>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<0>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<1>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<2>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<3>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<4>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<5>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<6>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<7>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<8>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<9>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<10>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<11>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<12>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<13>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<14>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<15>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<16>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<17>_rt
LUT1 		MFCC/Madd_n1226_Madd_cy<18>_rt
LUT1 		MFCC/Mcount_ringaddr_xor<8>_rt
LUT1 		MFCC/Mcount_shift_cnt_xor<9>_rt
LUT1 		MFCC/Mcount_shift_framecnt_xor<9>_rt
LUT1 		MFCC/Mcount_xk_index_cnt_xor<14>_rt
LUT1 		MFCC/Madd_xk_re[39]_GND_10_o_add_498_OUT_cy<0>_rt
LUT1 		MFCC/Madd_xk_im[39]_GND_10_o_add_502_OUT_cy<0>_rt
INV 		MFCC/_n5051_inv_INV_0
INV 		MFCC/FFT_16kHz/blk00000b3c
INV 		MFCC/FFT_16kHz/blk00000b3b
LUT1 		MFCC/FFT_16kHz/blk00000afb
LUT1 		MFCC/FFT_16kHz/blk00000afa
LUT1 		MFCC/FFT_16kHz/blk00000af9
LUT1 		MFCC/FFT_16kHz/blk00000af8
LUT1 		MFCC/FFT_16kHz/blk00000af7
LUT1 		MFCC/FFT_16kHz/blk00000af6
LUT1 		MFCC/FFT_16kHz/blk00000af5
LUT1 		MFCC/FFT_16kHz/blk00000af4
LUT1 		MFCC/FFT_16kHz/blk00000af3
LUT1 		MFCC/FFT_16kHz/blk00000af2
LUT1 		MFCC/FFT_16kHz/blk00000af1
LUT1 		MFCC/FFT_16kHz/blk00000af0
LUT1 		MFCC/FFT_16kHz/blk00000aef
LUT1 		MFCC/FFT_16kHz/blk00000aee
LUT1 		MFCC/FFT_16kHz/blk00000aed
LUT1 		MFCC/FFT_16kHz/blk00000aec
LUT1 		MFCC/FFT_16kHz/blk00000aeb
LUT1 		MFCC/FFT_16kHz/blk00000aea
LUT1 		MFCC/FFT_16kHz/blk00000ae9
LUT1 		MFCC/FFT_16kHz/blk00000ae8
LUT1 		MFCC/FFT_16kHz/blk00000ae7
LUT1 		MFCC/FFT_16kHz/blk00000ae6
LUT1 		MFCC/FFT_16kHz/blk00000ae5
LUT1 		MFCC/FFT_16kHz/blk00000ae4
LUT1 		MFCC/FFT_16kHz/blk00000ae3
LUT1 		MFCC/FFT_16kHz/blk00000ae2
LUT1 		MFCC/FFT_16kHz/blk00000ae1
LUT1 		MFCC/FFT_16kHz/blk00000ae0
LUT1 		MFCC/FFT_16kHz/blk00000adf
LUT1 		MFCC/FFT_16kHz/blk00000ade
LUT1 		MFCC/FFT_16kHz/blk00000add
LUT1 		MFCC/FFT_16kHz/blk00000adc
LUT1 		MFCC/FFT_16kHz/blk00000adb
LUT1 		MFCC/FFT_16kHz/blk00000ada
LUT1 		MFCC/FFT_16kHz/blk00000ad9
LUT1 		MFCC/FFT_16kHz/blk00000ad8
LUT1 		MFCC/FFT_16kHz/blk00000ad7
LUT1 		MFCC/FFT_16kHz/blk00000ad6
LUT1 		MFCC/FFT_16kHz/blk00000ad5
LUT1 		MFCC/FFT_16kHz/blk00000ad4
LUT1 		MFCC/FFT_16kHz/blk00000ad3
LUT1 		MFCC/FFT_16kHz/blk00000ad2
LUT1 		MFCC/FFT_16kHz/blk00000ad1
LUT1 		MFCC/FFT_16kHz/blk00000ad0
LUT1 		MFCC/FFT_16kHz/blk00000acf
LUT1 		MFCC/FFT_16kHz/blk00000ace
LUT1 		MFCC/FFT_16kHz/blk00000acd
LUT1 		MFCC/FFT_16kHz/blk00000acc
LUT1 		MFCC/FFT_16kHz/blk00000acb
LUT1 		MFCC/FFT_16kHz/blk00000aca
LUT1 		MFCC/FFT_16kHz/blk00000ac9
LUT1 		MFCC/FFT_16kHz/blk00000ac8
LUT1 		MFCC/FFT_16kHz/blk00000ac7
LUT1 		MFCC/FFT_16kHz/blk00000ac6
LUT1 		MFCC/FFT_16kHz/blk00000ac5
LUT1 		MFCC/FFT_16kHz/blk00000ac4
LUT1 		MFCC/FFT_16kHz/blk00000ac3
LUT1 		MFCC/FFT_16kHz/blk00000ac2
LUT1 		MFCC/FFT_16kHz/blk00000ac1
LUT1 		MFCC/FFT_16kHz/blk00000ac0
LUT1 		MFCC/FFT_16kHz/blk00000abf
LUT1 		MFCC/FFT_16kHz/blk00000abe
LUT1 		MFCC/FFT_16kHz/blk00000abd
LUT1 		MFCC/FFT_16kHz/blk00000abc
LUT1 		MFCC/FFT_16kHz/blk00000abb
LUT1 		MFCC/FFT_16kHz/blk00000aba
LUT1 		MFCC/FFT_16kHz/blk00000ab9
LUT1 		MFCC/FFT_16kHz/blk00000ab8
LUT1 		MFCC/FFT_16kHz/blk00000ab7
LUT1 		MFCC/FFT_16kHz/blk00000ab6
LUT1 		MFCC/FFT_16kHz/blk00000ab5
LUT1 		MFCC/FFT_16kHz/blk00000ab4
LUT1 		MFCC/FFT_16kHz/blk00000ab3
LUT1 		MFCC/FFT_16kHz/blk00000ab2
LUT1 		MFCC/FFT_16kHz/blk00000ab1
LUT1 		MFCC/FFT_16kHz/blk00000ab0
INV 		MFCC/log2/_n0302_inv_INV_0
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<50>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<51>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<52>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<53>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<54>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<55>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<56>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_cy<57>_rt
LUT1 		MFCC/usevad/Maccum_data_tmp_xor<58>_rt
LUT1 		SPM0405HD4H/Mcount_cnt_cy<1>_rt
LUT1 		SPM0405HD4H/Mcount_cnt_cy<2>_rt
LUT1 		SPM0405HD4H/Mcount_cnt_cy<3>_rt
LUT1 		SPM0405HD4H/Mcount_cnt_cy<4>_rt
LUT1 		SPM0405HD4H/Mcount_cnt_cy<5>_rt
LUT1 		SPM0405HD4H/Mcount_cnt_xor<6>_rt
LUT1 		SPM0405HD4H/MEMS_Filter/Msub_tmp0[15]_GND_9_o_sub_840_OUT_cy<3>_rt
LUT1 		SPM0405HD4H/MEMS_Filter/Msub_tmp0[15]_GND_9_o_sub_840_OUT_cy<6>_rt
LUT1 		SPM0405HD4H/MEMS_Filter/Msub_tmp0[15]_GND_9_o_sub_840_OUT_cy<7>_rt
LUT1 		SPM0405HD4H/MEMS_Filter/Msub_tmp0[15]_GND_9_o_sub_840_OUT_cy<9>_rt
LUT1 		SPM0405HD4H/MEMS_Filter/Msub_tmp0[15]_GND_9_o_sub_840_OUT_cy<12>_rt
LUT1 		SPM0405HD4H/MEMS_Filter/Msub_tmp0[15]_GND_9_o_sub_840_OUT_cy<13>_rt
LUT1 		clock_devide_2M/Mcount_clk_div_cnt_cy<1>_rt
LUT1 		clock_devide_2M/Mcount_clk_div_cnt_cy<2>_rt
LUT1 		clock_devide_2M/Mcount_clk_div_cnt_xor<3>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<1>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<2>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<3>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<4>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<5>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<6>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<7>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<8>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<9>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<10>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<11>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_cy<12>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<1>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<3>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<4>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<5>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<8>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<13>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<14>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<15>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<1>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<2>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<3>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<8>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<10>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<13>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<15>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[10][19]_GND_22_o_sub_36_OUT<19:0>_cy<2>_rt
LUT1 		nnmain/Msub_x_i[10][19]_GND_22_o_sub_36_OUT<19:0>_cy<3>_rt
LUT1 		nnmain/Msub_x_i[10][19]_GND_22_o_sub_36_OUT<19:0>_cy<5>_rt
LUT1 		nnmain/Msub_x_i[10][19]_GND_22_o_sub_36_OUT<19:0>_cy<6>_rt
LUT1 		nnmain/Msub_x_i[10][19]_GND_22_o_sub_36_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[10][19]_GND_22_o_sub_36_OUT<19:0>_cy<12>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<0>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<1>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<2>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<3>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<4>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<8>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<11>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<12>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<13>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<15>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<0>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<1>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<2>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<7>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<8>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<12>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<14>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<0>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<3>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<6>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<11>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<12>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<15>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<0>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<1>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<2>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<3>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<4>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<7>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<8>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<10>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<11>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<13>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<1>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<2>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<3>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<5>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<10>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<13>_rt
LUT1 		nnmain/Msub_x_i[2][19]_GND_22_o_sub_28_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<6>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<7>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<10>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<12>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<13>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<14>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<15>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<2>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<4>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<5>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<7>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<11>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<12>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<14>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<17>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_cy<18>_rt
LUT1 		nnmain/Msub_x_i[1][19]_GND_22_o_sub_27_OUT<19:0>_cy<0>_rt
LUT1 		nnmain/Msub_x_i[1][19]_GND_22_o_sub_27_OUT<19:0>_cy<4>_rt
LUT1 		nnmain/Msub_x_i[1][19]_GND_22_o_sub_27_OUT<19:0>_cy<6>_rt
LUT1 		nnmain/Msub_x_i[1][19]_GND_22_o_sub_27_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[1][19]_GND_22_o_sub_27_OUT<19:0>_cy<12>_rt
LUT1 		nnmain/Msub_x_i[1][19]_GND_22_o_sub_27_OUT<19:0>_cy<13>_rt
LUT1 		nnmain/Msub_x_i[1][19]_GND_22_o_sub_27_OUT<19:0>_cy<14>_rt
LUT1 		nnmain/Msub_x_i[0][19]_GND_22_o_sub_26_OUT<19:0>_cy<1>_rt
LUT1 		nnmain/Msub_x_i[0][19]_GND_22_o_sub_26_OUT<19:0>_cy<4>_rt
LUT1 		nnmain/Msub_x_i[0][19]_GND_22_o_sub_26_OUT<19:0>_cy<5>_rt
LUT1 		nnmain/Msub_x_i[0][19]_GND_22_o_sub_26_OUT<19:0>_cy<6>_rt
LUT1 		nnmain/Msub_x_i[0][19]_GND_22_o_sub_26_OUT<19:0>_cy<9>_rt
LUT1 		nnmain/Msub_x_i[0][19]_GND_22_o_sub_26_OUT<19:0>_cy<15>_rt
LUT1 		nnmain/Msub_x_i[0][19]_GND_22_o_sub_26_OUT<19:0>_cy<16>_rt
LUT1 		nnmain/Madd_addrW[13]_GND_22_o_add_107_OUT_xor<13>_rt
INV
		nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cst
r/out41_INV_0
LUT1 		nnmain/Msub_x_i[11][19]_PWR_28_o_sub_37_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/Msub_x_i[8][19]_PWR_28_o_sub_34_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/Msub_x_i[9][19]_PWR_28_o_sub_35_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/Msub_x_i[5][19]_PWR_28_o_sub_31_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/Msub_x_i[7][19]_PWR_28_o_sub_33_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/Msub_x_i[6][19]_PWR_28_o_sub_32_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/Msub_x_i[4][19]_PWR_28_o_sub_30_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/Msub_x_i[3][19]_PWR_28_o_sub_29_OUT<19:0>_xor<19>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<11>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<12>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<13>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<14>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<15>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<16>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<17>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<18>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<19>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<20>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<21>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<22>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<23>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<24>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_cy<25>_rt
LUT1 		nnmain/sigmoid/Madd_sigin[26]_GND_28_o_add_9_OUT_xor<26>_rt
LUT1 		nnmain/sigmoid/Madd_n0097_Madd_cy<0>_rt
LUT1 		nnmain/sigmoid/Madd_n0098_Madd_cy<0>_rt
LUT1 		nnmain/sigmoid/Madd_n0098_Madd_cy<10>_rt
LUT1 		nnmain/sigmoid/Madd_n0103_Madd_cy<0>_rt
LUT1 		nnmain/sigmoid/Madd_n0103_Madd_cy<10>_rt

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| beep                               | IOB              | OUTPUT    | LVTTL                |       | 8        | SLOW |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| dat_i                              | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| led1                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led2                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led3                               | IOB              | OUTPUT    | LVTTL                |       | 8        | SLOW |              |          |          |
| sclk                               | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------

Mon Feb 13 22:08:57 2017

  Estimated SmartGuide Results
  ----------------------------
  This section describes the guide results after placement. Re-implemented 
  components are components that were guided, but moved in order to satisfy
  timing requirements.

    Estimated Percentage of guided Components                 |  96.7%
    Estimated Percentage of re-implemented Components         |   0.0%
    Estimated Percentage of new/changed Components            |   3.3%
    Estimated Percentage of fully guided Nets                 |  92.5%
    Estimated Percentage of partially guided or unrouted Nets |   7.5%

  A detailed SmartGuide report (.GRF) can be generated during PAR by
  specifying the [-smartguide <guidefile[.ncd]>] switch on the PAR
  command line. The GRF file contains all components and nets that were
  not guided. A final summary report is always generated and is available
  in the PAR report file and in the GRF regardless of the PAR -smartguide switch.


Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal              | Reset Signal                                                                                          | Set Signal | Enable Signal                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_icon_pro/U0/iUPDATE_OUT | U_icon_pro/U0/U_ICON/iSEL_n                                                                           |            |                                                                                  | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_BUFGP                 |                                                                                                       |            |                                                                                  | 349              | 1482           |
| clk_BUFGP                 |                                                                                                       |            | MFCC/FFT_16kHz/sig0000005f                                                       | 7                | 32             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/FFT_16kHz/sig0000024a                                                       | 18               | 80             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/FFT_16kHz/sig000007ce                                                       | 22               | 86             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/FFT_16kHz/sig00000bfb                                                       | 1                | 4              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/FFT_16kHz/sig00000c94                                                       | 11               | 62             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/FFT_16kHz/sig00000df9                                                       | 17               | 40             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/FFT_16kHz/sig00000dfa                                                       | 2                | 8              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/GLOBAL_LOGIC1                                                               | 95               | 559            |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n36081                                                                     | 1                | 1              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n3655_inv                                                                  | 3                | 9              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n3679_inv                                                                  | 1                | 2              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n3689_inv                                                                  | 3                | 16             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5031_inv                                                                  | 39               | 64             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5051_inv                                                                  | 4                | 10             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5141_inv                                                                  | 21               | 50             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5184_inv                                                                  | 5                | 9              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5201_inv                                                                  | 4                | 30             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5216_inv                                                                  | 1                | 3              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5256_inv                                                                  | 5                | 9              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5281_inv                                                                  | 20               | 80             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5378_inv                                                                  | 7                | 50             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5426_inv                                                                  | 3                | 8              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5449_inv                                                                  | 11               | 42             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5478_inv                                                                  | 13               | 50             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5515_inv                                                                  | 3                | 5              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5534_inv                                                                  | 1                | 1              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5575_inv                                                                  | 4                | 4              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5575_inv2                                                                 | 1                | 5              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5614_inv                                                                  | 12               | 26             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5629_inv                                                                  | 7                | 26             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/_n5636_inv                                                                  | 7                | 26             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/log2/_n0340_inv                                                             | 6                | 10             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/log2/_n0359_inv                                                             | 2                | 6              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/process_index[4]_GND_10_o_equal_1084_o                                      | 1                | 1              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/process_index[4]_GND_10_o_equal_1085_o                                      | 4                | 14             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/process_index[4]_GND_10_o_equal_1087_o                                      | 7                | 25             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/usevad/GND_21_o_GND_21_o_AND_4130_o                                         | 7                | 43             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/usevad/comp_start                                                           | 1                | 1              |
| clk_BUFGP                 |                                                                                                       |            | MFCC/write3                                                                      | 4                | 26             |
| clk_BUFGP                 |                                                                                                       |            | MFCC/write_mfb                                                                   | 3                | 21             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n1131_inv                                               | 30               | 127            |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3324_inv                                               | 2                | 7              |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3348_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3371_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3394_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3417_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3440_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3463_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3486_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3509_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3532_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3555_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3578_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3601_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3624_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3647_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3670_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3693_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3716_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3739_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3762_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3785_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3808_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3831_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3854_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3877_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3900_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3923_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3946_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3969_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n3992_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4015_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4038_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4061_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4086_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4106_inv                                               | 34               | 128            |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4133_inv                                               | 16               | 64             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4178_inv                                               | 8                | 32             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/_n4273_inv                                               | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/process_FSM_FFd1                                         | 5                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/MEMS_Filter/process_FSM_FFd8                                         | 109              | 512            |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H/_n0031                                                               | 2                | 16             |
| clk_BUFGP                 |                                                                                                       |            | SPM0405HD4H_dv                                                                   | 6                | 25             |
| clk_BUFGP                 |                                                                                                       |            | _n14166                                                                          | 165              | 660            |
| clk_BUFGP                 |                                                                                                       |            | dnn_dv                                                                           | 385              | 660            |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1216_inv                                                                | 1                | 5              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1249_inv                                                                | 3                | 6              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1249_inv1                                                               | 1                | 2              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1253_inv                                                                | 2                | 6              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1291_inv                                                                | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1330_inv                                                                | 2                | 8              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1378_inv                                                                | 1                | 2              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1396_inv                                                                | 8                | 14             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1427_inv                                                                | 4                | 8              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1522_inv                                                                | 1                | 1              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1522_inv1                                                               | 1                | 3              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1540_inv                                                                | 1                | 1              |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1569_inv                                                                | 5                | 28             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/_n1644_inv                                                                | 9                | 30             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/process[3]_GND_22_o_Select_268_o2                                         | 5                | 11             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/process[3]_GND_22_o_equal_264_o                                           | 4                | 14             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/process[3]_writeV_Select_273_o2                                           | 10               | 20             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/process[3]_writeV_Select_273_o21                                          | 4                | 16             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/sigmoid/_n0264_inv1                                                       | 2                | 11             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/sigmoid/_n0277_inv1                                                       | 8                | 12             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/sigmoid/_n0294_inv                                                        | 11               | 27             |
| clk_BUFGP                 |                                                                                                       |            | nnmain/sigmoid/process[2]_GND_28_o_equal_60_o                                    | 5                | 27             |
| clk_BUFGP                 |                                                                                                       |            | rec_dim/_n0229_inv                                                               | 97               | 388            |
| clk_BUFGP                 |                                                                                                       |            | rec_dim/rec_process[2]_max_Select_61_o2                                          | 63               | 384            |
| clk_BUFGP                 | GND_1_o_GND_1_o_equal_31_o                                                                            |            |                                                                                  | 3                | 12             |
| clk_BUFGP                 | GND_1_o_GND_1_o_equal_34_o                                                                            |            |                                                                                  | 1                | 2              |
| clk_BUFGP                 | GND_1_o_GND_1_o_equal_37_o                                                                            |            |                                                                                  | 1                | 3              |
| clk_BUFGP                 | MFCC/FFT_16kHz/sig00000003                                                                            |            | MFCC/FFT_16kHz/sig00000cb7                                                       | 3                | 9              |
| clk_BUFGP                 | MFCC/FFT_16kHz/sig00000d27                                                                            |            |                                                                                  | 3                | 9              |
| clk_BUFGP                 | MFCC/GND_10_o_GND_10_o_equal_53_o                                                                     |            | SPM0405HD4H_dv                                                                   | 3                | 10             |
| clk_BUFGP                 | MFCC/_n3521                                                                                           |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | MFCC/_n3521                                                                                           |            | MFCC/_n5662_inv                                                                  | 2                | 9              |
| clk_BUFGP                 | MFCC/_n3525                                                                                           |            | MFCC/_n5669_inv                                                                  | 3                | 10             |
| clk_BUFGP                 | MFCC/_n3546                                                                                           |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | MFCC/_n3546                                                                                           |            | MFCC/_n5673_inv                                                                  | 4                | 15             |
| clk_BUFGP                 | MFCC/_n3548                                                                                           |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | MFCC/_n3558                                                                                           |            | MFCC/_n5677_inv                                                                  | 4                | 30             |
| clk_BUFGP                 | MFCC/_n3562                                                                                           |            | MFCC/_n5697_inv                                                                  | 4                | 15             |
| clk_BUFGP                 | MFCC/_n3562                                                                                           |            | MFCC/_n5702_inv                                                                  | 2                | 3              |
| clk_BUFGP                 | MFCC/_n3567                                                                                           |            | MFCC/_n3645                                                                      | 3                | 5              |
| clk_BUFGP                 | MFCC/_n3567                                                                                           |            | MFCC/_n5711_inv                                                                  | 5                | 20             |
| clk_BUFGP                 | MFCC/_n3567                                                                                           |            | MFCC/_n5715_inv                                                                  | 1                | 1              |
| clk_BUFGP                 | MFCC/_n3567                                                                                           |            | MFCC/process_index[4]_GND_10_o_equal_1085_o                                      | 1                | 1              |
| clk_BUFGP                 | MFCC/_n3581                                                                                           |            | MFCC/_n5732_inv                                                                  | 2                | 6              |
| clk_BUFGP                 | MFCC/_n3581                                                                                           |            | MFCC/_n5749_inv                                                                  | 16               | 64             |
| clk_BUFGP                 | MFCC/_n3581                                                                                           |            | MFCC/_n5759_inv                                                                  | 1                | 3              |
| clk_BUFGP                 | MFCC/_n3596                                                                                           |            | MFCC/_n5766_inv                                                                  | 3                | 5              |
| clk_BUFGP                 | MFCC/_n3596                                                                                           |            | MFCC/_n5782_inv                                                                  | 2                | 5              |
| clk_BUFGP                 | MFCC/_n3608                                                                                           |            | MFCC/_n36081                                                                     | 5                | 22             |
| clk_BUFGP                 | MFCC/_n3608                                                                                           |            | MFCC/_n5798_inv                                                                  | 9                | 36             |
| clk_BUFGP                 | MFCC/_n3608                                                                                           |            | MFCC/_n5815_inv                                                                  | 1                | 2              |
| clk_BUFGP                 | MFCC/_n3623                                                                                           |            | MFCC/process_index[4]_GND_10_o_equal_1087_o                                      | 1                | 2              |
| clk_BUFGP                 | MFCC/_n3629                                                                                           |            | MFCC/_n3623                                                                      | 1                | 5              |
| clk_BUFGP                 | MFCC/_n3631                                                                                           |            | MFCC/_n5824_inv                                                                  | 3                | 4              |
| clk_BUFGP                 | MFCC/_n3631                                                                                           |            | MFCC/process_index[4]_GND_10_o_equal_1088_o                                      | 1                | 3              |
| clk_BUFGP                 | MFCC/_n3636                                                                                           |            | MFCC/process_index[4]_dv_out_Select_1155_o4                                      | 7                | 26             |
| clk_BUFGP                 | MFCC/log2/_n0220                                                                                      |            | MFCC/log2/_n0363_inv                                                             | 4                | 19             |
| clk_BUFGP                 | MFCC/log2/start_inv                                                                                   |            |                                                                                  | 1                | 4              |
| clk_BUFGP                 | MFCC/sclr                                                                                             |            |                                                                                  | 39               | 161            |
| clk_BUFGP                 | MFCC/usevad/_n0038                                                                                    |            | MFCC/usevad/GND_21_o_GND_21_o_AND_4131_o                                         | 15               | 59             |
| clk_BUFGP                 | MFCC/usevad/comp_start                                                                                |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | Mcount_vad_cnt_val                                                                                    |            | vad_out                                                                          | 6                | 22             |
| clk_BUFGP                 | SPM0405HD4H/GND_8_o_GND_8_o_AND_34_o_inv                                                              |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | SPM0405HD4H/_n0031                                                                                    |            | SPM0405HD4H/GND_8_o_GND_8_o_AND_34_o                                             | 2                | 7              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                       | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                      | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                              |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                      | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                             |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                           | 3                | 11             |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/PRE_RESET0                                                         |            |                                                                                  | 2                | 8              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            |                                                                                  | 1                | 2              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                              | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                 |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            |                                                                                  | 1                | 2              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                             | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse                                                    |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            |                                                                                  | 1                | 2              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1                                | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                    |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>                           |            |                                                                                  | 4                | 16             |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<1>                           |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iARM                                                                     |            |                                                                                  | 2                | 2              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iARM                                                                     |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load                                   | 1                | 2              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iARM                                                                     |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_load                                      | 3                | 11             |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<0>                                                                |            |                                                                                  | 3                | 3              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<1>                                                                |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<2>                                                                |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<3>                                                                |            |                                                                                  | 3                | 3              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<4>                                                                |            |                                                                                  | 2                | 2              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<5>                                                                |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<6>                                                                |            |                                                                                  | 8                | 26             |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<6>                                                                |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                           | 3                | 11             |
| clk_BUFGP                 | U_ila_pro_0/U0/I_YES_D.U_ILA/iRESET<7>                                                                |            |                                                                                  | 2                | 2              |
| clk_BUFGP                 | _n14166                                                                                               |            | dnn_dv                                                                           | 7                | 10             |
| clk_BUFGP                 | _n14172                                                                                               |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | clock_devide_2M/GND_3_o_GND_3_o_AND_2_o                                                               |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | clock_devide_2M/Mcount_clk_div_cnt_val                                                                |            |                                                                                  | 1                | 4              |
| clk_BUFGP                 | dnn_dv_inv                                                                                            |            |                                                                                  | 1                | 1              |
| clk_BUFGP                 | icon_control0<20>                                                                                     |            |                                                                                  | 2                | 2              |
| clk_BUFGP                 | nnmain/_n1167                                                                                         |            | nnmain/process[3]_writeV_Select_273_o2                                           | 2                | 11             |
| clk_BUFGP                 | nnmain/sigmoid/_n0250                                                                                 |            | nnmain/sigmoid/process[2]_GND_28_o_equal_61_o                                    | 1                | 4              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| icon_control0<0>          |                                                                                                       |            |                                                                                  | 5                | 6              |
| icon_control0<0>          |                                                                                                       |            | icon_control0<8>                                                                 | 1                | 2              |
| icon_control0<0>          |                                                                                                       |            | icon_control0<9>                                                                 | 14               | 48             |
| icon_control0<0>          |                                                                                                       |            | icon_control0<19>                                                                | 15               | 16             |
| icon_control0<0>          |                                                                                                       |            | icon_control0<20>                                                                | 1                | 4              |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_CMD/iSEL_n                                                                     |            | U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE                                            | 2                | 10             |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n                                                             |            |                                                                                  | 2                | 6              |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                               |            |                                                                                  | 2                | 7              |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                               |            | U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC                                            | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst |            | icon_control0<6>                                                                 | 2                | 5              |
| icon_control0<0>          | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                    |            | icon_control0<12>                                                                | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                   |            | icon_control0<13>                                                                | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR                                                       |            | icon_control0<5>                                                                 | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                             |            |                                                                                  | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                     |            |                                                                                  | 3                | 10             |
| icon_control0<0>          | U_ila_pro_0/U0/I_YES_D.U_ILA/iARM                                                                     |            |                                                                                  | 1                | 1              |
| icon_control0<0>          | icon_control0<13>                                                                                     |            |                                                                                  | 1                | 1              |
| icon_control0<0>          | icon_control0<14>                                                                                     |            | U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en | 3                | 11             |
| icon_control0<0>          | icon_control0<14>                                                                                     |            | icon_control0<6>                                                                 | 2                | 5              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~icon_control0<13>        | U_ila_pro_0/U0/I_YES_D.U_ILA/iARM                                                                     |            |                                                                                  | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                  | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                                              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| REC_NN/                                                                 |           | 3384/5891     | 1375/7101     | 10853/17889   | 0/414         | 0/39      | 0/40    | 1/2   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN                                                                                                                                                                                                                              |
| +MFCC                                                                   |           | 613/1130      | 932/2689      | 1831/3209     | 0/351         | 2/19      | 0/38    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC                                                                                                                                                                                                                         |
| ++BRAM_FB                                                               |           | 3/3           | 21/21         | 11/11         | 11/11         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/BRAM_FB                                                                                                                                                                                                                 |
| ++BRAM_FFT_IM                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/BRAM_FFT_IM                                                                                                                                                                                                             |
| ++BRAM_FFT_PO                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/BRAM_FFT_PO                                                                                                                                                                                                             |
| ++BRAM_FFT_RE                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/BRAM_FFT_RE                                                                                                                                                                                                             |
| ++BRAM_FRAME                                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/BRAM_FRAME                                                                                                                                                                                                              |
| ++BRAM_HAM                                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/BRAM_HAM                                                                                                                                                                                                                |
| ++BRAM_MFCC                                                             |           | 4/4           | 26/26         | 14/14         | 14/14         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/BRAM_MFCC                                                                                                                                                                                                               |
| ++FFT_16kHz                                                             |           | 313/376       | 1388/1565     | 761/886       | 233/326       | 1/7       | 12/12   | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz                                                                                                                                                                                                               |
| +++blk00000251                                                          |           | 13/13         | 40/40         | 13/13         | 0/0           | 3/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk00000251                                                                                                                                                                                                   |
| +++blk0000027e                                                          |           | 12/12         | 40/40         | 18/18         | 0/0           | 3/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk0000027e                                                                                                                                                                                                   |
| +++blk0000034b                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk0000034b                                                                                                                                                                                                   |
| +++blk00000350                                                          |           | 15/15         | 40/40         | 41/41         | 40/40         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk00000350                                                                                                                                                                                                   |
| +++blk000003a3                                                          |           | 12/12         | 40/40         | 40/40         | 40/40         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000003a3                                                                                                                                                                                                   |
| +++blk000003f6                                                          |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000003f6                                                                                                                                                                                                   |
| +++blk00000814                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk00000814                                                                                                                                                                                                   |
| +++blk000008a4                                                          |           | 3/3           | 9/9           | 9/9           | 9/9           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000008a4                                                                                                                                                                                                   |
| +++blk000008b9                                                          |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000008b9                                                                                                                                                                                                   |
| +++blk000008be                                                          |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000008be                                                                                                                                                                                                   |
| +++blk000008ca                                                          |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000008ca                                                                                                                                                                                                   |
| +++blk000008cf                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000008cf                                                                                                                                                                                                   |
| +++blk000008d4                                                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/FFT_16kHz/blk000008d4                                                                                                                                                                                                   |
| ++RINGBUFFER                                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/RINGBUFFER                                                                                                                                                                                                              |
| ++SMULTI                                                                |           | 27/27         | 0/0           | 104/104       | 0/0           | 0/0       | 13/13   | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/SMULTI                                                                                                                                                                                                                  |
| ++SMULTI2                                                               |           | 27/27         | 0/0           | 104/104       | 0/0           | 0/0       | 13/13   | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/SMULTI2                                                                                                                                                                                                                 |
| ++log2                                                                  |           | 51/51         | 39/39         | 171/171       | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/log2                                                                                                                                                                                                                    |
| ++usevad                                                                |           | 29/29         | 106/106       | 88/88         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/MFCC/usevad                                                                                                                                                                                                                  |
| +REC_NN                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/REC_NN                                                                                                                                                                                                                       |
| +SPM0405HD4H                                                            |           | 7/644         | 25/1466       | 19/1893       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/SPM0405HD4H                                                                                                                                                                                                                  |
| ++MEMS_Filter                                                           |           | 637/637       | 1441/1441     | 1874/1874     | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/SPM0405HD4H/MEMS_Filter                                                                                                                                                                                                      |
| +U_icon_pro                                                             |           | 0/36          | 0/28          | 0/37          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro                                                                                                                                                                                                                   |
| ++U0                                                                    |           | 0/36          | 0/28          | 0/37          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0                                                                                                                                                                                                                |
| +++U_ICON                                                               |           | 4/36          | 3/28          | 2/37          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON                                                                                                                                                                                                         |
| ++++I_YES_BSCAN.U_BS                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS                                                                                                                                                                                        |
| +++++I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG                                                                                                                     |
| ++++U_CMD                                                               |           | 3/12          | 10/10         | 2/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_CMD                                                                                                                                                                                                   |
| +++++U_COMMAND_SEL                                                      |           | 7/7           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                                                                                                                                     |
| +++++U_CORE_ID_SEL                                                      |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                                                                                                                                     |
| ++++U_CTRL_OUT                                                          |           | 10/10         | 0/0           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_CTRL_OUT                                                                                                                                                                                              |
| ++++U_STAT                                                              |           | 3/5           | 1/7           | 3/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_STAT                                                                                                                                                                                                  |
| +++++U_STAT_CNT                                                         |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT                                                                                                                                                                                       |
| ++++U_SYNC                                                              |           | 4/4           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_SYNC                                                                                                                                                                                                  |
| ++++U_TDO_MUX                                                           |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_TDO_MUX                                                                                                                                                                                               |
| +++++U_CS_MUX                                                           |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX                                                                                                                                                                                      |
| ++++++I4.U_MUX16                                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16                                                                                                                                                                           |
| +U_ila_pro_0                                                            |           | 0/159         | 0/225         | 0/178         | 0/63          | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0                                                                                                                                                                                                                  |
| ++U0                                                                    |           | 6/159         | 19/225        | 0/178         | 0/63          | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0                                                                                                                                                                                                               |
| +++I_YES_D.U_ILA                                                        |           | 1/153         | 0/206         | 1/178         | 0/63          | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA                                                                                                                                                                                                 |
| ++++I_DQ.U_DQQ                                                          |           | 3/3           | 18/18         | 10/10         | 10/10         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                      |
| ++++U_CAPSTOR                                                           |           | 0/11          | 0/21          | 0/25          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR                                                                                                                                                                                       |
| +++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 0/11          | 0/21          | 0/25          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                       |
| ++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 1/4           | 0/5           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                            |
| +++++++I_WIDTH_5.u_tc                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_5.u_tc                                                                                                             |
| +++++++u_cnt                                                            |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                      |
| ++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                        |
| ++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                 |
| +++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                       |
| ++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                            |
| +++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                             |
| +++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                             |
| +++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                           |
| ++++++U_RD_COL_MUX                                                      |           | 0/2           | 0/0           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                          |
| +++++++I5.U_MUX32                                                       |           | 2/2           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32                                                                                                                               |
| ++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                         |
| ++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/41          | 7/70          | 4/74          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                               |
| +++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                           |
| +++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                        |
| +++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                          |
| +++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                           |
| +++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                         |
| +++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                         |
| +++++U_CAP_ADDRGEN                                                      |           | 9/21          | 38/60         | 17/51         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                 |
| ++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                              |
| ++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                      |
| +++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                              |
| ++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                        |
| +++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                           |
| ++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                          |
| ++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                     |
| +++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                             |
| ++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                       |
| +++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                          |
| ++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                         |
| ++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                     |
| +++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                             |
| ++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                       |
| +++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                          |
| ++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                         |
| ++++U_RST                                                               |           | 4/16          | 9/25          | 1/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST                                                                                                                                                                                           |
| +++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                |
| +++++U_HALT_XFER                                                        |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                               |
| ++++U_STAT                                                              |           | 23/44         | 25/44         | 15/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT                                                                                                                                                                                          |
| +++++U_DMUX4                                                            |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                  |
| ++++++U_CS_MUX                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                         |
| +++++++I3.U_MUX8                                                        |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                               |
| +++++U_DSL1                                                             |           | 6/6           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                   |
| +++++U_MUX                                                              |           | 0/8           | 0/0           | 0/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                    |
| ++++++U_CS_MUX                                                          |           | 0/8           | 0/0           | 0/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                           |
| +++++++I1.U_MUX2                                                        |           | 8/8           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                 |
| +++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                             |
| +++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                               |
| ++++U_TRIG                                                              |           | 1/37          | 1/28          | 0/24          | 0/21          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG                                                                                                                                                                                          |
| +++++U_TC                                                               |           | 2/30          | 1/22          | 1/19          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                     |
| ++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                       |
| +++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                        |
| ++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                      |
| ++++++I_TSEQ_EQ1.I_TSEQ_SIMPLE                                          |           | 6/22          | 17/17         | 1/17          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE                                                                                                                                                            |
| +++++++S0_CFG                                                           |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG                                                                                                                                                     |
| +++++++U_STATES[10].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG                                                                                                                                        |
| +++++++U_STATES[11].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG                                                                                                                                        |
| +++++++U_STATES[12].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG                                                                                                                                        |
| +++++++U_STATES[13].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG                                                                                                                                        |
| +++++++U_STATES[14].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG                                                                                                                                        |
| +++++++U_STATES[15].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG                                                                                                                                        |
| +++++++U_STATES[1].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG                                                                                                                                         |
| +++++++U_STATES[2].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG                                                                                                                                         |
| +++++++U_STATES[3].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG                                                                                                                                         |
| +++++++U_STATES[4].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG                                                                                                                                         |
| +++++++U_STATES[5].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG                                                                                                                                         |
| +++++++U_STATES[6].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG                                                                                                                                         |
| +++++++U_STATES[7].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG                                                                                                                                         |
| +++++++U_STATES[8].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG                                                                                                                                         |
| +++++++U_STATES[9].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG                                                                                                                                         |
| ++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                           |
| +++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                            |
| ++++++++I_NMU_EQ1.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                                                                                                          |
| +++++U_TM                                                               |           | 0/6           | 0/5           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                     |
| ++++++G_NMU[0].U_M                                                      |           | 1/6           | 1/5           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                        |
| +++++++U_MU                                                             |           | 1/5           | 1/4           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                   |
| ++++++++I_MUT_GANDX.U_match                                             |           | 0/4           | 0/3           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                               |
| +++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/4           | 0/3           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                     |
| ++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 2/4           | 2/3           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                              |
| +++++++++++U_CS_GAND_SRL_S6                                             |           | 0/2           | 0/1           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                             |
| ++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/2           | 0/1           | 0/5           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE  |
| +clock_devide_2M                                                        |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/clock_devide_2M                                                                                                                                                                                                              |
| +nnmain                                                                 |           | 278/373       | 449/537       | 924/1191      | 0/0           | 0/17      | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain                                                                                                                                                                                                                       |
| ++mac_affine                                                            |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/mac_affine                                                                                                                                                                                                            |
| +++blk00000001                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/mac_affine/blk00000001                                                                                                                                                                                                |
| ++multi_std                                                             |           | 0/4           | 0/0           | 0/16          | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/multi_std                                                                                                                                                                                                             |
| +++blk00000001                                                          |           | 4/4           | 0/0           | 16/16         | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/multi_std/blk00000001                                                                                                                                                                                                 |
| ++nnpara                                                                |           | 0/21          | 0/3           | 0/30          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara                                                                                                                                                                                                                |
| +++U0                                                                   |           | 0/21          | 0/3           | 0/30          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0                                                                                                                                                                                                             |
| ++++xst_blk_mem_generator                                               |           | 0/21          | 0/3           | 0/30          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator                                                                                                                                                                                       |
| +++++gnativebmg.native_blk_mem_gen                                      |           | 0/21          | 0/3           | 0/30          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                                                                         |
| ++++++valid.cstr                                                        |           | 1/21          | 0/3           | 0/30          | 0/0           | 0/15      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                                                                              |
| +++++++bindec_a.bindec_inst_a                                           |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a                                                                                                                       |
| +++++++has_mux_a.A                                                      |           | 16/16         | 3/3           | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A                                                                                                                                  |
| +++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[10].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r                                                                                                                            |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram                                                                                                                |
| +++++++ramloop[11].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r                                                                                                                            |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram                                                                                                                |
| +++++++ramloop[12].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r                                                                                                                            |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram                                                                                                                |
| +++++++ramloop[13].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r                                                                                                                            |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram                                                                                                                |
| +++++++ramloop[14].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r                                                                                                                            |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram                                                                                                                |
| +++++++ramloop[1].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[2].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[3].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[4].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[5].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[6].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[7].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[8].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram                                                                                                                 |
| +++++++ramloop[9].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r                                                                                                                             |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/nnpara/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram                                                                                                                 |
| ++node                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/node                                                                                                                                                                                                                  |
| +++U0                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/node/U0                                                                                                                                                                                                               |
| ++++xst_blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/node/U0/xst_blk_mem_generator                                                                                                                                                                                         |
| +++++gnativebmg.native_blk_mem_gen                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/node/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                                                                           |
| ++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/node/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                                                                                |
| +++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/node/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                                                                               |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/node/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram                                                                                                                   |
| ++sigmoid                                                               |           | 69/69         | 85/85         | 220/220       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/sigmoid                                                                                                                                                                                                               |
| ++vec_std                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/vec_std                                                                                                                                                                                                               |
| +++U0                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/vec_std/U0                                                                                                                                                                                                            |
| ++++xst_blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/vec_std/U0/xst_blk_mem_generator                                                                                                                                                                                      |
| +++++gnativebmg.native_blk_mem_gen                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/vec_std/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                                                                                                                                        |
| ++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/vec_std/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                                                                             |
| +++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/vec_std/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                                                                            |
| ++++++++s6_init.ram                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/nnmain/vec_std/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram                                                                                                                |
| +rec_dim                                                                |           | 162/162       | 776/776       | 522/522       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | REC_NN/rec_dim                                                                                                                                                                                                                      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
