Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
