\hypertarget{classsmbus_1_1smbus_1_1SMBus}{}\section{smbus.\+smbus.\+S\+M\+Bus Class Reference}
\label{classsmbus_1_1smbus_1_1SMBus}\index{smbus.\+smbus.\+S\+M\+Bus@{smbus.\+smbus.\+S\+M\+Bus}}
Inheritance diagram for smbus.\+smbus.\+S\+M\+Bus\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsmbus_1_1smbus_1_1SMBus}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a5570926783b8c03126ee1bb16db5a809}{\+\_\+\+\_\+init\+\_\+\+\_\+}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a4d05c97f23b503dd8734bc9b12e3967b}{close}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a4741cfb528b084eba05b559e29cb02e7}{dealloc}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a9d167b95223ea7f9a7c84ceb46ce7917}{open}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a4f6f5835f5f07483eaf5fc821132a814}{write\+\_\+quick}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a52180db9a2eb41350fb9af103c7a84f5}{read\+\_\+byte}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a3896663ab7d169ddba0b4169fc9623c9}{write\+\_\+byte}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a264af016c26e51e09c04678e3e182050}{read\+\_\+byte\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_ae9f8fea707563383266db196982f4d27}{write\+\_\+byte\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_aabcc4cd79c3bca4aaf1581b4ecbb66fc}{read\+\_\+word\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a390888805a9185cf0850bb4200c9e489}{write\+\_\+word\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a9f027f80d356ed5126d0897017f10e66}{process\+\_\+call}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_aea9a892cca12e95205acf4bc4cb925a5}{read\+\_\+block\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a7500be8b15ef86ec2e0424832dc44854}{write\+\_\+block\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a3cd1939b129e3fd40e629ce753bd5f9d}{block\+\_\+process\+\_\+call}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_aff8dbb4d2ad977c63dc5285423df6652}{read\+\_\+i2c\+\_\+block\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a5f47b6f24f1b8f2a61473c57d667e8f5}{write\+\_\+i2c\+\_\+block\+\_\+data}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a0c4d579aebe61aa6bfe1fd4147d7d7f5}{pec}
\item 
def \hyperlink{classsmbus_1_1smbus_1_1SMBus_a0c4d579aebe61aa6bfe1fd4147d7d7f5}{pec}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\begin{DoxyVerb}SMBus([bus]) -> SMBus
Return a new SMBus object that is (optionally) connected to the
specified I2C device interface.
\end{DoxyVerb}
 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classsmbus_1_1smbus_1_1SMBus_a5570926783b8c03126ee1bb16db5a809}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!\+\_\+\+\_\+init\+\_\+\+\_\+@{\+\_\+\+\_\+init\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+init\+\_\+\+\_\+@{\+\_\+\+\_\+init\+\_\+\+\_\+}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{\+\_\+\+\_\+init\+\_\+\+\_\+}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+\_\+\+\_\+init\+\_\+\+\_\+ (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{bus = {\ttfamily -\/1}}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a5570926783b8c03126ee1bb16db5a809}


\subsection{Member Function Documentation}
\hypertarget{classsmbus_1_1smbus_1_1SMBus_a3cd1939b129e3fd40e629ce753bd5f9d}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!block\+\_\+process\+\_\+call@{block\+\_\+process\+\_\+call}}
\index{block\+\_\+process\+\_\+call@{block\+\_\+process\+\_\+call}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{block\+\_\+process\+\_\+call}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+block\+\_\+process\+\_\+call (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd, }
\item[{}]{vals}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a3cd1939b129e3fd40e629ce753bd5f9d}
\begin{DoxyVerb}block_process_call(addr, cmd, vals) -> results

Perform SMBus Block Process Call transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a4d05c97f23b503dd8734bc9b12e3967b}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!close@{close}}
\index{close@{close}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{close}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+close (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a4d05c97f23b503dd8734bc9b12e3967b}
\begin{DoxyVerb}close()

Disconnects the object from the bus.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a4741cfb528b084eba05b559e29cb02e7}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!dealloc@{dealloc}}
\index{dealloc@{dealloc}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{dealloc}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+dealloc (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a4741cfb528b084eba05b559e29cb02e7}
\hypertarget{classsmbus_1_1smbus_1_1SMBus_a9d167b95223ea7f9a7c84ceb46ce7917}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!open@{open}}
\index{open@{open}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{open}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+open (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{bus}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a9d167b95223ea7f9a7c84ceb46ce7917}
\begin{DoxyVerb}open(bus)

Connects the object to the specified SMBus.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a0c4d579aebe61aa6bfe1fd4147d7d7f5}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!pec@{pec}}
\index{pec@{pec}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{pec}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+pec (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a0c4d579aebe61aa6bfe1fd4147d7d7f5}
\hypertarget{classsmbus_1_1smbus_1_1SMBus_a0c4d579aebe61aa6bfe1fd4147d7d7f5}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!pec@{pec}}
\index{pec@{pec}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{pec}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+pec (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{value}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a0c4d579aebe61aa6bfe1fd4147d7d7f5}
\begin{DoxyVerb}True if Packet Error Codes (PEC) are enabled\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a9f027f80d356ed5126d0897017f10e66}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!process\+\_\+call@{process\+\_\+call}}
\index{process\+\_\+call@{process\+\_\+call}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{process\+\_\+call}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+process\+\_\+call (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd, }
\item[{}]{val}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a9f027f80d356ed5126d0897017f10e66}
\begin{DoxyVerb}process_call(addr, cmd, val)

Perform SMBus Process Call transaction.

Note: although i2c_smbus_process_call returns a value, according to
smbusmodule.c this method does not return a value by default.

Set _compat = False on the SMBus instance to get a return value.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_aea9a892cca12e95205acf4bc4cb925a5}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!read\+\_\+block\+\_\+data@{read\+\_\+block\+\_\+data}}
\index{read\+\_\+block\+\_\+data@{read\+\_\+block\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{read\+\_\+block\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+read\+\_\+block\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_aea9a892cca12e95205acf4bc4cb925a5}
\begin{DoxyVerb}read_block_data(addr, cmd) -> results

Perform SMBus Read Block Data transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a52180db9a2eb41350fb9af103c7a84f5}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!read\+\_\+byte@{read\+\_\+byte}}
\index{read\+\_\+byte@{read\+\_\+byte}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{read\+\_\+byte}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+read\+\_\+byte (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a52180db9a2eb41350fb9af103c7a84f5}
\begin{DoxyVerb}read_byte(addr) -> result

Perform SMBus Read Byte transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a264af016c26e51e09c04678e3e182050}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!read\+\_\+byte\+\_\+data@{read\+\_\+byte\+\_\+data}}
\index{read\+\_\+byte\+\_\+data@{read\+\_\+byte\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{read\+\_\+byte\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+read\+\_\+byte\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a264af016c26e51e09c04678e3e182050}
\begin{DoxyVerb}read_byte_data(addr, cmd) -> result

Perform SMBus Read Byte Data transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_aff8dbb4d2ad977c63dc5285423df6652}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!read\+\_\+i2c\+\_\+block\+\_\+data@{read\+\_\+i2c\+\_\+block\+\_\+data}}
\index{read\+\_\+i2c\+\_\+block\+\_\+data@{read\+\_\+i2c\+\_\+block\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{read\+\_\+i2c\+\_\+block\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+read\+\_\+i2c\+\_\+block\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd, }
\item[{}]{len = {\ttfamily 32}}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_aff8dbb4d2ad977c63dc5285423df6652}
\begin{DoxyVerb}read_i2c_block_data(addr, cmd, len=32) -> results

Perform I2C Block Read transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_aabcc4cd79c3bca4aaf1581b4ecbb66fc}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!read\+\_\+word\+\_\+data@{read\+\_\+word\+\_\+data}}
\index{read\+\_\+word\+\_\+data@{read\+\_\+word\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{read\+\_\+word\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+read\+\_\+word\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_aabcc4cd79c3bca4aaf1581b4ecbb66fc}
\begin{DoxyVerb}read_word_data(addr, cmd) -> result

Perform SMBus Read Word Data transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a7500be8b15ef86ec2e0424832dc44854}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!write\+\_\+block\+\_\+data@{write\+\_\+block\+\_\+data}}
\index{write\+\_\+block\+\_\+data@{write\+\_\+block\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{write\+\_\+block\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+write\+\_\+block\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd, }
\item[{}]{vals}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a7500be8b15ef86ec2e0424832dc44854}
\begin{DoxyVerb}write_block_data(addr, cmd, vals)

Perform SMBus Write Block Data transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a3896663ab7d169ddba0b4169fc9623c9}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!write\+\_\+byte@{write\+\_\+byte}}
\index{write\+\_\+byte@{write\+\_\+byte}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{write\+\_\+byte}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+write\+\_\+byte (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{val}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a3896663ab7d169ddba0b4169fc9623c9}
\begin{DoxyVerb}write_byte(addr, val)

Perform SMBus Write Byte transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_ae9f8fea707563383266db196982f4d27}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!write\+\_\+byte\+\_\+data@{write\+\_\+byte\+\_\+data}}
\index{write\+\_\+byte\+\_\+data@{write\+\_\+byte\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{write\+\_\+byte\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+write\+\_\+byte\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd, }
\item[{}]{val}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_ae9f8fea707563383266db196982f4d27}
\begin{DoxyVerb}write_byte_data(addr, cmd, val)

Perform SMBus Write Byte Data transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a5f47b6f24f1b8f2a61473c57d667e8f5}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!write\+\_\+i2c\+\_\+block\+\_\+data@{write\+\_\+i2c\+\_\+block\+\_\+data}}
\index{write\+\_\+i2c\+\_\+block\+\_\+data@{write\+\_\+i2c\+\_\+block\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{write\+\_\+i2c\+\_\+block\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+write\+\_\+i2c\+\_\+block\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd, }
\item[{}]{vals}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a5f47b6f24f1b8f2a61473c57d667e8f5}
\begin{DoxyVerb}write_i2c_block_data(addr, cmd, vals)

Perform I2C Block Write transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a4f6f5835f5f07483eaf5fc821132a814}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!write\+\_\+quick@{write\+\_\+quick}}
\index{write\+\_\+quick@{write\+\_\+quick}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{write\+\_\+quick}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+write\+\_\+quick (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a4f6f5835f5f07483eaf5fc821132a814}
\begin{DoxyVerb}write_quick(addr)

Perform SMBus Quick transaction.
\end{DoxyVerb}
 \hypertarget{classsmbus_1_1smbus_1_1SMBus_a390888805a9185cf0850bb4200c9e489}{}\index{smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}!write\+\_\+word\+\_\+data@{write\+\_\+word\+\_\+data}}
\index{write\+\_\+word\+\_\+data@{write\+\_\+word\+\_\+data}!smbus\+::smbus\+::\+S\+M\+Bus@{smbus\+::smbus\+::\+S\+M\+Bus}}
\subsubsection[{write\+\_\+word\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}def smbus.\+smbus.\+S\+M\+Bus.\+write\+\_\+word\+\_\+data (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{addr, }
\item[{}]{cmd, }
\item[{}]{val}
\end{DoxyParamCaption}
)}\label{classsmbus_1_1smbus_1_1SMBus_a390888805a9185cf0850bb4200c9e489}
\begin{DoxyVerb}write_word_data(addr, cmd, val)

Perform SMBus Write Word Data transaction.
\end{DoxyVerb}
 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
packages/smbus-\/cffi-\/0.\+3.\+2/smbus/\hyperlink{smbus_8py}{smbus.\+py}\end{DoxyCompactItemize}
