{
  "design": {
    "design_info": {
      "boundary_crc": "0xAF47B7AF56AA3A22",
      "device": "xczu4ev-sfvc784-1-i",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "ps8_0_axi_periph": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {}
      },
      "rst_ps8_0_100M": "",
      "zynq_ultra_ps_e_0": "",
      "GPIO": {
        "gpio_trigger_slice": "",
        "user_led_slice": "",
        "gpio_i_slice": "",
        "cam_enable_slice": "",
        "gpio_t_slice": "",
        "util_ds_buf_0": "",
        "gpi_concat": ""
      },
      "mipi": {
        "cam1": {
          "mipi_csi2_rx_subsystem": "",
          "axi_vdma": "",
          "iic": ""
        },
        "cam5": {
          "mipi_csi2_rx_subsystem": "",
          "axi_vdma": "",
          "iic": ""
        },
        "cam2": {
          "mipi_csi2_rx_subsystem": "",
          "axi_vdma": "",
          "iic": ""
        },
        "cam3": {
          "mipi_csi2_rx_subsystem": "",
          "axi_vdma": "",
          "iic": ""
        },
        "cam4": {
          "iic": "",
          "mipi_csi2_rx_subsystem": "",
          "axi_vdma": ""
        },
        "cam0": {
          "mipi_csi2_rx_subsystem": "",
          "axi_vdma": ""
        },
        "axi_smc": "",
        "xlconstant_2": "",
        "axi_smc_1": "",
        "xlconstant_1": "",
        "xlconstant_0": "",
        "line_counter": "",
        "selector": "",
        "reduce_line_counters": "",
        "line_end_inverter": "",
        "end_line_concat": "",
        "line_counter_select": "",
        "trigger_timer": ""
      },
      "interrupts": {
        "irq0_concat": "",
        "irq1_concat": ""
      },
      "user_i2c": {
        "qwiic_iic_1": "",
        "qwiic_iic_2": "",
        "qwiic_iic_0": "",
        "usb_smbus_0": ""
      },
      "Debug": {
        "fs_inverter": "",
        "trigger_probe_inverter": "",
        "util_vector_logic_1": "",
        "fe_inverter": "",
        "util_vector_logic_2": "",
        "util_vector_logic_4": "",
        "trigger_ms_counter_1": "",
        "fe_ms_counter_1": "",
        "fs_ms_counter_0": ""
      }
    },
    "interface_ports": {
      "mipi_phy_if_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "iic_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "mipi_phy_if_1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "iic_rtl_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "mipi_phy_if_3": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "mipi_phy_if_2": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "mipi_phy_if_4": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "mipi_phy_if_5": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "iic_rtl_2": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "iic_rtl_3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "iic_rtl_4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "iic_rtl_5": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "qwiic_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "qwiic_rtl_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "qwiic_rtl_2": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "usb_smbus_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "TRIG1": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "TRIG_PROBE": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "data",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "FRAME_START_0": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "data",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "FRAME_END_0": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "data",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "TRIG2": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "TRIG3": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "TRIG4": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "TRIG5": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "ENABLE": {
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "USER_LEDS": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "USER_DIP": {
        "direction": "I"
      },
      "GPIO": {
        "direction": "IO",
        "left": "5",
        "right": "0"
      },
      "TRIG0": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "SW_RESET": {
        "direction": "I"
      }
    },
    "components": {
      "ps8_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_ps8_0_axi_periph_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "17"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m16_couplers_to_m16_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "m13_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "m05_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "m06_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "ps8_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m16_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m12_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps8_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m16_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m16_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps8_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps8_0_100M_0"
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_18_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_28_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_30_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_31_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_35_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_36_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_40_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_41_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_42_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_44_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_45_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_45_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_45_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_70_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_70_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_71_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_72_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_73_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_74_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_75_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_9_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 0#I2C 0#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#UART 0#UART 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#MDIO 0#MDIO 0"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#gpio0[7]#gpio0[8]#gpio0[9]#scl_out#sda_out#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#gpio0[24]#gpio0[25]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rxd#txd#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gem0_mdc#gem0_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "0"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "0"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1199.988037"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AFI1_COHERENCY": {
            "value": "0"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "320"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997500"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "17"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "12"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "1"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Enabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SB_TARGET": {
            "value": "16-16-16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400T"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "32.0"
          },
          "PSU__DDRC__T_RC": {
            "value": "46.16"
          },
          "PSU__DDRC__T_RCD": {
            "value": "17"
          },
          "PSU__DDRC__T_RP": {
            "value": "17"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DEVICE_TYPE": {
            "value": "EV"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "MIO 26 .. 37"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__FPD_SLCR__WDT1__FREQMHZ": {
            "value": "100"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "22"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "22"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "0"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "0"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 10 .. 11"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC1__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC3__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__WDT0__FREQMHZ": {
            "value": "100"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO0_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__LPD_SLCR__CSUPMU__FREQMHZ": {
            "value": "100"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "0"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware   |   SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;1|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 22"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "eMMC"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 38 .. 39"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1_COHERENCY": {
            "value": "0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__USB1__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__USB1__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane0"
          },
          "PSU__USB3_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_1__PERIPHERAL__IO": {
            "value": "GT Lane3"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE_DIFF_RW_CLK_GP0": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP1": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HPC0_FPD": {
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HPC1_FPD": {
            "mode": "Slave",
            "memory_map_ref": "SAXIGP1"
          }
        }
      },
      "GPIO": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "TRIG0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "USER_LEDS": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ENABLE": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "Din1": {
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "GPIO": {
            "direction": "IO",
            "left": "5",
            "right": "0"
          },
          "USER_DIP": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "SW_RESET": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "gpio_trigger_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_gpio_trigger_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "15"
              },
              "DIN_WIDTH": {
                "value": "22"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "user_led_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_user_led_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "22"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "gpio_i_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_gpio_i_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "9"
              },
              "DIN_WIDTH": {
                "value": "22"
              },
              "DOUT_WIDTH": {
                "value": "6"
              }
            }
          },
          "cam_enable_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_cam_enable_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "22"
              },
              "DOUT_WIDTH": {
                "value": "6"
              }
            }
          },
          "gpio_t_slice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_gpio_t_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_TO": {
                "value": "9"
              },
              "DIN_WIDTH": {
                "value": "22"
              },
              "DOUT_WIDTH": {
                "value": "6"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "design_1_util_ds_buf_0_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IOBUF"
              },
              "C_SIZE": {
                "value": "6"
              }
            }
          },
          "gpi_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_gpi_concat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "8"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "6"
              },
              "IN3_WIDTH": {
                "value": "1"
              },
              "IN4_WIDTH": {
                "value": "6"
              },
              "NUM_PORTS": {
                "value": "5"
              }
            }
          }
        },
        "nets": {
          "zynq_ultra_ps_e_0_emio_gpio_o": {
            "ports": [
              "Din",
              "cam_enable_slice/Din",
              "user_led_slice/Din",
              "gpio_i_slice/Din",
              "gpio_trigger_slice/Din"
            ]
          },
          "gpio_trigger_slice_Dout": {
            "ports": [
              "gpio_trigger_slice/Dout",
              "TRIG0"
            ]
          },
          "user_led_slice_Dout": {
            "ports": [
              "user_led_slice/Dout",
              "USER_LEDS"
            ]
          },
          "cam_enable_slice_Dout": {
            "ports": [
              "cam_enable_slice/Dout",
              "ENABLE"
            ]
          },
          "zynq_ultra_ps_e_0_emio_gpio_t": {
            "ports": [
              "Din1",
              "gpio_t_slice/Din"
            ]
          },
          "Net": {
            "ports": [
              "GPIO",
              "util_ds_buf_0/IOBUF_IO_IO"
            ]
          },
          "gpio_i_slice_Dout": {
            "ports": [
              "gpio_i_slice/Dout",
              "util_ds_buf_0/IOBUF_IO_I"
            ]
          },
          "gpio_t_slice_Dout": {
            "ports": [
              "gpio_t_slice/Dout",
              "util_ds_buf_0/IOBUF_IO_T"
            ]
          },
          "USER_DIP_1": {
            "ports": [
              "USER_DIP",
              "gpi_concat/In1"
            ]
          },
          "util_ds_buf_0_IOBUF_IO_O": {
            "ports": [
              "util_ds_buf_0/IOBUF_IO_O",
              "gpi_concat/In2"
            ]
          },
          "gpi_concat_dout": {
            "ports": [
              "gpi_concat/dout",
              "dout"
            ]
          },
          "SW_RESET_1": {
            "ports": [
              "SW_RESET",
              "gpi_concat/In3"
            ]
          }
        }
      },
      "mipi": {
        "interface_ports": {
          "mipi_phy_if_1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "mipi_phy_if_5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_5": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "mipi_phy_if_2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "S_AXI_LITE2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI8": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "mipi_phy_if_3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "S_AXI_LITE3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI10": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI12": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "mipi_phy_if_4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "S_AXI_LITE4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mipi_phy_if_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "S_AXI_LITE5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "dphy_clk_200M": {
            "type": "clk",
            "direction": "I"
          },
          "video_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "video_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt1": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt4": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut2": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt2": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt5": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut3": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt3": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt6": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt4": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt7": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut4": {
            "type": "intr",
            "direction": "O"
          },
          "video_out_tuser": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "frame_rcvd_pulse_out": {
            "direction": "O"
          },
          "s2mm_introut5": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt5": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt6": {
            "type": "intr",
            "direction": "O"
          },
          "Din": {
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "TRIG1": {
            "direction": "O"
          }
        },
        "components": {
          "cam1": {
            "interface_ports": {
              "mipi_phy_if_1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "iic_rtl_1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              }
            },
            "ports": {
              "dphy_clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "clkoutphy_out": {
                "type": "clk",
                "direction": "O"
              },
              "pll_lock_out": {
                "direction": "O"
              },
              "s_axi_lite_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axi_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "ctrl_core_en": {
                "direction": "I"
              },
              "s2mm_introut": {
                "type": "intr",
                "direction": "O"
              },
              "iic2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "video_out_tlast": {
                "direction": "O"
              }
            },
            "components": {
              "mipi_csi2_rx_subsystem": {
                "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.1",
                "xci_name": "design_1_mipi_csi2_rx_subsystem_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "AXIS_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "CLK_LANE_IO_LOC": {
                    "value": "J5"
                  },
                  "CMN_INC_VFB": {
                    "value": "false"
                  },
                  "CMN_NUM_LANES": {
                    "value": "4"
                  },
                  "CMN_PXL_FORMAT": {
                    "value": "RAW20"
                  },
                  "CSI_BUF_DEPTH": {
                    "value": "512"
                  },
                  "CSI_CONTROLLER_REG_IF": {
                    "value": "false"
                  },
                  "C_CLK_LANE_IO_POSITION": {
                    "value": "39"
                  },
                  "C_CSI_EN_CRC": {
                    "value": "false"
                  },
                  "C_DATA_LANE0_IO_POSITION": {
                    "value": "41"
                  },
                  "C_DATA_LANE1_IO_POSITION": {
                    "value": "43"
                  },
                  "C_DATA_LANE2_IO_POSITION": {
                    "value": "45"
                  },
                  "C_DATA_LANE3_IO_POSITION": {
                    "value": "47"
                  },
                  "C_DPHY_LANES": {
                    "value": "4"
                  },
                  "C_EN_CSI_V2_0": {
                    "value": "true"
                  },
                  "C_HS_LINE_RATE": {
                    "value": "1100"
                  },
                  "C_HS_SETTLE_NS": {
                    "value": "144"
                  },
                  "DATA_LANE0_IO_LOC": {
                    "value": "J6"
                  },
                  "DATA_LANE1_IO_LOC": {
                    "value": "J7"
                  },
                  "DATA_LANE2_IO_LOC": {
                    "value": "K8"
                  },
                  "DATA_LANE3_IO_LOC": {
                    "value": "K9"
                  },
                  "DPY_LINE_RATE": {
                    "value": "1100"
                  },
                  "HP_IO_BANK_SELECTION": {
                    "value": "65"
                  },
                  "SupportLevel": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "mipi_phy_if": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
                  },
                  "video_out": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                }
              },
              "axi_vdma": {
                "vlnv": "xilinx.com:ip:axi_vdma:6.3",
                "xci_name": "design_1_axi_vdma_0",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_num_fstores": {
                    "value": "4"
                  },
                  "c_s2mm_genlock_mode": {
                    "value": "0"
                  },
                  "c_s2mm_linebuffer_depth": {
                    "value": "256"
                  },
                  "c_use_s2mm_fsync": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "1"
                      }
                    }
                  }
                }
              },
              "iic": {
                "vlnv": "xilinx.com:ip:axi_iic:2.0",
                "xci_name": "design_1_iic_0"
              }
            },
            "interface_nets": {
              "axi_vdma_1_M_AXI_S2MM": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_vdma/M_AXI_S2MM"
                ]
              },
              "ps8_0_axi_periph_M04_AXI": {
                "interface_ports": [
                  "S_AXI1",
                  "iic/S_AXI"
                ]
              },
              "mipi_phy_if_1_1": {
                "interface_ports": [
                  "mipi_phy_if_1",
                  "mipi_csi2_rx_subsystem/mipi_phy_if"
                ]
              },
              "mipi_csi2_rx_subsyst_1_video_out": {
                "interface_ports": [
                  "axi_vdma/S_AXIS_S2MM",
                  "mipi_csi2_rx_subsystem/video_out"
                ]
              },
              "axi_iic_0_IIC": {
                "interface_ports": [
                  "iic_rtl_1",
                  "iic/IIC"
                ]
              },
              "ps8_0_axi_periph_M01_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_vdma/S_AXI_LITE"
                ]
              }
            },
            "nets": {
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "dphy_clk_200M",
                  "mipi_csi2_rx_subsystem/dphy_clk_200M"
                ]
              },
              "mipi_csi2_rx_subsyst_0_clkoutphy_out": {
                "ports": [
                  "mipi_csi2_rx_subsystem/clkoutphy_out",
                  "clkoutphy_out"
                ]
              },
              "mipi_csi2_rx_subsyst_0_pll_lock_out": {
                "ports": [
                  "mipi_csi2_rx_subsystem/pll_lock_out",
                  "pll_lock_out"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "s_axi_lite_aclk",
                  "axi_vdma/s_axi_lite_aclk",
                  "axi_vdma/m_axi_s2mm_aclk",
                  "axi_vdma/s_axis_s2mm_aclk",
                  "iic/s_axi_aclk",
                  "mipi_csi2_rx_subsystem/video_aclk"
                ]
              },
              "rst_ps8_0_49M_peripheral_aresetn": {
                "ports": [
                  "axi_resetn",
                  "axi_vdma/axi_resetn",
                  "iic/s_axi_aresetn",
                  "mipi_csi2_rx_subsystem/video_aresetn"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "ctrl_core_en",
                  "mipi_csi2_rx_subsystem/ctrl_core_en"
                ]
              },
              "axi_vdma_1_s2mm_introut": {
                "ports": [
                  "axi_vdma/s2mm_introut",
                  "s2mm_introut"
                ]
              },
              "cam_iic_1_iic2intc_irpt": {
                "ports": [
                  "iic/iic2intc_irpt",
                  "iic2intc_irpt"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tlast": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tlast",
                  "video_out_tlast",
                  "axi_vdma/s_axis_s2mm_tlast"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tdata": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tdata",
                  "axi_vdma/s_axis_s2mm_tdata"
                ]
              },
              "axi_vdma_s_axis_s2mm_tready": {
                "ports": [
                  "axi_vdma/s_axis_s2mm_tready",
                  "mipi_csi2_rx_subsystem/video_out_tready"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tuser": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tuser",
                  "axi_vdma/s_axis_s2mm_tuser"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tvalid": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tvalid",
                  "axi_vdma/s_axis_s2mm_tvalid"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tkeep": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tkeep",
                  "axi_vdma/s_axis_s2mm_tkeep"
                ]
              }
            }
          },
          "cam5": {
            "interface_ports": {
              "mipi_phy_if_5": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "iic_rtl_5": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              }
            },
            "ports": {
              "video_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "video_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "dphy_clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "clkoutphy_in": {
                "type": "clk",
                "direction": "I"
              },
              "pll_lock_in": {
                "direction": "I"
              },
              "ctrl_core_en": {
                "direction": "I"
              },
              "s2mm_introut": {
                "type": "intr",
                "direction": "O"
              },
              "iic2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "video_out_tlast": {
                "direction": "O"
              }
            },
            "components": {
              "mipi_csi2_rx_subsystem": {
                "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.1",
                "xci_name": "design_1_mipi_csi2_rx_subsystem_1",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "AXIS_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "CLK_LANE_IO_LOC": {
                    "value": "L1"
                  },
                  "CMN_INC_VFB": {
                    "value": "false"
                  },
                  "CMN_NUM_LANES": {
                    "value": "2"
                  },
                  "CMN_PXL_FORMAT": {
                    "value": "RAW20"
                  },
                  "CSI_BUF_DEPTH": {
                    "value": "512"
                  },
                  "CSI_CONTROLLER_REG_IF": {
                    "value": "false"
                  },
                  "C_CLK_LANE_IO_POSITION": {
                    "value": "13"
                  },
                  "C_CSI_EN_CRC": {
                    "value": "false"
                  },
                  "C_DATA_LANE0_IO_POSITION": {
                    "value": "15"
                  },
                  "C_DATA_LANE1_IO_POSITION": {
                    "value": "17"
                  },
                  "C_DPHY_LANES": {
                    "value": "2"
                  },
                  "C_EN_BG0_PIN0": {
                    "value": "false"
                  },
                  "C_EN_CSI_V2_0": {
                    "value": "true"
                  },
                  "C_HS_LINE_RATE": {
                    "value": "1100"
                  },
                  "C_HS_SETTLE_NS": {
                    "value": "144"
                  },
                  "DATA_LANE0_IO_LOC": {
                    "value": "J1"
                  },
                  "DATA_LANE1_IO_LOC": {
                    "value": "K2"
                  },
                  "DPY_LINE_RATE": {
                    "value": "1100"
                  },
                  "HP_IO_BANK_SELECTION": {
                    "value": "65"
                  },
                  "SupportLevel": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "mipi_phy_if": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
                  },
                  "video_out": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                }
              },
              "axi_vdma": {
                "vlnv": "xilinx.com:ip:axi_vdma:6.3",
                "xci_name": "design_1_axi_vdma_1",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_num_fstores": {
                    "value": "4"
                  },
                  "c_s2mm_genlock_mode": {
                    "value": "0"
                  },
                  "c_s2mm_linebuffer_depth": {
                    "value": "256"
                  },
                  "c_use_s2mm_fsync": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "2"
                      }
                    }
                  }
                }
              },
              "iic": {
                "vlnv": "xilinx.com:ip:axi_iic:2.0",
                "xci_name": "design_1_iic_1"
              }
            },
            "interface_nets": {
              "mipi_csi2_rx_subsystem_video_out": {
                "interface_ports": [
                  "mipi_csi2_rx_subsystem/video_out",
                  "axi_vdma/S_AXIS_S2MM"
                ]
              },
              "ps8_0_axi_periph_M15_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_vdma/S_AXI_LITE"
                ]
              },
              "axi_iic_4_IIC": {
                "interface_ports": [
                  "iic_rtl_5",
                  "iic/IIC"
                ]
              },
              "axi_vdma_5_M_AXI_S2MM": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_vdma/M_AXI_S2MM"
                ]
              },
              "mipi_phy_if_5_1": {
                "interface_ports": [
                  "mipi_phy_if_5",
                  "mipi_csi2_rx_subsystem/mipi_phy_if"
                ]
              },
              "ps8_0_axi_periph_M08_AXI": {
                "interface_ports": [
                  "S_AXI1",
                  "iic/S_AXI"
                ]
              }
            },
            "nets": {
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "video_aclk",
                  "mipi_csi2_rx_subsystem/video_aclk",
                  "iic/s_axi_aclk",
                  "axi_vdma/m_axi_s2mm_aclk",
                  "axi_vdma/s_axi_lite_aclk",
                  "axi_vdma/s_axis_s2mm_aclk"
                ]
              },
              "rst_ps8_0_49M_peripheral_aresetn": {
                "ports": [
                  "video_aresetn",
                  "mipi_csi2_rx_subsystem/video_aresetn",
                  "iic/s_axi_aresetn",
                  "axi_vdma/axi_resetn"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "dphy_clk_200M",
                  "mipi_csi2_rx_subsystem/dphy_clk_200M"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "ctrl_core_en",
                  "mipi_csi2_rx_subsystem/ctrl_core_en"
                ]
              },
              "axi_vdma_5_s2mm_introut": {
                "ports": [
                  "axi_vdma/s2mm_introut",
                  "s2mm_introut"
                ]
              },
              "cam_iic_5_iic2intc_irpt": {
                "ports": [
                  "iic/iic2intc_irpt",
                  "iic2intc_irpt"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tlast": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tlast",
                  "video_out_tlast",
                  "axi_vdma/s_axis_s2mm_tlast"
                ]
              },
              "clkoutphy_in_1": {
                "ports": [
                  "clkoutphy_in",
                  "mipi_csi2_rx_subsystem/clkoutphy_in"
                ]
              },
              "pll_lock_in_1": {
                "ports": [
                  "pll_lock_in",
                  "mipi_csi2_rx_subsystem/pll_lock_in"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tdata": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tdata",
                  "axi_vdma/s_axis_s2mm_tdata"
                ]
              },
              "axi_vdma_s_axis_s2mm_tready": {
                "ports": [
                  "axi_vdma/s_axis_s2mm_tready",
                  "mipi_csi2_rx_subsystem/video_out_tready"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tvalid": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tvalid",
                  "axi_vdma/s_axis_s2mm_tvalid"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tuser": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tuser",
                  "axi_vdma/s_axis_s2mm_tuser"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tkeep": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tkeep",
                  "axi_vdma/s_axis_s2mm_tkeep"
                ]
              }
            }
          },
          "cam2": {
            "interface_ports": {
              "mipi_phy_if_2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "iic_rtl_2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              }
            },
            "ports": {
              "video_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "video_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "dphy_clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "clkoutphy_in": {
                "type": "clk",
                "direction": "I"
              },
              "pll_lock_in": {
                "direction": "I"
              },
              "ctrl_core_en": {
                "direction": "I"
              },
              "s2mm_introut": {
                "type": "intr",
                "direction": "O"
              },
              "iic2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "video_out_tlast": {
                "direction": "O"
              }
            },
            "components": {
              "mipi_csi2_rx_subsystem": {
                "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.1",
                "xci_name": "design_1_mipi_csi2_rx_subsystem_2",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "AXIS_TDEST_WIDTH": {
                    "value": "4"
                  },
                  "AXIS_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "CLK_LANE_IO_LOC": {
                    "value": "L7"
                  },
                  "CMN_INC_VFB": {
                    "value": "false"
                  },
                  "CMN_NUM_LANES": {
                    "value": "2"
                  },
                  "CMN_PXL_FORMAT": {
                    "value": "RAW20"
                  },
                  "CSI_BUF_DEPTH": {
                    "value": "512"
                  },
                  "CSI_CONTROLLER_REG_IF": {
                    "value": "false"
                  },
                  "C_CLK_LANE_IO_POSITION": {
                    "value": "26"
                  },
                  "C_CSI_EN_CRC": {
                    "value": "false"
                  },
                  "C_DATA_LANE0_IO_POSITION": {
                    "value": "28"
                  },
                  "C_DATA_LANE1_IO_POSITION": {
                    "value": "30"
                  },
                  "C_DPHY_LANES": {
                    "value": "2"
                  },
                  "C_EN_BG0_PIN0": {
                    "value": "false"
                  },
                  "C_EN_BG1_PIN0": {
                    "value": "false"
                  },
                  "C_EN_CSI_V2_0": {
                    "value": "true"
                  },
                  "C_EN_VCX": {
                    "value": "false"
                  },
                  "C_HS_LINE_RATE": {
                    "value": "1100"
                  },
                  "C_HS_SETTLE_NS": {
                    "value": "144"
                  },
                  "DATA_LANE0_IO_LOC": {
                    "value": "M6"
                  },
                  "DATA_LANE1_IO_LOC": {
                    "value": "N7"
                  },
                  "DPY_LINE_RATE": {
                    "value": "1100"
                  },
                  "HP_IO_BANK_SELECTION": {
                    "value": "65"
                  },
                  "SupportLevel": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "mipi_phy_if": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
                  },
                  "video_out": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                }
              },
              "axi_vdma": {
                "vlnv": "xilinx.com:ip:axi_vdma:6.3",
                "xci_name": "design_1_axi_vdma_2",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_num_fstores": {
                    "value": "4"
                  },
                  "c_s2mm_genlock_mode": {
                    "value": "0"
                  },
                  "c_s2mm_linebuffer_depth": {
                    "value": "256"
                  },
                  "c_use_s2mm_fsync": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "3"
                      }
                    }
                  }
                }
              },
              "iic": {
                "vlnv": "xilinx.com:ip:axi_iic:2.0",
                "xci_name": "design_1_iic_2"
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "iic_rtl_2",
                  "iic/IIC"
                ]
              },
              "ps8_0_axi_periph_M12_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_vdma/S_AXI_LITE"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S_AXI",
                  "iic/S_AXI"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out": {
                "interface_ports": [
                  "mipi_csi2_rx_subsystem/video_out",
                  "axi_vdma/S_AXIS_S2MM"
                ]
              },
              "mipi_phy_if_2_2": {
                "interface_ports": [
                  "mipi_phy_if_2",
                  "mipi_csi2_rx_subsystem/mipi_phy_if"
                ]
              },
              "axi_vdma_2_M_AXI_S2MM1": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_vdma/M_AXI_S2MM"
                ]
              }
            },
            "nets": {
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "video_aclk",
                  "mipi_csi2_rx_subsystem/video_aclk",
                  "axi_vdma/s_axi_lite_aclk",
                  "axi_vdma/s_axis_s2mm_aclk",
                  "axi_vdma/m_axi_s2mm_aclk",
                  "iic/s_axi_aclk"
                ]
              },
              "rst_ps8_0_49M_peripheral_aresetn": {
                "ports": [
                  "video_aresetn",
                  "mipi_csi2_rx_subsystem/video_aresetn",
                  "axi_vdma/axi_resetn",
                  "iic/s_axi_aresetn"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "dphy_clk_200M",
                  "mipi_csi2_rx_subsystem/dphy_clk_200M"
                ]
              },
              "axi_vdma_2_s2mm_introut1": {
                "ports": [
                  "axi_vdma/s2mm_introut",
                  "s2mm_introut"
                ]
              },
              "cam_iic_2_iic2intc_irpt": {
                "ports": [
                  "iic/iic2intc_irpt",
                  "iic2intc_irpt"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tlast": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tlast",
                  "video_out_tlast",
                  "axi_vdma/s_axis_s2mm_tlast"
                ]
              },
              "clkoutphy_in_1": {
                "ports": [
                  "clkoutphy_in",
                  "mipi_csi2_rx_subsystem/clkoutphy_in"
                ]
              },
              "pll_lock_in_1": {
                "ports": [
                  "pll_lock_in",
                  "mipi_csi2_rx_subsystem/pll_lock_in"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "ctrl_core_en",
                  "mipi_csi2_rx_subsystem/ctrl_core_en"
                ]
              },
              "s2mm_frame_ptr_out": {
                "ports": [
                  "axi_vdma/s2mm_frame_ptr_out"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tdata": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tdata",
                  "axi_vdma/s_axis_s2mm_tdata"
                ]
              },
              "axi_vdma_s_axis_s2mm_tready": {
                "ports": [
                  "axi_vdma/s_axis_s2mm_tready",
                  "mipi_csi2_rx_subsystem/video_out_tready"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tuser": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tuser",
                  "axi_vdma/s_axis_s2mm_tuser"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tvalid": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tvalid",
                  "axi_vdma/s_axis_s2mm_tvalid"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tkeep": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tkeep",
                  "axi_vdma/s_axis_s2mm_tkeep"
                ]
              }
            }
          },
          "cam3": {
            "interface_ports": {
              "mipi_phy_if_3": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "iic_rtl_3": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              }
            },
            "ports": {
              "dphy_clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ctrl_core_en": {
                "direction": "I"
              },
              "s2mm_introut": {
                "type": "intr",
                "direction": "O"
              },
              "iic2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "video_out_tlast": {
                "direction": "O"
              }
            },
            "components": {
              "mipi_csi2_rx_subsystem": {
                "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.1",
                "xci_name": "design_1_mipi_csi2_rx_subsystem_3",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "AXIS_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "CLK_LANE_IO_LOC": {
                    "value": "B5"
                  },
                  "CMN_INC_VFB": {
                    "value": "false"
                  },
                  "CMN_NUM_LANES": {
                    "value": "4"
                  },
                  "CMN_PXL_FORMAT": {
                    "value": "RAW20"
                  },
                  "CSI_BUF_DEPTH": {
                    "value": "512"
                  },
                  "CSI_CONTROLLER_REG_IF": {
                    "value": "false"
                  },
                  "C_CLK_LANE_IO_POSITION": {
                    "value": "39"
                  },
                  "C_CSI_EN_CRC": {
                    "value": "false"
                  },
                  "C_DATA_LANE0_IO_POSITION": {
                    "value": "41"
                  },
                  "C_DATA_LANE1_IO_POSITION": {
                    "value": "43"
                  },
                  "C_DATA_LANE2_IO_POSITION": {
                    "value": "45"
                  },
                  "C_DATA_LANE3_IO_POSITION": {
                    "value": "47"
                  },
                  "C_DPHY_LANES": {
                    "value": "4"
                  },
                  "C_EN_CSI_V2_0": {
                    "value": "true"
                  },
                  "C_HS_LINE_RATE": {
                    "value": "1100"
                  },
                  "C_HS_SETTLE_NS": {
                    "value": "144"
                  },
                  "DATA_LANE0_IO_LOC": {
                    "value": "C6"
                  },
                  "DATA_LANE1_IO_LOC": {
                    "value": "A7"
                  },
                  "DATA_LANE2_IO_LOC": {
                    "value": "C8"
                  },
                  "DATA_LANE3_IO_LOC": {
                    "value": "A9"
                  },
                  "DPY_LINE_RATE": {
                    "value": "1100"
                  },
                  "HP_IO_BANK_SELECTION": {
                    "value": "66"
                  },
                  "SupportLevel": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "mipi_phy_if": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
                  },
                  "video_out": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                }
              },
              "axi_vdma": {
                "vlnv": "xilinx.com:ip:axi_vdma:6.3",
                "xci_name": "design_1_axi_vdma_3",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_num_fstores": {
                    "value": "4"
                  },
                  "c_s2mm_genlock_mode": {
                    "value": "0"
                  },
                  "c_s2mm_linebuffer_depth": {
                    "value": "256"
                  },
                  "c_use_s2mm_fsync": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "4"
                      }
                    }
                  }
                }
              },
              "iic": {
                "vlnv": "xilinx.com:ip:axi_iic:2.0",
                "xci_name": "design_1_iic_3"
              }
            },
            "interface_nets": {
              "ps8_0_axi_periph_M13_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_vdma/S_AXI_LITE"
                ]
              },
              "ps8_0_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S_AXI1",
                  "iic/S_AXI"
                ]
              },
              "mipi_phy_if_3_1": {
                "interface_ports": [
                  "mipi_phy_if_3",
                  "mipi_csi2_rx_subsystem/mipi_phy_if"
                ]
              },
              "mipi_csi2_rx_subsyst_3_video_out": {
                "interface_ports": [
                  "axi_vdma/S_AXIS_S2MM",
                  "mipi_csi2_rx_subsystem/video_out"
                ]
              },
              "axi_vdma_3_M_AXI_S2MM": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_vdma/M_AXI_S2MM"
                ]
              },
              "cam_iic_3_IIC": {
                "interface_ports": [
                  "iic_rtl_3",
                  "iic/IIC"
                ]
              }
            },
            "nets": {
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "dphy_clk_200M",
                  "mipi_csi2_rx_subsystem/dphy_clk_200M"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "s_axi_aclk",
                  "iic/s_axi_aclk",
                  "axi_vdma/m_axi_s2mm_aclk",
                  "axi_vdma/s_axi_lite_aclk",
                  "axi_vdma/s_axis_s2mm_aclk",
                  "mipi_csi2_rx_subsystem/video_aclk"
                ]
              },
              "rst_ps8_0_49M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "iic/s_axi_aresetn",
                  "axi_vdma/axi_resetn",
                  "mipi_csi2_rx_subsystem/video_aresetn"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "ctrl_core_en",
                  "mipi_csi2_rx_subsystem/ctrl_core_en"
                ]
              },
              "axi_vdma_3_s2mm_introut": {
                "ports": [
                  "axi_vdma/s2mm_introut",
                  "s2mm_introut"
                ]
              },
              "cam_iic_3_iic2intc_irpt": {
                "ports": [
                  "iic/iic2intc_irpt",
                  "iic2intc_irpt"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tlast": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tlast",
                  "video_out_tlast",
                  "axi_vdma/s_axis_s2mm_tlast"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tdata": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tdata",
                  "axi_vdma/s_axis_s2mm_tdata"
                ]
              },
              "axi_vdma_s_axis_s2mm_tready": {
                "ports": [
                  "axi_vdma/s_axis_s2mm_tready",
                  "mipi_csi2_rx_subsystem/video_out_tready"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tuser": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tuser",
                  "axi_vdma/s_axis_s2mm_tuser"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tvalid": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tvalid",
                  "axi_vdma/s_axis_s2mm_tvalid"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tkeep": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tkeep",
                  "axi_vdma/s_axis_s2mm_tkeep"
                ]
              }
            }
          },
          "cam4": {
            "interface_ports": {
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "iic_rtl_4": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "mipi_phy_if_4": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "video_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "video_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "iic2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "dphy_clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "clkoutphy_in": {
                "type": "clk",
                "direction": "I"
              },
              "pll_lock_in": {
                "direction": "I"
              },
              "ctrl_core_en": {
                "direction": "I"
              },
              "s2mm_introut": {
                "type": "intr",
                "direction": "O"
              },
              "video_out_tlast": {
                "direction": "O"
              }
            },
            "components": {
              "iic": {
                "vlnv": "xilinx.com:ip:axi_iic:2.0",
                "xci_name": "design_1_iic_4"
              },
              "mipi_csi2_rx_subsystem": {
                "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.1",
                "xci_name": "design_1_mipi_csi2_rx_subsystem_4",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "AXIS_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "CLK_LANE_IO_LOC": {
                    "value": "P7"
                  },
                  "CMN_INC_VFB": {
                    "value": "false"
                  },
                  "CMN_NUM_LANES": {
                    "value": "2"
                  },
                  "CMN_PXL_FORMAT": {
                    "value": "RAW20"
                  },
                  "CSI_BUF_DEPTH": {
                    "value": "512"
                  },
                  "CSI_CONTROLLER_REG_IF": {
                    "value": "false"
                  },
                  "C_CLK_LANE_IO_POSITION": {
                    "value": "32"
                  },
                  "C_CSI_EN_CRC": {
                    "value": "false"
                  },
                  "C_DATA_LANE0_IO_POSITION": {
                    "value": "34"
                  },
                  "C_DATA_LANE1_IO_POSITION": {
                    "value": "36"
                  },
                  "C_DPHY_LANES": {
                    "value": "2"
                  },
                  "C_EN_BG0_PIN6": {
                    "value": "false"
                  },
                  "C_EN_BG1_PIN6": {
                    "value": "false"
                  },
                  "C_EN_CSI_V2_0": {
                    "value": "true"
                  },
                  "C_HS_LINE_RATE": {
                    "value": "1100"
                  },
                  "C_HS_SETTLE_NS": {
                    "value": "144"
                  },
                  "DATA_LANE0_IO_LOC": {
                    "value": "N9"
                  },
                  "DATA_LANE1_IO_LOC": {
                    "value": "M8"
                  },
                  "DPY_LINE_RATE": {
                    "value": "1100"
                  },
                  "HP_IO_BANK_SELECTION": {
                    "value": "65"
                  }
                },
                "interface_ports": {
                  "mipi_phy_if": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
                  },
                  "video_out": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                }
              },
              "axi_vdma": {
                "vlnv": "xilinx.com:ip:axi_vdma:6.3",
                "xci_name": "design_1_axi_vdma_4",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_include_s2mm": {
                    "value": "1"
                  },
                  "c_num_fstores": {
                    "value": "4"
                  },
                  "c_s2mm_genlock_mode": {
                    "value": "2"
                  },
                  "c_s2mm_linebuffer_depth": {
                    "value": "256"
                  },
                  "c_use_s2mm_fsync": {
                    "value": "2"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "5"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "ps8_0_axi_periph_M07_AXI": {
                "interface_ports": [
                  "S_AXI1",
                  "iic/S_AXI"
                ]
              },
              "mipi_phy_if_4_1": {
                "interface_ports": [
                  "mipi_phy_if_4",
                  "mipi_csi2_rx_subsystem/mipi_phy_if"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out": {
                "interface_ports": [
                  "mipi_csi2_rx_subsystem/video_out",
                  "axi_vdma/S_AXIS_S2MM"
                ]
              },
              "ps8_0_axi_periph_M14_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_vdma/S_AXI_LITE"
                ]
              },
              "axi_iic_3_IIC": {
                "interface_ports": [
                  "iic_rtl_4",
                  "iic/IIC"
                ]
              },
              "axi_vdma_4_M_AXI_S2MM": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_vdma/M_AXI_S2MM"
                ]
              }
            },
            "nets": {
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "video_aclk",
                  "mipi_csi2_rx_subsystem/video_aclk",
                  "iic/s_axi_aclk",
                  "axi_vdma/m_axi_s2mm_aclk",
                  "axi_vdma/s_axi_lite_aclk",
                  "axi_vdma/s_axis_s2mm_aclk"
                ]
              },
              "rst_ps8_0_49M_peripheral_aresetn": {
                "ports": [
                  "video_aresetn",
                  "mipi_csi2_rx_subsystem/video_aresetn",
                  "iic/s_axi_aresetn",
                  "axi_vdma/axi_resetn"
                ]
              },
              "cam_iic_4_iic2intc_irpt": {
                "ports": [
                  "iic/iic2intc_irpt",
                  "iic2intc_irpt"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "dphy_clk_200M",
                  "mipi_csi2_rx_subsystem/dphy_clk_200M"
                ]
              },
              "mipi_csi2_rx_subsyst_0_clkoutphy_out": {
                "ports": [
                  "clkoutphy_in",
                  "mipi_csi2_rx_subsystem/clkoutphy_in"
                ]
              },
              "mipi_csi2_rx_subsyst_0_pll_lock_out": {
                "ports": [
                  "pll_lock_in",
                  "mipi_csi2_rx_subsystem/pll_lock_in"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "ctrl_core_en",
                  "mipi_csi2_rx_subsystem/ctrl_core_en"
                ]
              },
              "axi_vdma_4_s2mm_introut": {
                "ports": [
                  "axi_vdma/s2mm_introut",
                  "s2mm_introut"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tlast": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tlast",
                  "video_out_tlast",
                  "axi_vdma/s_axis_s2mm_tlast"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tdata": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tdata",
                  "axi_vdma/s_axis_s2mm_tdata"
                ]
              },
              "axi_vdma_s_axis_s2mm_tready": {
                "ports": [
                  "axi_vdma/s_axis_s2mm_tready",
                  "mipi_csi2_rx_subsystem/video_out_tready"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tvalid": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tvalid",
                  "axi_vdma/s_axis_s2mm_tvalid"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tuser": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tuser",
                  "axi_vdma/s_axis_s2mm_tuser"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tkeep": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tkeep",
                  "axi_vdma/s_axis_s2mm_tkeep"
                ]
              }
            }
          },
          "cam0": {
            "interface_ports": {
              "mipi_phy_if_0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "video_out_tuser": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "dphy_clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "video_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "frame_rcvd_pulse_out": {
                "direction": "O"
              },
              "ctrl_core_en": {
                "direction": "I"
              },
              "video_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s2mm_introut": {
                "type": "intr",
                "direction": "O"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O"
              },
              "video_out_tlast": {
                "direction": "O"
              }
            },
            "components": {
              "mipi_csi2_rx_subsystem": {
                "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.1",
                "xci_name": "design_1_mipi_csi2_rx_subsystem_5",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "AXIS_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "CLK_LANE_IO_LOC": {
                    "value": "D7"
                  },
                  "CMN_INC_VFB": {
                    "value": "false"
                  },
                  "CMN_NUM_LANES": {
                    "value": "4"
                  },
                  "CMN_PXL_FORMAT": {
                    "value": "RAW20"
                  },
                  "CSI_BUF_DEPTH": {
                    "value": "512"
                  },
                  "CSI_CONTROLLER_REG_IF": {
                    "value": "false"
                  },
                  "C_CLK_LANE_IO_POSITION": {
                    "value": "26"
                  },
                  "C_CSI_EN_CRC": {
                    "value": "false"
                  },
                  "C_DATA_LANE0_IO_POSITION": {
                    "value": "28"
                  },
                  "C_DATA_LANE1_IO_POSITION": {
                    "value": "30"
                  },
                  "C_DATA_LANE2_IO_POSITION": {
                    "value": "32"
                  },
                  "C_DATA_LANE3_IO_POSITION": {
                    "value": "34"
                  },
                  "C_DPHY_LANES": {
                    "value": "4"
                  },
                  "C_EN_BG0_PIN0": {
                    "value": "false"
                  },
                  "C_EN_BG1_PIN0": {
                    "value": "false"
                  },
                  "C_EN_CSI_V2_0": {
                    "value": "true"
                  },
                  "C_HS_LINE_RATE": {
                    "value": "1100"
                  },
                  "C_HS_SETTLE_NS": {
                    "value": "144"
                  },
                  "DATA_LANE0_IO_LOC": {
                    "value": "E5"
                  },
                  "DATA_LANE1_IO_LOC": {
                    "value": "G6"
                  },
                  "DATA_LANE2_IO_LOC": {
                    "value": "G8"
                  },
                  "DATA_LANE3_IO_LOC": {
                    "value": "F8"
                  },
                  "DPY_LINE_RATE": {
                    "value": "1100"
                  },
                  "HP_IO_BANK_SELECTION": {
                    "value": "66"
                  },
                  "SupportLevel": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "mipi_phy_if": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
                  },
                  "video_out": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                }
              },
              "axi_vdma": {
                "vlnv": "xilinx.com:ip:axi_vdma:6.3",
                "xci_name": "design_1_axi_vdma_5",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_num_fstores": {
                    "value": "4"
                  },
                  "c_s2mm_genlock_mode": {
                    "value": "0"
                  },
                  "c_s2mm_linebuffer_depth": {
                    "value": "256"
                  },
                  "c_use_s2mm_fsync": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                },
                "interface_ports": {
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "6"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "Conn3": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_vdma/S_AXI_LITE"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_vdma/M_AXI_S2MM"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "mipi_phy_if_0",
                  "mipi_csi2_rx_subsystem/mipi_phy_if"
                ]
              },
              "mipi_csi2_rx_subsyst_0_video_out": {
                "interface_ports": [
                  "mipi_csi2_rx_subsystem/video_out",
                  "axi_vdma/S_AXIS_S2MM"
                ]
              }
            },
            "nets": {
              "mipi_csi2_rx_subsyst_0_video_out_tuser": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tuser",
                  "video_out_tuser",
                  "axi_vdma/s_axis_s2mm_tuser"
                ]
              },
              "mipi_csi2_rx_subsyst_0_video_out_tlast": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tlast",
                  "video_out_tlast",
                  "axi_vdma/s_axis_s2mm_tlast"
                ]
              },
              "dphy_clk_200M_1": {
                "ports": [
                  "dphy_clk_200M",
                  "mipi_csi2_rx_subsystem/dphy_clk_200M"
                ]
              },
              "video_aclk_1": {
                "ports": [
                  "video_aclk",
                  "mipi_csi2_rx_subsystem/video_aclk",
                  "axi_vdma/m_axi_s2mm_aclk",
                  "axi_vdma/s_axis_s2mm_aclk",
                  "axi_vdma/s_axi_lite_aclk"
                ]
              },
              "mipi_csi2_rx_subsyst_0_frame_rcvd_pulse_out": {
                "ports": [
                  "mipi_csi2_rx_subsystem/frame_rcvd_pulse_out",
                  "frame_rcvd_pulse_out"
                ]
              },
              "ctrl_core_en_1": {
                "ports": [
                  "ctrl_core_en",
                  "mipi_csi2_rx_subsystem/ctrl_core_en"
                ]
              },
              "video_aresetn_1": {
                "ports": [
                  "video_aresetn",
                  "mipi_csi2_rx_subsystem/video_aresetn",
                  "axi_vdma/axi_resetn"
                ]
              },
              "axi_vdma_0_s2mm_introut": {
                "ports": [
                  "axi_vdma/s2mm_introut",
                  "s2mm_introut"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tdata": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tdata",
                  "axi_vdma/s_axis_s2mm_tdata"
                ]
              },
              "axi_vdma_s_axis_s2mm_tready": {
                "ports": [
                  "axi_vdma/s_axis_s2mm_tready",
                  "mipi_csi2_rx_subsystem/video_out_tready"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tvalid": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tvalid",
                  "axi_vdma/s_axis_s2mm_tvalid"
                ]
              },
              "mipi_csi2_rx_subsystem_video_out_tkeep": {
                "ports": [
                  "mipi_csi2_rx_subsystem/video_out_tkeep",
                  "axi_vdma/s_axis_s2mm_tkeep"
                ]
              }
            }
          },
          "axi_smc": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_1_axi_smc_0",
            "parameters": {
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "4"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_2_0",
            "parameters": {
              "CONST_VAL": {
                "value": "2"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "axi_smc_1": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_1_axi_smc_1_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "4"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S03_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "15"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0"
          },
          "line_counter": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_1_line_counter_0",
            "parameters": {
              "enable_timer2": {
                "value": "0"
              }
            }
          },
          "selector": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_selector_0",
            "parameters": {
              "C_SIZE": {
                "value": "6"
              }
            }
          },
          "reduce_line_counters": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "design_1_reduce_line_counters_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "6"
              }
            }
          },
          "line_end_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_line_end_inverter_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "end_line_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_end_line_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              },
              "dout_width": {
                "value": "6"
              }
            }
          },
          "line_counter_select": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_line_counter_select_0",
            "parameters": {
              "DIN_FROM": {
                "value": "21"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DIN_WIDTH": {
                "value": "22"
              },
              "DOUT_WIDTH": {
                "value": "6"
              }
            }
          },
          "trigger_timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_1_trigger_timer_0"
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S_AXI1",
              "cam1/S_AXI1"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M00_AXI1",
              "axi_smc_1/M00_AXI"
            ]
          },
          "ps8_0_axi_periph_M13_AXI": {
            "interface_ports": [
              "S_AXI_LITE3",
              "cam3/S_AXI_LITE"
            ]
          },
          "mipi_phy_if_0_1": {
            "interface_ports": [
              "mipi_phy_if_0",
              "cam0/mipi_phy_if_0"
            ]
          },
          "ps8_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI10",
              "cam3/S_AXI1"
            ]
          },
          "mipi_phy_if_2_2": {
            "interface_ports": [
              "mipi_phy_if_2",
              "cam2/mipi_phy_if_2"
            ]
          },
          "ps8_0_axi_periph_M14_AXI": {
            "interface_ports": [
              "S_AXI_LITE4",
              "cam4/S_AXI_LITE"
            ]
          },
          "cam2_mipi_block_two_lane_iic_rtl_2": {
            "interface_ports": [
              "iic_rtl_2",
              "cam2/iic_rtl_2"
            ]
          },
          "mipi_phy_if_4_1": {
            "interface_ports": [
              "mipi_phy_if_4",
              "cam4/mipi_phy_if_4"
            ]
          },
          "ps8_0_axi_periph_M12_AXI": {
            "interface_ports": [
              "S_AXI_LITE2",
              "cam2/S_AXI_LITE"
            ]
          },
          "ps8_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "S_AXI6",
              "cam5/S_AXI1"
            ]
          },
          "ps8_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI8",
              "cam2/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "iic_rtl_3",
              "cam3/iic_rtl_3"
            ]
          },
          "ps8_0_axi_periph_M07_AXI": {
            "interface_ports": [
              "S_AXI12",
              "cam4/S_AXI1"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S_AXI",
              "line_counter/S_AXI"
            ]
          },
          "ps8_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "cam1/S_AXI_LITE"
            ]
          },
          "cam4_mipi_block_two_lane_M_AXI_S2MM": {
            "interface_ports": [
              "cam4/M_AXI_S2MM",
              "axi_smc_1/S02_AXI"
            ]
          },
          "mipi_phy_if_3_1": {
            "interface_ports": [
              "mipi_phy_if_3",
              "cam3/mipi_phy_if_3"
            ]
          },
          "cam3_mipi_block_four_lane_M_AXI_S2MM": {
            "interface_ports": [
              "cam3/M_AXI_S2MM",
              "axi_smc_1/S01_AXI"
            ]
          },
          "ps8_0_axi_periph_M15_AXI": {
            "interface_ports": [
              "S_AXI_LITE1",
              "cam5/S_AXI_LITE"
            ]
          },
          "axi_iic_4_IIC": {
            "interface_ports": [
              "iic_rtl_5",
              "cam5/iic_rtl_5"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M00_AXI",
              "axi_smc/M00_AXI"
            ]
          },
          "cam5_mipi_block_two_lane_M_AXI_S2MM": {
            "interface_ports": [
              "cam5/M_AXI_S2MM",
              "axi_smc_1/S03_AXI"
            ]
          },
          "axi_iic_0_IIC": {
            "interface_ports": [
              "iic_rtl_1",
              "cam1/iic_rtl_1"
            ]
          },
          "axi_iic_3_IIC": {
            "interface_ports": [
              "iic_rtl_4",
              "cam4/iic_rtl_4"
            ]
          },
          "mipi_phy_if_5_1": {
            "interface_ports": [
              "mipi_phy_if_5",
              "cam5/mipi_phy_if_5"
            ]
          },
          "mipi_phy_if_1_1": {
            "interface_ports": [
              "mipi_phy_if_1",
              "cam1/mipi_phy_if_1"
            ]
          },
          "cam2_mipi_block_two_lane_M_AXI_S2MM": {
            "interface_ports": [
              "cam2/M_AXI_S2MM",
              "axi_smc_1/S00_AXI"
            ]
          },
          "cam1_mipi_block_four_lane_M_AXI_S2MM": {
            "interface_ports": [
              "cam1/M_AXI_S2MM",
              "axi_smc/S01_AXI"
            ]
          },
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE5",
              "cam0/S_AXI_LITE"
            ]
          },
          "cam0_mipi_block_four_lane_M_AXI_S2MM": {
            "interface_ports": [
              "cam0/M_AXI_S2MM",
              "axi_smc/S00_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_AXI2",
              "trigger_timer/S_AXI"
            ]
          }
        },
        "nets": {
          "mipi_csi2_rx_subsyst_0_clkoutphy_out": {
            "ports": [
              "cam1/clkoutphy_out",
              "cam2/clkoutphy_in",
              "cam4/clkoutphy_in",
              "cam5/clkoutphy_in",
              "axi_smc_1/aclk1"
            ]
          },
          "mipi_csi2_rx_subsyst_0_pll_lock_out": {
            "ports": [
              "cam1/pll_lock_out",
              "cam2/pll_lock_in",
              "cam4/pll_lock_in",
              "cam5/pll_lock_in"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "dphy_clk_200M",
              "cam0/dphy_clk_200M",
              "cam2/dphy_clk_200M",
              "cam3/dphy_clk_200M",
              "cam4/dphy_clk_200M",
              "cam5/dphy_clk_200M",
              "cam1/dphy_clk_200M"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "video_aclk",
              "cam0/video_aclk",
              "cam2/video_aclk",
              "cam3/s_axi_aclk",
              "cam4/video_aclk",
              "cam5/video_aclk",
              "cam1/s_axi_lite_aclk",
              "axi_smc_1/aclk",
              "axi_smc/aclk",
              "line_counter/s_axi_aclk",
              "trigger_timer/s_axi_aclk"
            ]
          },
          "rst_ps8_0_49M_peripheral_aresetn": {
            "ports": [
              "video_aresetn",
              "cam0/video_aresetn",
              "cam2/video_aresetn",
              "cam3/s_axi_aresetn",
              "cam4/video_aresetn",
              "cam5/video_aresetn",
              "cam1/axi_resetn",
              "axi_smc_1/aresetn",
              "axi_smc/aresetn",
              "line_counter/s_axi_aresetn",
              "trigger_timer/s_axi_aresetn"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "cam0/ctrl_core_en",
              "cam2/ctrl_core_en",
              "cam3/ctrl_core_en",
              "cam4/ctrl_core_en",
              "cam5/ctrl_core_en",
              "cam1/ctrl_core_en"
            ]
          },
          "axi_vdma_1_s2mm_introut": {
            "ports": [
              "cam1/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "cam_iic_1_iic2intc_irpt": {
            "ports": [
              "cam1/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "axi_vdma_5_s2mm_introut": {
            "ports": [
              "cam5/s2mm_introut",
              "s2mm_introut1"
            ]
          },
          "cam_iic_5_iic2intc_irpt": {
            "ports": [
              "cam5/iic2intc_irpt",
              "iic2intc_irpt4"
            ]
          },
          "axi_vdma_2_s2mm_introut1": {
            "ports": [
              "cam2/s2mm_introut",
              "s2mm_introut2"
            ]
          },
          "cam2_mipi_block_two_lane_iic2intc_irpt": {
            "ports": [
              "cam2/iic2intc_irpt",
              "iic2intc_irpt5"
            ]
          },
          "axi_vdma_3_s2mm_introut": {
            "ports": [
              "cam3/s2mm_introut",
              "s2mm_introut3"
            ]
          },
          "cam_iic_3_iic2intc_irpt": {
            "ports": [
              "cam3/iic2intc_irpt",
              "iic2intc_irpt6"
            ]
          },
          "cam_iic_4_iic2intc_irpt": {
            "ports": [
              "cam4/iic2intc_irpt",
              "iic2intc_irpt7"
            ]
          },
          "axi_vdma_4_s2mm_introut": {
            "ports": [
              "cam4/s2mm_introut",
              "s2mm_introut4"
            ]
          },
          "mipi_csi2_rx_subsyst_0_video_out_tuser": {
            "ports": [
              "cam0/video_out_tuser",
              "video_out_tuser"
            ]
          },
          "mipi_block_four_lane_frame_rcvd_pulse_out": {
            "ports": [
              "cam0/frame_rcvd_pulse_out",
              "frame_rcvd_pulse_out"
            ]
          },
          "mipi_block_four_lane_s2mm_introut": {
            "ports": [
              "cam0/s2mm_introut",
              "s2mm_introut5"
            ]
          },
          "mipi_block_four_lane_interrupt": {
            "ports": [
              "cam0/interrupt",
              "interrupt5"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "axi_smc/S00_AXI_awcache",
              "axi_smc/S01_AXI_awcache",
              "axi_smc_1/S00_AXI_awcache",
              "axi_smc_1/S01_AXI_awcache",
              "axi_smc_1/S02_AXI_awcache",
              "axi_smc_1/S03_AXI_awcache"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "axi_smc/S00_AXI_awprot",
              "axi_smc/S01_AXI_awprot",
              "axi_smc_1/S00_AXI_awprot",
              "axi_smc_1/S01_AXI_awprot",
              "axi_smc_1/S02_AXI_awprot",
              "axi_smc_1/S03_AXI_awprot"
            ]
          },
          "util_vector_logic_0_Res1": {
            "ports": [
              "selector/Res",
              "reduce_line_counters/Op1"
            ]
          },
          "reduce_line_counters_Res": {
            "ports": [
              "reduce_line_counters/Res",
              "line_end_inverter/Op1"
            ]
          },
          "line_end_inverter_Res": {
            "ports": [
              "line_end_inverter/Res",
              "line_counter/freeze"
            ]
          },
          "line_counter_interrupt": {
            "ports": [
              "line_counter/interrupt",
              "interrupt6"
            ]
          },
          "end_line_concat_dout": {
            "ports": [
              "end_line_concat/dout",
              "selector/Op1"
            ]
          },
          "cam5_video_out_tlast": {
            "ports": [
              "cam5/video_out_tlast",
              "end_line_concat/In5"
            ]
          },
          "cam4_video_out_tlast": {
            "ports": [
              "cam4/video_out_tlast",
              "end_line_concat/In4"
            ]
          },
          "cam3_video_out_tlast": {
            "ports": [
              "cam3/video_out_tlast",
              "end_line_concat/In3"
            ]
          },
          "cam2_video_out_tlast": {
            "ports": [
              "cam2/video_out_tlast",
              "end_line_concat/In2"
            ]
          },
          "cam1_video_out_tlast": {
            "ports": [
              "cam1/video_out_tlast",
              "end_line_concat/In1"
            ]
          },
          "cam0_video_out_tlast": {
            "ports": [
              "cam0/video_out_tlast",
              "end_line_concat/In0"
            ]
          },
          "end_of_line_select_Dout": {
            "ports": [
              "line_counter_select/Dout",
              "selector/Op2"
            ]
          },
          "Din_1": {
            "ports": [
              "Din",
              "line_counter_select/Din"
            ]
          },
          "trigger_timer_pwm0": {
            "ports": [
              "trigger_timer/pwm0",
              "TRIG1"
            ]
          }
        }
      },
      "interrupts": {
        "ports": {
          "In8": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In9": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In6": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In7": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In14": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In10": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In11": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In12": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In13": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "irq1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "irq0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "In0": {
            "type": "intr",
            "direction": "I"
          },
          "In15": {
            "type": "intr",
            "direction": "I"
          }
        },
        "components": {
          "irq0_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_irq0_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              },
              "dout_width": {
                "value": "8"
              }
            }
          },
          "irq1_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_irq1_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              },
              "dout_width": {
                "value": "8"
              }
            }
          }
        },
        "nets": {
          "mipi_block_four_lane_s2mm_introut": {
            "ports": [
              "In8",
              "irq1_concat/In0"
            ]
          },
          "axi_vdma_1_s2mm_introut": {
            "ports": [
              "In9",
              "irq1_concat/In1"
            ]
          },
          "cam_iic_1_iic2intc_irpt": {
            "ports": [
              "In1",
              "irq0_concat/In1"
            ]
          },
          "cam2_mipi_block_two_lane_iic2intc_irpt": {
            "ports": [
              "In2",
              "irq0_concat/In2"
            ]
          },
          "cam_iic_3_iic2intc_irpt": {
            "ports": [
              "In3",
              "irq0_concat/In3"
            ]
          },
          "cam_iic_4_iic2intc_irpt": {
            "ports": [
              "In4",
              "irq0_concat/In4"
            ]
          },
          "cam_iic_5_iic2intc_irpt": {
            "ports": [
              "In5",
              "irq0_concat/In5"
            ]
          },
          "axi_vdma_2_s2mm_introut1": {
            "ports": [
              "In10",
              "irq1_concat/In2"
            ]
          },
          "axi_vdma_3_s2mm_introut": {
            "ports": [
              "In11",
              "irq1_concat/In3"
            ]
          },
          "axi_vdma_4_s2mm_introut": {
            "ports": [
              "In12",
              "irq1_concat/In4"
            ]
          },
          "axi_vdma_5_s2mm_introut": {
            "ports": [
              "In13",
              "irq1_concat/In5"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "irq1_concat/dout",
              "irq1"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "irq0_concat/dout",
              "irq0"
            ]
          },
          "In12_1": {
            "ports": [
              "In6",
              "irq0_concat/In6"
            ]
          },
          "In13_1": {
            "ports": [
              "In7",
              "irq0_concat/In7"
            ]
          },
          "In14_1": {
            "ports": [
              "In14",
              "irq1_concat/In6"
            ]
          },
          "In2_1": {
            "ports": [
              "In0",
              "irq0_concat/In0"
            ]
          },
          "In15_1": {
            "ports": [
              "In15",
              "irq1_concat/In7"
            ]
          }
        }
      },
      "user_i2c": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "qwiic_rtl_1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "qwiic_rtl_2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "qwiic_rtl_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "IIC_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt1": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt2": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt3": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "qwiic_iic_1": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_qwiic_iic_1_0"
          },
          "qwiic_iic_2": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_qwiic_iic_2_0"
          },
          "qwiic_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_qwiic_iic_0_0"
          },
          "usb_smbus_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_usb_smbus_0_0"
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "qwiic_iic_1/S_AXI"
            ]
          },
          "ps8_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "S_AXI1",
              "qwiic_iic_2/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI3",
              "usb_smbus_0/S_AXI"
            ]
          },
          "ps8_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "S_AXI2",
              "qwiic_iic_0/S_AXI"
            ]
          },
          "qwiic_iic_1_IIC": {
            "interface_ports": [
              "qwiic_rtl_1",
              "qwiic_iic_1/IIC"
            ]
          },
          "qwiic_iic_0_IIC": {
            "interface_ports": [
              "qwiic_rtl_0",
              "qwiic_iic_0/IIC"
            ]
          },
          "qwiic_iic_2_IIC": {
            "interface_ports": [
              "qwiic_rtl_2",
              "qwiic_iic_2/IIC"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "IIC_0",
              "usb_smbus_0/IIC"
            ]
          }
        },
        "nets": {
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "s_axi_aclk",
              "qwiic_iic_0/s_axi_aclk",
              "qwiic_iic_2/s_axi_aclk",
              "qwiic_iic_1/s_axi_aclk",
              "usb_smbus_0/s_axi_aclk"
            ]
          },
          "rst_ps8_0_49M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "qwiic_iic_0/s_axi_aresetn",
              "qwiic_iic_2/s_axi_aresetn",
              "qwiic_iic_1/s_axi_aresetn",
              "usb_smbus_0/s_axi_aresetn"
            ]
          },
          "qwiic_iic_1_iic2intc_irpt": {
            "ports": [
              "qwiic_iic_1/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "qwiic_iic_2_iic2intc_irpt": {
            "ports": [
              "qwiic_iic_2/iic2intc_irpt",
              "iic2intc_irpt1"
            ]
          },
          "qwiic_iic_0_iic2intc_irpt": {
            "ports": [
              "qwiic_iic_0/iic2intc_irpt",
              "iic2intc_irpt2"
            ]
          },
          "usb_smbus_0_iic2intc_irpt": {
            "ports": [
              "usb_smbus_0/iic2intc_irpt",
              "iic2intc_irpt3"
            ]
          }
        }
      },
      "Debug": {
        "ports": {
          "FRAME_START_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRIG_PROBE": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Op1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "FRAME_END_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRIG0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Op2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "fs_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_fs_inverter_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "trigger_probe_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_trigger_probe_inverter_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "fe_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_fe_inverter_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_4": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_4_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "trigger_ms_counter_1": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "design_1_trigger_ms_counter_1_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "186A0"
              },
              "Implementation": {
                "value": "Fabric"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "17"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "false"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "18699"
              }
            }
          },
          "fe_ms_counter_1": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "design_1_fe_ms_counter_1_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "186A0"
              },
              "Implementation": {
                "value": "Fabric"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "17"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "false"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "18699"
              }
            }
          },
          "fs_ms_counter_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "design_1_fs_ms_counter_0_0",
            "parameters": {
              "CE": {
                "value": "true"
              },
              "Final_Count_Value": {
                "value": "186A0"
              },
              "Implementation": {
                "value": "Fabric"
              },
              "Load": {
                "value": "false"
              },
              "Output_Width": {
                "value": "17"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "false"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "18699"
              }
            }
          }
        },
        "nets": {
          "ms_counter_0_THRESH0": {
            "ports": [
              "fs_ms_counter_0/THRESH0",
              "fs_inverter/Op1"
            ]
          },
          "trigger_ms_counter_1_THRESH0": {
            "ports": [
              "trigger_ms_counter_1/THRESH0",
              "trigger_probe_inverter/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "fs_ms_counter_0/CE"
            ]
          },
          "ms_counter_1_THRESH0": {
            "ports": [
              "fe_ms_counter_1/THRESH0",
              "fe_inverter/Op1"
            ]
          },
          "util_vector_logic_2_Res1": {
            "ports": [
              "util_vector_logic_2/Res",
              "trigger_ms_counter_1/CE"
            ]
          },
          "util_vector_logic_4_Res": {
            "ports": [
              "util_vector_logic_4/Res",
              "fe_ms_counter_1/CE"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "fs_inverter/Res",
              "FRAME_START_0",
              "util_vector_logic_1/Op2"
            ]
          },
          "trigger_probe_inverter_Res": {
            "ports": [
              "trigger_probe_inverter/Res",
              "TRIG_PROBE",
              "util_vector_logic_2/Op2"
            ]
          },
          "mipi_csi2_rx_subsyst_0_video_out_tuser": {
            "ports": [
              "Op1",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "fe_inverter/Res",
              "FRAME_END_0",
              "util_vector_logic_4/Op2"
            ]
          },
          "gpio_trigger_slice_Dout": {
            "ports": [
              "TRIG0",
              "util_vector_logic_2/Op1"
            ]
          },
          "mipi_block_four_lane_frame_rcvd_pulse_out": {
            "ports": [
              "Op2",
              "util_vector_logic_4/Op1"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "CLK",
              "fe_ms_counter_1/CLK",
              "fs_ms_counter_0/CLK",
              "trigger_ms_counter_1/CLK"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "MIPI_Interfaces_iic_rtl_3": {
        "interface_ports": [
          "iic_rtl_3",
          "mipi/iic_rtl_3"
        ]
      },
      "ps8_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M04_AXI",
          "mipi/S_AXI1"
        ]
      },
      "user_i2c_qwiic_rtl_2": {
        "interface_ports": [
          "qwiic_rtl_2",
          "user_i2c/qwiic_rtl_2"
        ]
      },
      "ps8_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M08_AXI",
          "mipi/S_AXI6"
        ]
      },
      "ps8_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M05_AXI",
          "mipi/S_AXI8"
        ]
      },
      "ps8_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M14_AXI",
          "mipi/S_AXI_LITE4"
        ]
      },
      "mipi_phy_if_3_1": {
        "interface_ports": [
          "mipi_phy_if_3",
          "mipi/mipi_phy_if_3"
        ]
      },
      "ps8_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M03_AXI",
          "mipi/S_AXI"
        ]
      },
      "ps8_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M11_AXI",
          "user_i2c/S_AXI1"
        ]
      },
      "MIPI_Interfaces_M00_AXI": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/S_AXI_HPC0_FPD",
          "mipi/M00_AXI"
        ]
      },
      "ps8_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M06_AXI",
          "mipi/S_AXI10"
        ]
      },
      "mipi_phy_if_0_1": {
        "interface_ports": [
          "mipi_phy_if_0",
          "mipi/mipi_phy_if_0"
        ]
      },
      "mipi_phy_if_2_2": {
        "interface_ports": [
          "mipi_phy_if_2",
          "mipi/mipi_phy_if_2"
        ]
      },
      "user_i2c_qwiic_rtl_0": {
        "interface_ports": [
          "qwiic_rtl_0",
          "user_i2c/qwiic_rtl_0"
        ]
      },
      "ps8_0_axi_periph_M16_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M16_AXI",
          "user_i2c/S_AXI3"
        ]
      },
      "mipi_phy_if_4_1": {
        "interface_ports": [
          "mipi_phy_if_4",
          "mipi/mipi_phy_if_4"
        ]
      },
      "ps8_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M02_AXI",
          "mipi/S_AXI2"
        ]
      },
      "user_i2c_IIC_0": {
        "interface_ports": [
          "usb_smbus_rtl_0",
          "user_i2c/IIC_0"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_rtl_1",
          "mipi/iic_rtl_1"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M00_AXI",
          "mipi/S_AXI_LITE5"
        ]
      },
      "ps8_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M15_AXI",
          "mipi/S_AXI_LITE1"
        ]
      },
      "ps8_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M13_AXI",
          "mipi/S_AXI_LITE3"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "ps8_0_axi_periph/S00_AXI"
        ]
      },
      "ps8_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M01_AXI",
          "mipi/S_AXI_LITE"
        ]
      },
      "ps8_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M12_AXI",
          "mipi/S_AXI_LITE2"
        ]
      },
      "MIPI_Interfaces_M00_AXI1": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/S_AXI_HPC1_FPD",
          "mipi/M00_AXI1"
        ]
      },
      "axi_iic_3_IIC": {
        "interface_ports": [
          "iic_rtl_4",
          "mipi/iic_rtl_4"
        ]
      },
      "axi_iic_4_IIC": {
        "interface_ports": [
          "iic_rtl_5",
          "mipi/iic_rtl_5"
        ]
      },
      "zynq_ultra_ps_e_0_IIC_1": {
        "interface_ports": [
          "iic_rtl_0",
          "zynq_ultra_ps_e_0/IIC_1"
        ]
      },
      "mipi_phy_if_5_1": {
        "interface_ports": [
          "mipi_phy_if_5",
          "mipi/mipi_phy_if_5"
        ]
      },
      "ps8_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M07_AXI",
          "mipi/S_AXI12"
        ]
      },
      "cam2_mipi_block_two_lane_iic_rtl_2": {
        "interface_ports": [
          "iic_rtl_2",
          "mipi/iic_rtl_2"
        ]
      },
      "ps8_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M09_AXI",
          "user_i2c/S_AXI2"
        ]
      },
      "ps8_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M10_AXI",
          "user_i2c/S_AXI"
        ]
      },
      "mipi_phy_if_1_1": {
        "interface_ports": [
          "mipi_phy_if_1",
          "mipi/mipi_phy_if_1"
        ]
      },
      "user_i2c_qwiic_rtl_1": {
        "interface_ports": [
          "qwiic_rtl_1",
          "user_i2c/qwiic_rtl_1"
        ]
      }
    },
    "nets": {
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "mipi/dphy_clk_200M"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk1",
          "ps8_0_axi_periph/ACLK",
          "ps8_0_axi_periph/S00_ACLK",
          "ps8_0_axi_periph/M00_ACLK",
          "ps8_0_axi_periph/M01_ACLK",
          "ps8_0_axi_periph/M02_ACLK",
          "ps8_0_axi_periph/M03_ACLK",
          "rst_ps8_0_100M/slowest_sync_clk",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "zynq_ultra_ps_e_0/saxihpc0_fpd_aclk",
          "ps8_0_axi_periph/M04_ACLK",
          "ps8_0_axi_periph/M05_ACLK",
          "ps8_0_axi_periph/M06_ACLK",
          "ps8_0_axi_periph/M07_ACLK",
          "ps8_0_axi_periph/M08_ACLK",
          "ps8_0_axi_periph/M09_ACLK",
          "ps8_0_axi_periph/M10_ACLK",
          "ps8_0_axi_periph/M11_ACLK",
          "ps8_0_axi_periph/M12_ACLK",
          "ps8_0_axi_periph/M13_ACLK",
          "ps8_0_axi_periph/M14_ACLK",
          "ps8_0_axi_periph/M15_ACLK",
          "zynq_ultra_ps_e_0/saxihpc1_fpd_aclk",
          "mipi/video_aclk",
          "user_i2c/s_axi_aclk",
          "Debug/CLK",
          "ps8_0_axi_periph/M16_ACLK"
        ]
      },
      "rst_ps8_0_49M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_100M/peripheral_aresetn",
          "ps8_0_axi_periph/ARESETN",
          "ps8_0_axi_periph/S00_ARESETN",
          "ps8_0_axi_periph/M00_ARESETN",
          "ps8_0_axi_periph/M01_ARESETN",
          "ps8_0_axi_periph/M02_ARESETN",
          "ps8_0_axi_periph/M03_ARESETN",
          "ps8_0_axi_periph/M04_ARESETN",
          "ps8_0_axi_periph/M05_ARESETN",
          "ps8_0_axi_periph/M06_ARESETN",
          "ps8_0_axi_periph/M07_ARESETN",
          "ps8_0_axi_periph/M08_ARESETN",
          "ps8_0_axi_periph/M09_ARESETN",
          "ps8_0_axi_periph/M10_ARESETN",
          "ps8_0_axi_periph/M11_ARESETN",
          "ps8_0_axi_periph/M12_ARESETN",
          "ps8_0_axi_periph/M13_ARESETN",
          "ps8_0_axi_periph/M14_ARESETN",
          "ps8_0_axi_periph/M15_ARESETN",
          "mipi/video_aresetn",
          "user_i2c/s_axi_aresetn",
          "Debug/resetn",
          "ps8_0_axi_periph/M16_ARESETN"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_ps8_0_100M/ext_reset_in"
        ]
      },
      "mipi_csi2_rx_subsyst_0_video_out_tuser": {
        "ports": [
          "mipi/video_out_tuser",
          "Debug/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "Debug/FRAME_START_0",
          "FRAME_START_0"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "Debug/FRAME_END_0",
          "FRAME_END_0"
        ]
      },
      "trigger_probe_inverter_Res": {
        "ports": [
          "Debug/TRIG_PROBE",
          "TRIG_PROBE"
        ]
      },
      "cam_enable_slice_Dout": {
        "ports": [
          "GPIO/ENABLE",
          "ENABLE"
        ]
      },
      "user_led_slice_Dout": {
        "ports": [
          "GPIO/USER_LEDS",
          "USER_LEDS"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "interrupts/irq1",
          "zynq_ultra_ps_e_0/pl_ps_irq1"
        ]
      },
      "axi_vdma_2_s2mm_introut1": {
        "ports": [
          "mipi/s2mm_introut2",
          "interrupts/In10"
        ]
      },
      "axi_vdma_3_s2mm_introut": {
        "ports": [
          "mipi/s2mm_introut3",
          "interrupts/In11"
        ]
      },
      "axi_vdma_4_s2mm_introut": {
        "ports": [
          "mipi/s2mm_introut4",
          "interrupts/In12"
        ]
      },
      "axi_vdma_5_s2mm_introut": {
        "ports": [
          "mipi/s2mm_introut1",
          "interrupts/In13"
        ]
      },
      "gpio_trigger_slice_Dout": {
        "ports": [
          "mipi/TRIG1",
          "TRIG1",
          "TRIG5",
          "TRIG4",
          "TRIG3",
          "TRIG2",
          "TRIG0",
          "Debug/TRIG0"
        ]
      },
      "zynq_ultra_ps_e_0_emio_gpio_t": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_gpio_t",
          "GPIO/Din1"
        ]
      },
      "zynq_ultra_ps_e_0_emio_gpio_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_gpio_o",
          "GPIO/Din",
          "mipi/Din"
        ]
      },
      "axi_vdma_1_s2mm_introut": {
        "ports": [
          "mipi/s2mm_introut",
          "interrupts/In9"
        ]
      },
      "cam_iic_4_iic2intc_irpt": {
        "ports": [
          "mipi/iic2intc_irpt7",
          "interrupts/In4"
        ]
      },
      "cam_iic_5_iic2intc_irpt": {
        "ports": [
          "mipi/iic2intc_irpt4",
          "interrupts/In5"
        ]
      },
      "cam_iic_1_iic2intc_irpt": {
        "ports": [
          "mipi/iic2intc_irpt",
          "interrupts/In1"
        ]
      },
      "cam_iic_3_iic2intc_irpt": {
        "ports": [
          "mipi/iic2intc_irpt6",
          "interrupts/In3"
        ]
      },
      "mipi_block_four_lane_frame_rcvd_pulse_out": {
        "ports": [
          "mipi/frame_rcvd_pulse_out",
          "Debug/Op2"
        ]
      },
      "mipi_block_four_lane_s2mm_introut": {
        "ports": [
          "mipi/s2mm_introut5",
          "interrupts/In8"
        ]
      },
      "cam2_mipi_block_two_lane_iic2intc_irpt": {
        "ports": [
          "mipi/iic2intc_irpt5",
          "interrupts/In2"
        ]
      },
      "Net": {
        "ports": [
          "GPIO",
          "GPIO/GPIO"
        ]
      },
      "In14_1": {
        "ports": [
          "user_i2c/iic2intc_irpt1",
          "interrupts/In14"
        ]
      },
      "In12_1": {
        "ports": [
          "user_i2c/iic2intc_irpt2",
          "interrupts/In6"
        ]
      },
      "In13_1": {
        "ports": [
          "user_i2c/iic2intc_irpt",
          "interrupts/In7"
        ]
      },
      "USER_DIP_1": {
        "ports": [
          "USER_DIP",
          "GPIO/USER_DIP"
        ]
      },
      "interrupts_dout": {
        "ports": [
          "interrupts/irq0",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "mipi_interrupt6": {
        "ports": [
          "mipi/interrupt6",
          "interrupts/In0"
        ]
      },
      "GPIO_dout": {
        "ports": [
          "GPIO/dout",
          "zynq_ultra_ps_e_0/emio_gpio_i"
        ]
      },
      "user_i2c_iic2intc_irpt3": {
        "ports": [
          "user_i2c/iic2intc_irpt3",
          "interrupts/In15"
        ]
      },
      "SW_RESET_1": {
        "ports": [
          "SW_RESET",
          "GPIO/SW_RESET"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_timer_0_Reg": {
                "address_block": "/mipi/trigger_timer/S_AXI/Reg",
                "offset": "0x0080020000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/mipi/cam0/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              },
              "SEG_axi_vdma_1_Reg": {
                "address_block": "/mipi/cam1/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_axi_vdma_2_Reg_1": {
                "address_block": "/mipi/cam2/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x00800C0000",
                "range": "64K"
              },
              "SEG_axi_vdma_3_Reg": {
                "address_block": "/mipi/cam3/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x00800D0000",
                "range": "64K"
              },
              "SEG_axi_vdma_4_Reg": {
                "address_block": "/mipi/cam4/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x00800E0000",
                "range": "64K"
              },
              "SEG_axi_vdma_5_Reg": {
                "address_block": "/mipi/cam5/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x00800F0000",
                "range": "64K"
              },
              "SEG_cam_iic_1_Reg": {
                "address_block": "/mipi/cam1/iic/S_AXI/Reg",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_cam_iic_2_Reg": {
                "address_block": "/mipi/cam2/iic/S_AXI/Reg",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_cam_iic_3_Reg": {
                "address_block": "/mipi/cam3/iic/S_AXI/Reg",
                "offset": "0x0080060000",
                "range": "64K"
              },
              "SEG_cam_iic_4_Reg": {
                "address_block": "/mipi/cam4/iic/S_AXI/Reg",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_cam_iic_5_Reg": {
                "address_block": "/mipi/cam5/iic/S_AXI/Reg",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_line_counter_Reg": {
                "address_block": "/mipi/line_counter/S_AXI/Reg",
                "offset": "0x0080030000",
                "range": "64K"
              },
              "SEG_qwiic_iic_0_Reg": {
                "address_block": "/user_i2c/qwiic_iic_0/S_AXI/Reg",
                "offset": "0x0080090000",
                "range": "64K"
              },
              "SEG_qwiic_iic_1_Reg": {
                "address_block": "/user_i2c/qwiic_iic_1/S_AXI/Reg",
                "offset": "0x00800A0000",
                "range": "64K"
              },
              "SEG_qwiic_iic_2_Reg": {
                "address_block": "/user_i2c/qwiic_iic_2/S_AXI/Reg",
                "offset": "0x00800B0000",
                "range": "64K"
              },
              "SEG_usb_smbus_0_Reg": {
                "address_block": "/user_i2c/usb_smbus_0/S_AXI/Reg",
                "offset": "0x0080100000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/mipi/cam1/axi_vdma": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/mipi/cam5/axi_vdma": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/mipi/cam2/axi_vdma": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/mipi/cam3/axi_vdma": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/mipi/cam4/axi_vdma": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/mipi/cam0/axi_vdma": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}