
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/gamess_196B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2695094 heartbeat IPC: 3.71045 cumulative IPC: 3.71045 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2695094 (Simulation time: 0 hr 0 min 45 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 8867207 heartbeat IPC: 1.62019 cumulative IPC: 1.62019 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 15101649 heartbeat IPC: 1.60399 cumulative IPC: 1.61205 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 21150919 heartbeat IPC: 1.65309 cumulative IPC: 1.6255 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 27620310 heartbeat IPC: 1.54574 cumulative IPC: 1.6048 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 34073255 heartbeat IPC: 1.54968 cumulative IPC: 1.59346 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 40503982 heartbeat IPC: 1.55503 cumulative IPC: 1.58693 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 46999722 heartbeat IPC: 1.53947 cumulative IPC: 1.57997 (Simulation time: 0 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 53390504 heartbeat IPC: 1.56475 cumulative IPC: 1.57805 (Simulation time: 0 hr 6 min 5 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 59828929 heartbeat IPC: 1.55317 cumulative IPC: 1.57525 (Simulation time: 0 hr 6 min 52 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 66378436 heartbeat IPC: 1.52683 cumulative IPC: 1.57027 (Simulation time: 0 hr 7 min 38 sec) 
Finished CPU 0 instructions: 100000000 cycles: 63683343 cumulative IPC: 1.57027 (Simulation time: 0 hr 7 min 38 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.57027 instructions: 100000000 cycles: 63683343
cpu0_DTLB TOTAL     ACCESS:   22918046  HIT:   22409058  MISS:     508988
cpu0_DTLB LOAD      ACCESS:   16399525  HIT:   15994400  MISS:     405125
cpu0_DTLB RFO       ACCESS:    6518521  HIT:    6414658  MISS:     103863
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.10738 cycles
cpu0_ITLB TOTAL     ACCESS:    7086673  HIT:    7086647  MISS:         26
cpu0_ITLB LOAD      ACCESS:    7086673  HIT:    7086647  MISS:         26
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 201.846 cycles
cpu0_L1I TOTAL     ACCESS:    6107424  HIT:    5993348  MISS:     114076
cpu0_L1I LOAD      ACCESS:    6107424  HIT:    5993348  MISS:     114076
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11.7871 cycles
cpu0_STLB TOTAL     ACCESS:     509014  HIT:     508929  MISS:         85
cpu0_STLB LOAD      ACCESS:     405151  HIT:     405078  MISS:         73
cpu0_STLB RFO       ACCESS:     103863  HIT:     103851  MISS:         12
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.482 cycles
cpu0_L1D TOTAL     ACCESS:   31294970  HIT:   31171225  MISS:     123745
cpu0_L1D LOAD      ACCESS:   18856063  HIT:   18763278  MISS:      92785
cpu0_L1D RFO       ACCESS:   12438824  HIT:   12407885  MISS:      30939
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         83  HIT:         62  MISS:         21
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.8145 cycles
cpu0_L2C TOTAL     ACCESS:     275989  HIT:     272702  MISS:       3287
cpu0_L2C LOAD      ACCESS:     206861  HIT:     203735  MISS:       3126
cpu0_L2C RFO       ACCESS:      30879  HIT:      30721  MISS:        158
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      38228  HIT:      38225  MISS:          3
cpu0_L2C TRANSLATION ACCESS:         21  HIT:         21  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 168.643 cycles
LLC TOTAL     ACCESS:       3346  HIT:        239  MISS:       3107
LLC LOAD      ACCESS:       3126  HIT:        174  MISS:       2952
LLC RFO       ACCESS:        158  HIT:          3  MISS:        155
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:         62  HIT:         62  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 156.216 cycles
Insertion Distribution: 
	LOAD 0 0 4419 13 
	RFO 0 0 492 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 0 
	 0 0 10 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        402  ROW_BUFFER_MISS:       2705
 DBUS AVG_CONGESTED_CYCLE:    3.87659
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.1594% MPKI: 8.26328 Average ROB Occupancy at Mispredict: 86.0809
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00068
BRANCH_INDIRECT: 0.17047
BRANCH_CONDITIONAL: 8.09082
BRANCH_DIRECT_CALL: 0.00068
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00063

