DECL|FLEXCAN_ClearMbStatusFlags|function|static inline void FLEXCAN_ClearMbStatusFlags(CAN_Type *base, uint64_t mask)
DECL|FLEXCAN_ClearStatusFlags|function|static inline void FLEXCAN_ClearStatusFlags(CAN_Type *base, uint32_t mask)
DECL|FLEXCAN_DRIVER_VERSION|macro|FLEXCAN_DRIVER_VERSION
DECL|FLEXCAN_DisableInterrupts|function|static inline void FLEXCAN_DisableInterrupts(CAN_Type *base, uint32_t mask)
DECL|FLEXCAN_DisableMbInterrupts|function|static inline void FLEXCAN_DisableMbInterrupts(CAN_Type *base, uint64_t mask)
DECL|FLEXCAN_EnableInterrupts|function|static inline void FLEXCAN_EnableInterrupts(CAN_Type *base, uint32_t mask)
DECL|FLEXCAN_EnableMbInterrupts|function|static inline void FLEXCAN_EnableMbInterrupts(CAN_Type *base, uint64_t mask)
DECL|FLEXCAN_Enable|function|static inline void FLEXCAN_Enable(CAN_Type *base, bool enable)
DECL|FLEXCAN_GetBusErrCount|function|static inline void FLEXCAN_GetBusErrCount(CAN_Type *base, uint8_t *txErrBuf, uint8_t *rxErrBuf)
DECL|FLEXCAN_GetMbStatusFlags|function|static inline uint64_t FLEXCAN_GetMbStatusFlags(CAN_Type *base, uint64_t mask)
DECL|FLEXCAN_GetRxFifoHeadAddr|function|static inline uint32_t FLEXCAN_GetRxFifoHeadAddr(CAN_Type *base)
DECL|FLEXCAN_GetStatusFlags|function|static inline uint32_t FLEXCAN_GetStatusFlags(CAN_Type *base)
DECL|FLEXCAN_ID_EXT|macro|FLEXCAN_ID_EXT
DECL|FLEXCAN_ID_STD|macro|FLEXCAN_ID_STD
DECL|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_A|macro|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_A
DECL|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_HIGH|macro|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_HIGH
DECL|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_LOW|macro|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_B_LOW
DECL|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_HIGH|macro|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_HIGH
DECL|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_LOW|macro|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_LOW
DECL|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_MID_HIGH|macro|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_MID_HIGH
DECL|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_MID_LOW|macro|FLEXCAN_RX_FIFO_EXT_FILTER_TYPE_C_MID_LOW
DECL|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_A|macro|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_A
DECL|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_HIGH|macro|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_HIGH
DECL|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_LOW|macro|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_LOW
DECL|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_HIGH|macro|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_HIGH
DECL|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_LOW|macro|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_LOW
DECL|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_HIGH|macro|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_HIGH
DECL|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_LOW|macro|FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_LOW
DECL|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_A|macro|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_A
DECL|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_B_HIGH|macro|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_B_HIGH
DECL|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_B_LOW|macro|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_B_LOW
DECL|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_HIGH|macro|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_HIGH
DECL|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_LOW|macro|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_LOW
DECL|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_HIGH|macro|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_HIGH
DECL|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_LOW|macro|FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_LOW
DECL|FLEXCAN_RX_FIFO_STD_MASK_TYPE_A|macro|FLEXCAN_RX_FIFO_STD_MASK_TYPE_A
DECL|FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_HIGH|macro|FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_HIGH
DECL|FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_LOW|macro|FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_LOW
DECL|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_HIGH|macro|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_HIGH
DECL|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_LOW|macro|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_LOW
DECL|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_HIGH|macro|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_HIGH
DECL|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_LOW|macro|FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_LOW
DECL|FLEXCAN_RX_MB_EXT_MASK|macro|FLEXCAN_RX_MB_EXT_MASK
DECL|FLEXCAN_RX_MB_STD_MASK|macro|FLEXCAN_RX_MB_STD_MASK
DECL|_FSL_FLEXCAN_H_|macro|_FSL_FLEXCAN_H_
DECL|_flexcan_clock_source|enum|typedef enum _flexcan_clock_source
DECL|_flexcan_config|struct|typedef struct _flexcan_config
DECL|_flexcan_error_flags|enum|enum _flexcan_error_flags
DECL|_flexcan_fd_frame|struct|typedef struct _flexcan_fd_frame
DECL|_flexcan_fifo_transfer|struct|typedef struct _flexcan_fifo_transfer
DECL|_flexcan_flags|enum|enum _flexcan_flags
DECL|_flexcan_frame_format|enum|typedef enum _flexcan_frame_format
DECL|_flexcan_frame_type|enum|typedef enum _flexcan_frame_type
DECL|_flexcan_frame|struct|typedef struct _flexcan_frame
DECL|_flexcan_handle|struct|struct _flexcan_handle
DECL|_flexcan_interrupt_enable|enum|enum _flexcan_interrupt_enable
DECL|_flexcan_mb_size|enum|typedef enum _flexcan_mb_size
DECL|_flexcan_mb_transfer|struct|typedef struct _flexcan_mb_transfer
DECL|_flexcan_rx_fifo_config|struct|typedef struct _flexcan_rx_fifo_config
DECL|_flexcan_rx_fifo_filter_type|enum|typedef enum _flexcan_rx_fifo_filter_type
DECL|_flexcan_rx_fifo_flags|enum|enum _flexcan_rx_fifo_flags
DECL|_flexcan_rx_fifo_priority|enum|typedef enum _flexcan_rx_fifo_priority
DECL|_flexcan_rx_mb_config|struct|typedef struct _flexcan_rx_mb_config
DECL|_flexcan_status|enum|enum _flexcan_status
DECL|_flexcan_timing_config|struct|typedef struct _flexcan_timing_config
DECL|baudRateFD|member|uint32_t baudRateFD; /*!< FlexCAN FD baud rate in bps. */
DECL|baudRate|member|uint32_t baudRate; /*!< FlexCAN baud rate in bps. */
DECL|brs|member|uint32_t brs : 1; /*!< Bit Rate Switch. */
DECL|callback|member|flexcan_transfer_callback_t callback; /*!< Callback function. */
DECL|clkSrc|member|flexcan_clock_source_t clkSrc; /*!< Clock source for FlexCAN Protocol Engine. */
DECL|code|member|uint32_t code : 4; /*!< Message Buffer Code. */
DECL|dataByte0|member|uint8_t dataByte0; /*!< CAN Frame payload byte0. */
DECL|dataByte0|member|uint8_t dataByte0; /*!< CAN Frame payload byte0. */
DECL|dataByte1|member|uint8_t dataByte1; /*!< CAN Frame payload byte1. */
DECL|dataByte1|member|uint8_t dataByte1; /*!< CAN Frame payload byte1. */
DECL|dataByte2|member|uint8_t dataByte2; /*!< CAN Frame payload byte2. */
DECL|dataByte2|member|uint8_t dataByte2; /*!< CAN Frame payload byte2. */
DECL|dataByte3|member|uint8_t dataByte3; /*!< CAN Frame payload byte3. */
DECL|dataByte3|member|uint8_t dataByte3; /*!< CAN Frame payload byte3. */
DECL|dataByte4|member|uint8_t dataByte4; /*!< CAN Frame payload byte4. */
DECL|dataByte4|member|uint8_t dataByte4; /*!< CAN Frame payload byte4. */
DECL|dataByte5|member|uint8_t dataByte5; /*!< CAN Frame payload byte5. */
DECL|dataByte5|member|uint8_t dataByte5; /*!< CAN Frame payload byte5. */
DECL|dataByte6|member|uint8_t dataByte6; /*!< CAN Frame payload byte6. */
DECL|dataByte6|member|uint8_t dataByte6; /*!< CAN Frame payload byte6. */
DECL|dataByte7|member|uint8_t dataByte7; /*!< CAN Frame payload byte7. */
DECL|dataByte7|member|uint8_t dataByte7; /*!< CAN Frame payload byte7. */
DECL|dataWord0|member|uint32_t dataWord0; /*!< CAN Frame payload word0. */
DECL|dataWord1|member|uint32_t dataWord1; /*!< CAN Frame payload word1. */
DECL|dataWord|member|uint32_t dataWord[16]; /*!< CAN FD Frame payload, 16 double word maximum. */
DECL|edl|member|uint32_t edl : 1; /*!< Extended Data Length. */
DECL|enableDoze|member|bool enableDoze; /*!< Enable or Disable Doze Mode. */
DECL|enableIndividMask|member|bool enableIndividMask; /*!< Enable or Disable Rx Individual Mask. */
DECL|enableLoopBack|member|bool enableLoopBack; /*!< Enable or Disable Loop Back Self Test Mode. */
DECL|enableSelfWakeup|member|bool enableSelfWakeup; /*!< Enable or Disable Self Wakeup Mode. */
DECL|esi|member|uint32_t esi : 1; /*!< Error State Indicator. */
DECL|flexcan_clock_source_t|typedef|} flexcan_clock_source_t;
DECL|flexcan_config_t|typedef|} flexcan_config_t;
DECL|flexcan_fd_frame_t|typedef|} flexcan_fd_frame_t;
DECL|flexcan_fifo_transfer_t|typedef|} flexcan_fifo_transfer_t;
DECL|flexcan_frame_format_t|typedef|} flexcan_frame_format_t;
DECL|flexcan_frame_type_t|typedef|} flexcan_frame_type_t;
DECL|flexcan_frame_t|typedef|} flexcan_frame_t;
DECL|flexcan_handle_t|typedef|typedef struct _flexcan_handle flexcan_handle_t;
DECL|flexcan_mb_size_t|typedef|} flexcan_mb_size_t;
DECL|flexcan_mb_transfer_t|typedef|} flexcan_mb_transfer_t;
DECL|flexcan_rx_fifo_config_t|typedef|} flexcan_rx_fifo_config_t;
DECL|flexcan_rx_fifo_filter_type_t|typedef|} flexcan_rx_fifo_filter_type_t;
DECL|flexcan_rx_fifo_priority_t|typedef|} flexcan_rx_fifo_priority_t;
DECL|flexcan_rx_mb_config_t|typedef|} flexcan_rx_mb_config_t;
DECL|flexcan_timing_config_t|typedef|} flexcan_timing_config_t;
DECL|flexcan_transfer_callback_t|typedef|typedef void (*flexcan_transfer_callback_t)(
DECL|format|member|flexcan_frame_format_t format; /*!< CAN Frame Identifier format(Standard of Extend). */
DECL|format|member|uint32_t format : 1; /*!< CAN Frame Identifier(STD or EXT format). */
DECL|format|member|uint32_t format : 1; /*!< CAN Frame Identifier(STD or EXT format). */
DECL|framefd|member|flexcan_fd_frame_t *framefd;
DECL|frame|member|flexcan_frame_t *frame; /*!< The buffer of CAN Message to be received from Rx FIFO. */
DECL|frame|member|flexcan_frame_t *frame; /*!< The buffer of CAN Message to be transfer. */
DECL|idFilterNum|member|uint8_t idFilterNum; /*!< The quantity of filter elements. */
DECL|idFilterTable|member|uint32_t *idFilterTable; /*!< Pointer to the FlexCAN Rx FIFO identifier filter table. */
DECL|idFilterType|member|flexcan_rx_fifo_filter_type_t idFilterType; /*!< The FlexCAN Rx FIFO Filter type. */
DECL|idhit|member|uint32_t idhit : 9; /*!< CAN Rx FIFO filter hit id(This value is only used in Rx FIFO receive mode). */
DECL|id|member|uint32_t id : 29; /*!< CAN Frame Identifier, should be set using FLEXCAN_ID_EXT() or FLEXCAN_ID_STD() macro. */
DECL|id|member|uint32_t id : 29; /*!< CAN Frame Identifier, should be set using FLEXCAN_ID_EXT() or FLEXCAN_ID_STD() macro. */
DECL|id|member|uint32_t id; /*!< CAN Message Buffer Frame Identifier, should be set using
DECL|kFLEXCAN_16BperMB|enumerator|kFLEXCAN_16BperMB = 0x1U, /*!< Selects 16 bytes per Message Buffer. */
DECL|kFLEXCAN_32BperMB|enumerator|kFLEXCAN_32BperMB = 0x2U, /*!< Selects 32 bytes per Message Buffer. */
DECL|kFLEXCAN_64BperMB|enumerator|kFLEXCAN_64BperMB = 0x3U, /*!< Selects 64 bytes per Message Buffer. */
DECL|kFLEXCAN_8BperMB|enumerator|kFLEXCAN_8BperMB = 0x0U, /*!< Selects 8 bytes per Message Buffer. */
DECL|kFLEXCAN_AckError|enumerator|kFLEXCAN_AckError = CAN_ESR1_ACKERR_MASK, /*!< Received no ACK on transmission. */
DECL|kFLEXCAN_Bit0Error|enumerator|kFLEXCAN_Bit0Error = CAN_ESR1_BIT0ERR_MASK, /*!< Unable to send dominant bit. */
DECL|kFLEXCAN_Bit1Error|enumerator|kFLEXCAN_Bit1Error = CAN_ESR1_BIT1ERR_MASK, /*!< Unable to send recessive bit. */
DECL|kFLEXCAN_BusOffIntFlag|enumerator|kFLEXCAN_BusOffIntFlag = CAN_ESR1_BOFFINT_MASK, /*!< Bus Off Interrupt Flag. */
DECL|kFLEXCAN_BusOffInterruptEnable|enumerator|kFLEXCAN_BusOffInterruptEnable = CAN_CTRL1_BOFFMSK_MASK, /*!< Bus Off interrupt. */
DECL|kFLEXCAN_BusoffDoneIntFlag|enumerator|kFLEXCAN_BusoffDoneIntFlag = CAN_ESR1_BOFFDONEINT_MASK, /*!< Error Overrun Status. */
DECL|kFLEXCAN_ClkSrcOsc|enumerator|kFLEXCAN_ClkSrcOsc = 0x0U, /*!< FlexCAN Protocol Engine clock from Oscillator. */
DECL|kFLEXCAN_ClkSrcPeri|enumerator|kFLEXCAN_ClkSrcPeri = 0x1U, /*!< FlexCAN Protocol Engine clock from Peripheral Clock. */
DECL|kFLEXCAN_CrcError|enumerator|kFLEXCAN_CrcError = CAN_ESR1_CRCERR_MASK, /*!< Cyclic Redundancy Check Error. */
DECL|kFLEXCAN_ErrorFlag|enumerator|kFLEXCAN_ErrorFlag = /*!< All FlexCAN Error Status. */
DECL|kFLEXCAN_ErrorIntFlag|enumerator|kFLEXCAN_ErrorIntFlag = CAN_ESR1_ERRINT_MASK, /*!< Error Interrupt Flag. */
DECL|kFLEXCAN_ErrorInterruptEnable|enumerator|kFLEXCAN_ErrorInterruptEnable = CAN_CTRL1_ERRMSK_MASK, /*!< Error interrupt. */
DECL|kFLEXCAN_FDBit0Error|enumerator|kFLEXCAN_FDBit0Error = CAN_ESR1_BIT0ERR_FAST_MASK, /*!< Unable to send dominant bit. */
DECL|kFLEXCAN_FDBit1Error|enumerator|kFLEXCAN_FDBit1Error = CAN_ESR1_BIT1ERR_FAST_MASK, /*!< Unable to send recessive bit. */
DECL|kFLEXCAN_FDCrcError|enumerator|kFLEXCAN_FDCrcError = CAN_ESR1_CRCERR_FAST_MASK, /*!< Cyclic Redundancy Check Error. */
DECL|kFLEXCAN_FDErrorIntFlag|enumerator|kFLEXCAN_FDErrorIntFlag = CAN_ESR1_ERRINT_FAST_MASK, /*!< Error Overrun Status. */
DECL|kFLEXCAN_FDFormError|enumerator|kFLEXCAN_FDFormError = CAN_ESR1_FRMERR_FAST_MASK, /*!< Form Error. */
DECL|kFLEXCAN_FDStuffingError|enumerator|kFLEXCAN_FDStuffingError = CAN_ESR1_STFERR_FAST_MASK, /*!< Stuffing Error. */
DECL|kFLEXCAN_FaultConfinementFlag|enumerator|kFLEXCAN_FaultConfinementFlag = CAN_ESR1_FLTCONF_MASK, /*!< Fault Confinement State Flag. */
DECL|kFLEXCAN_FormError|enumerator|kFLEXCAN_FormError = CAN_ESR1_FRMERR_MASK, /*!< Form Error. */
DECL|kFLEXCAN_FrameFormatExtend|enumerator|kFLEXCAN_FrameFormatExtend = 0x1U, /*!< Extend frame format attribute. */
DECL|kFLEXCAN_FrameFormatStandard|enumerator|kFLEXCAN_FrameFormatStandard = 0x0U, /*!< Standard frame format attribute. */
DECL|kFLEXCAN_FrameTypeData|enumerator|kFLEXCAN_FrameTypeData = 0x0U, /*!< Data frame type attribute. */
DECL|kFLEXCAN_FrameTypeRemote|enumerator|kFLEXCAN_FrameTypeRemote = 0x1U, /*!< Remote frame type attribute. */
DECL|kFLEXCAN_IdleFlag|enumerator|kFLEXCAN_IdleFlag = CAN_ESR1_IDLE_MASK, /*!< CAN IDLE Status Flag. */
DECL|kFLEXCAN_OverrunError|enumerator|kFLEXCAN_OverrunError = CAN_ESR1_ERROVR_MASK, /*!< Error Overrun Status. */
DECL|kFLEXCAN_ReceivingFlag|enumerator|kFLEXCAN_ReceivingFlag = CAN_ESR1_RX_MASK, /*!< FlexCAN In Reception Status. */
DECL|kFLEXCAN_RxErrorWarningFlag|enumerator|kFLEXCAN_RxErrorWarningFlag = CAN_ESR1_RXWRN_MASK, /*!< Rx Error Warning Status. */
DECL|kFLEXCAN_RxFifoFilterTypeA|enumerator|kFLEXCAN_RxFifoFilterTypeA = 0x0U, /*!< One full ID (standard and extended) per ID Filter element. */
DECL|kFLEXCAN_RxFifoFilterTypeB|enumerator|kFLEXCAN_RxFifoFilterTypeB =
DECL|kFLEXCAN_RxFifoFilterTypeC|enumerator|kFLEXCAN_RxFifoFilterTypeC =
DECL|kFLEXCAN_RxFifoFilterTypeD|enumerator|kFLEXCAN_RxFifoFilterTypeD = 0x3U, /*!< All frames rejected. */
DECL|kFLEXCAN_RxFifoFrameAvlFlag|enumerator|kFLEXCAN_RxFifoFrameAvlFlag = CAN_IFLAG1_BUF5I_MASK, /*!< Frames available in Rx FIFO flag. */
DECL|kFLEXCAN_RxFifoOverflowFlag|enumerator|kFLEXCAN_RxFifoOverflowFlag = CAN_IFLAG1_BUF7I_MASK, /*!< Rx FIFO overflow flag. */
DECL|kFLEXCAN_RxFifoPrioHigh|enumerator|kFLEXCAN_RxFifoPrioHigh = 0x1U, /*!< Matching process start from Rx FIFO first*/
DECL|kFLEXCAN_RxFifoPrioLow|enumerator|kFLEXCAN_RxFifoPrioLow = 0x0U, /*!< Matching process start from Rx Message Buffer first*/
DECL|kFLEXCAN_RxFifoWarningFlag|enumerator|kFLEXCAN_RxFifoWarningFlag = CAN_IFLAG1_BUF6I_MASK, /*!< Rx FIFO almost full flag. */
DECL|kFLEXCAN_RxWarningIntFlag|enumerator|kFLEXCAN_RxWarningIntFlag = CAN_ESR1_RWRNINT_MASK, /*!< Rx Warning Interrupt Flag. */
DECL|kFLEXCAN_RxWarningInterruptEnable|enumerator|kFLEXCAN_RxWarningInterruptEnable = CAN_CTRL1_RWRNMSK_MASK, /*!< Rx Warning interrupt. */
DECL|kFLEXCAN_StuffingError|enumerator|kFLEXCAN_StuffingError = CAN_ESR1_STFERR_MASK, /*!< Stuffing Error. */
DECL|kFLEXCAN_SynchFlag|enumerator|kFLEXCAN_SynchFlag = CAN_ESR1_SYNCH_MASK, /*!< CAN Synchronization Status. */
DECL|kFLEXCAN_TransmittingFlag|enumerator|kFLEXCAN_TransmittingFlag = CAN_ESR1_TX_MASK, /*!< FlexCAN In Transmission Status. */
DECL|kFLEXCAN_TxErrorWarningFlag|enumerator|kFLEXCAN_TxErrorWarningFlag = CAN_ESR1_TXWRN_MASK, /*!< Tx Error Warning Status. */
DECL|kFLEXCAN_TxWarningIntFlag|enumerator|kFLEXCAN_TxWarningIntFlag = CAN_ESR1_TWRNINT_MASK, /*!< Tx Warning Interrupt Flag. */
DECL|kFLEXCAN_TxWarningInterruptEnable|enumerator|kFLEXCAN_TxWarningInterruptEnable = CAN_CTRL1_TWRNMSK_MASK, /*!< Tx Warning interrupt. */
DECL|kFLEXCAN_WakeUpIntFlag|enumerator|kFLEXCAN_WakeUpIntFlag = CAN_ESR1_WAKINT_MASK, /*!< Wake-Up Interrupt Flag. */
DECL|kFLEXCAN_WakeUpInterruptEnable|enumerator|kFLEXCAN_WakeUpInterruptEnable = CAN_MCR_WAKMSK_MASK, /*!< Wake Up interrupt. */
DECL|kStatus_FLEXCAN_ErrorStatus|enumerator|kStatus_FLEXCAN_ErrorStatus = MAKE_STATUS(kStatusGroup_FLEXCAN, 10), /*!< FlexCAN Module Error and Status. */
DECL|kStatus_FLEXCAN_RxBusy|enumerator|kStatus_FLEXCAN_RxBusy = MAKE_STATUS(kStatusGroup_FLEXCAN, 3), /*!< Rx Message Buffer is Busy. */
DECL|kStatus_FLEXCAN_RxFifoBusy|enumerator|kStatus_FLEXCAN_RxFifoBusy = MAKE_STATUS(kStatusGroup_FLEXCAN, 6), /*!< Rx Message FIFO is Busy. */
DECL|kStatus_FLEXCAN_RxFifoIdle|enumerator|kStatus_FLEXCAN_RxFifoIdle = MAKE_STATUS(kStatusGroup_FLEXCAN, 7), /*!< Rx Message FIFO is Idle. */
DECL|kStatus_FLEXCAN_RxFifoOverflow|enumerator|kStatus_FLEXCAN_RxFifoOverflow = MAKE_STATUS(kStatusGroup_FLEXCAN, 8), /*!< Rx Message FIFO is overflowed. */
DECL|kStatus_FLEXCAN_RxFifoWarning|enumerator|kStatus_FLEXCAN_RxFifoWarning = MAKE_STATUS(kStatusGroup_FLEXCAN, 9), /*!< Rx Message FIFO is almost overflowed. */
DECL|kStatus_FLEXCAN_RxIdle|enumerator|kStatus_FLEXCAN_RxIdle = MAKE_STATUS(kStatusGroup_FLEXCAN, 4), /*!< Rx Message Buffer is Idle. */
DECL|kStatus_FLEXCAN_RxOverflow|enumerator|kStatus_FLEXCAN_RxOverflow = MAKE_STATUS(kStatusGroup_FLEXCAN, 5), /*!< Rx Message Buffer is Overflowed. */
DECL|kStatus_FLEXCAN_TxBusy|enumerator|kStatus_FLEXCAN_TxBusy = MAKE_STATUS(kStatusGroup_FLEXCAN, 0), /*!< Tx Message Buffer is Busy. */
DECL|kStatus_FLEXCAN_TxIdle|enumerator|kStatus_FLEXCAN_TxIdle = MAKE_STATUS(kStatusGroup_FLEXCAN, 1), /*!< Tx Message Buffer is Idle. */
DECL|kStatus_FLEXCAN_TxSwitchToRx|enumerator|kStatus_FLEXCAN_TxSwitchToRx = MAKE_STATUS(
DECL|kStatus_FLEXCAN_UnHandled|enumerator|kStatus_FLEXCAN_UnHandled = MAKE_STATUS(kStatusGroup_FLEXCAN, 11), /*!< UnHadled Interrupt asserted. */
DECL|length|member|uint32_t length : 4; /*!< CAN frame payload length in bytes(Range: 0~8). */
DECL|length|member|uint32_t length : 4; /*!< CAN frame payload length in bytes(Range: 0~8). */
DECL|maxMbNum|member|uint8_t maxMbNum; /*!< The maximum number of Message Buffers used by user. */
DECL|mbFDFrameBuf|member|flexcan_fd_frame_t *volatile mbFDFrameBuf[CAN_WORD1_COUNT];
DECL|mbFrameBuf|member|flexcan_frame_t *volatile mbFrameBuf[CAN_WORD1_COUNT];
DECL|mbIdx|member|uint8_t mbIdx; /*!< The index of Message buffer used to transfer Message. */
DECL|mbState|member|volatile uint8_t mbState[CAN_WORD1_COUNT]; /*!< Message Buffer transfer state. */
DECL|phaseSeg1|member|uint8_t phaseSeg1; /*!< Phase Segment 1. */
DECL|phaseSeg2|member|uint8_t phaseSeg2; /*!< Phase Segment 2. */
DECL|preDivider|member|uint16_t preDivider; /*!< Clock Pre-scaler Division Factor. */
DECL|priority|member|flexcan_rx_fifo_priority_t priority; /*!< The FlexCAN Rx FIFO receive priority. */
DECL|propSeg|member|uint8_t propSeg; /*!< Propagation Segment. */
DECL|rJumpwidth|member|uint8_t rJumpwidth; /*!< Re-sync Jump Width. */
DECL|rxFifoFrameBuf|member|flexcan_frame_t *volatile rxFifoFrameBuf; /*!< The buffer for received data from Rx FIFO. */
DECL|rxFifoState|member|volatile uint8_t rxFifoState; /*!< Rx FIFO transfer state. */
DECL|srr|member|uint32_t srr : 1; /*!< Substitute Remote request. */
DECL|timestamp|member|uint32_t timestamp : 16; /*!< FlexCAN internal Free-Running Counter Time Stamp. */
DECL|timestamp|member|uint32_t timestamp : 16; /*!< FlexCAN internal Free-Running Counter Time Stamp. */
DECL|type|member|flexcan_frame_type_t type; /*!< CAN Frame Type(Data or Remote). */
DECL|type|member|uint32_t type : 1; /*!< CAN Frame Type(DATA or REMOTE). */
DECL|type|member|uint32_t type : 1; /*!< CAN Frame Type(DATA or REMOTE). */
DECL|uint32_t|member|uint32_t : 1;
DECL|uint32_t|member|uint32_t : 1;
DECL|uint32_t|member|uint32_t : 1; /*!< Reserved. */
DECL|uint32_t|member|uint32_t : 3; /*!< Reserved. */
DECL|uint32_t|member|uint32_t : 3; /*!< Reserved. */
DECL|userData|member|void *userData; /*!< FlexCAN callback function parameter.*/
