digraph "CFG for '_Z20cuda_Cal_X_minus_U_WPfS_S_Piii' function" {
	label="CFG for '_Z20cuda_Cal_X_minus_U_WPfS_S_Piii' function";

	Node0x64d06f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = add i32 %14, %7\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %19 = bitcast i8 addrspace(4)* %18 to i16 addrspace(4)*\l  %20 = load i16, i16 addrspace(4)* %19, align 2, !range !5, !invariant.load !6\l  %21 = zext i16 %20 to i32\l  %22 = mul i32 %17, %21\l  %23 = add i32 %22, %16\l  %24 = icmp ult i32 %15, %5\l  %25 = icmp ult i32 %23, %4\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %46\l|{<s0>T|<s1>F}}"];
	Node0x64d06f0:s0 -> Node0x64d4180;
	Node0x64d06f0:s1 -> Node0x64d4210;
	Node0x64d4180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = mul i32 %23, %5\l  %29 = add i32 %28, %15\l  %30 = zext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %2, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = mul nsw i32 %5, %4\l  %34 = sitofp i32 %33 to float\l  %35 = fdiv contract float %32, %34\l  %36 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %30\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !11, !amdgpu.noclobber\l... !6\l  %40 = sub nsw i32 1, %39\l  %41 = sitofp i32 %40 to float\l  %42 = fadd contract float %35, %37\l  %43 = fmul contract float %42, %41\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !7\l  %45 = fsub contract float %42, %43\l  store float %45, float addrspace(1)* %36, align 4, !tbaa !7\l  br label %46\l}"];
	Node0x64d4180 -> Node0x64d4210;
	Node0x64d4210 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
