Altera SOPC Builder Version 11.00 Build 157
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2015.02.26 18:27:16 (*) mk_custom_sdk starting
# 2015.02.26 18:27:16 (*) Reading project C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.ptf.

# 2015.02.26 18:27:16 (*) Finding all CPUs
# 2015.02.26 18:27:16 (*) Finding all available components
# 2015.02.26 18:27:16 (*) Reading C:/our_shit/ECE5760Projects/legit_start/verilog/.sopc_builder/install.ptf

# 2015.02.26 18:27:16 (*) Found 63 components

# 2015.02.26 18:27:17 (*) Finding all peripherals

# 2015.02.26 18:27:17 (*) Finding software components

# 2015.02.26 18:27:17 (*) (Legacy SDK Generation Skipped)
# 2015.02.26 18:27:17 (*) (All TCL Script Generation Skipped)
# 2015.02.26 18:27:17 (*) (No Libraries Built)
# 2015.02.26 18:27:17 (*) (Contents Generation Skipped)
# 2015.02.26 18:27:17 (*) mk_custom_sdk finishing
# 2015.02.26 18:27:17 (*) Starting generation for system: Video_System.

.
.
.
..
....

# 2015.02.26 18:27:18 (*) Running Generator Program for CPU

# 2015.02.26 18:27:20 (*) Starting Nios II generation
# 2015.02.26 18:27:20 (*)   Checking for plaintext license.
# 2015.02.26 18:27:20 (*)   Plaintext license not found.
# 2015.02.26 18:27:20 (*)   No license required to generate encrypted Nios II/e.
# 2015.02.26 18:27:20 (*)   Getting CPU configuration settings
# 2015.02.26 18:27:20 (*)   Elaborating CPU configuration settings
# 2015.02.26 18:27:20 (*)   Creating all objects for CPU
# 2015.02.26 18:27:22 (*)   Generating HDL from CPU objects
# 2015.02.26 18:27:22 (*)   Creating plain-text HDL

# 2015.02.26 18:27:24 (*) Done Nios II generation

# 2015.02.26 18:27:24 (*) Running Generator Program for Onchip_Memory

# 2015.02.26 18:27:26 (*) Running Generator Program for jtag_uart_0

# 2015.02.26 18:27:27 (*) Running Generator Program for pio_0

# 2015.02.26 18:27:28 (*) Running Generator Program for sound

# 2015.02.26 18:27:29 (*) Running Generator Program for Video_System_clock_0

# 2015.02.26 18:27:30 (*) Running Generator Program for Video_System_clock_1

# 2015.02.26 18:27:31 (*) Running Generator Program for Video_System_clock_2

# 2015.02.26 18:27:32 (*) Running Generator Program for Video_System_clock_3


# 2015.02.26 18:27:33 (*) Making arbitration and system (top) modules.

# 2015.02.26 18:27:38 (*) Generating Quartus symbol for top level: Video_System

# 2015.02.26 18:27:38 (*) Generating Symbol C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.bsf

# 2015.02.26 18:27:38 (*) Creating command-line system-generation script: C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System_generation_script

# 2015.02.26 18:27:38 (*) Running setup for HDL simulator: modelsim


# 2015.02.26 18:27:39 (*) Completed generation for system: Video_System.
# 2015.02.26 18:27:39 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:

  SOPC Builder database : C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.ptf 
  System HDL Model : C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System.v 
  System Generation Script : C:/our_shit/ECE5760Projects/legit_start/verilog/Video_System_generation_script 

# 2015.02.26 18:27:39 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
