$date
	Sun Oct 23 05:07:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#200312
b10 !
1"
#200314
b10 &
b10 %
1$
#200315
0"
#200318
b1 &
1#
b1 %
#200322
b0 &
b0 %
0#
0$
#1126441
b1100 !
1"
#1126442
b1100 &
b1100 %
1$
#1126443
0"
#1126446
b110 &
b110 %
#1126450
b11 &
b11 %
#1126454
b1010 &
b1010 %
#1126458
b101 &
b101 %
#1126462
b10000 &
b10000 %
#1126466
b1000 &
b1000 %
#1126470
b100 &
b100 %
#1126474
b10 &
b10 %
#1126478
b1 &
1#
b1 %
#1126482
b0 &
b0 %
0#
0$
#2149755
b1000 !
1"
#2149758
b1000 &
b1000 %
1$
#2149759
0"
#2149762
b100 &
b100 %
#2149766
b10 &
b10 %
#2149770
b1 &
b1 %
1#
#2149774
b0 &
0#
b0 %
0$
#4500012
