<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="mm" language="c" vlnv="xilinx.com:hls:mm:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="false" compileOptions=" -I /ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="A_p" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_int&lt;512>*"/>
      <arg name="B_p" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_int&lt;512>*"/>
      <arg name="AB_p" addressQualifier="1" id="2" port="M_AXI_GMEM2" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="ap_int&lt;512>*"/>
      <arg name="N" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
