{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682289009173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682289009173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 17:30:09 2023 " "Processing started: Sun Apr 23 17:30:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682289009173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682289009173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContadorenReversa -c ContadorenReversa " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContadorenReversa -c ContadorenReversa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682289009173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682289009315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorenreversa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorenreversa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorenReversa-b " "Found design unit 1: ContadorenReversa-b" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682289009536 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorenReversa " "Found entity 1: ContadorenReversa" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682289009536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682289009536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContadorenReversa " "Elaborating entity \"ContadorenReversa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682289009550 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(25) " "VHDL Process Statement warning at ContadorenReversa.vhd(25): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(48) " "VHDL Process Statement warning at ContadorenReversa.vhd(48): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarma_activa ContadorenReversa.vhd(49) " "VHDL Process Statement warning at ContadorenReversa.vhd(49): signal \"alarma_activa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Felicitacion ContadorenReversa.vhd(46) " "VHDL Process Statement warning at ContadorenReversa.vhd(46): inferring latch(es) for signal or variable \"Felicitacion\", which holds its previous value in one or more paths through the process" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(56) " "VHDL Process Statement warning at ContadorenReversa.vhd(56): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ContadorenReversa.vhd(58) " "VHDL Process Statement warning at ContadorenReversa.vhd(58): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegDec ContadorenReversa.vhd(66) " "VHDL Process Statement warning at ContadorenReversa.vhd(66): signal \"SegDec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegUni ContadorenReversa.vhd(67) " "VHDL Process Statement warning at ContadorenReversa.vhd(67): signal \"SegUni\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegDec ContadorenReversa.vhd(53) " "VHDL Process Statement warning at ContadorenReversa.vhd(53): inferring latch(es) for signal or variable \"RTCsegDec\", which holds its previous value in one or more paths through the process" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegUni ContadorenReversa.vhd(53) " "VHDL Process Statement warning at ContadorenReversa.vhd(53): inferring latch(es) for signal or variable \"RTCsegUni\", which holds its previous value in one or more paths through the process" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[0\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[0\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[1\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[1\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[2\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[2\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[3\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[3\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[0\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[0\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[1\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[1\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[2\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[2\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Felicitacion ContadorenReversa.vhd(46) " "Inferred latch for \"Felicitacion\" at ContadorenReversa.vhd(46)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682289009551 "|ContadorenReversa"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1682289009807 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1682289009807 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador\[5\] High " "Register contador\[5\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682289009820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador\[1\] High " "Register contador\[1\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682289009820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador\[0\] High " "Register contador\[0\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682289009820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegUni\[1\] High " "Register SegUni\[1\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682289009820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegUni\[2\] High " "Register SegUni\[2\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682289009820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegDec\[0\] High " "Register SegDec\[0\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682289009820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegDec\[1\] High " "Register SegDec\[1\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682289009820 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1682289009820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682289009889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682289010017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682289010017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682289010037 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682289010037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682289010037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682289010037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682289010048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 17:30:10 2023 " "Processing ended: Sun Apr 23 17:30:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682289010048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682289010048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682289010048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682289010048 ""}
