

```markdown
# ğŸ§  RISC-V32 Multi-Cycle CPU

A fully functional **32-bit RISC-V processor** implemented in **Verilog HDL**, designed for simulation and FPGA deployment.  
This project follows a **multi-cycle architecture**, executing one instruction in multiple steps â€” balancing performance and simplicity.

---

## ğŸš€ Features

- ğŸ§© **Multi-Cycle CPU Design**
  - Separate fetch, decode, execute, memory, and write-back stages
- âš™ï¸ **Extended ALU Operations**
  - Supports arithmetic, logic, and shift instructions
- ğŸ’¾ **Instruction Memory Loader**
  - Load `.hex` files directly for simulation or FPGA use
- â±ï¸ **Clock Divider**
  - Slows down internal clock for FPGA visual demonstration
- ğŸ”¢ **BCD to 7-Segment Display**
  - Continuously displays register `x1` content in real time
- ğŸ§® **Modular Verilog Architecture**
  - CPU, ALU, Register File, Control Unit, Memory Interface, etc.
- ğŸ’» **Python Assembler**
  - Converts RISC-V assembly code into machine code (`.hex`) automatically

---


```

```



```markdown
## ğŸ“‚ Project Structure

```bash
RISC-V32-MultiCycle-CPU/
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ cpu.v
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ reg_file.v
â”‚   â”œâ”€â”€ memory.v
â”‚   â”œâ”€â”€ clock_divider.v
â”‚   â”œâ”€â”€ bcd_to_7seg.v
â”‚   â””â”€â”€ top_module.v
â”‚
â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ cpu_tb.v
â”‚   â”œâ”€â”€ alu_tb.v
â”‚   â””â”€â”€ memory_tb.v
â”‚
â”œâ”€â”€ assembler/
â”‚   â””â”€â”€ riscv_assembler.py
â”‚
â”œâ”€â”€ examples/
â”‚   â”œâ”€â”€ add_test.hex
â”‚   â”œâ”€â”€ loop_test.hex
â”‚   â””â”€â”€ factorial.hex
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ architecture_diagram.png
â”‚   â””â”€â”€ design_notes.pdf
â”‚
â””â”€â”€ README.md
```
```

---

````

---

## ğŸ§° Supported Instructions

| Category | Instructions | Example |
|-----------|---------------|----------|
| Arithmetic | ADD, SUB, MUL | `ADD x1, x2, x3` |
| Logic | AND, OR, XOR | `AND x4, x1, x2` |
| Shift | SLL, SRL, SRA | `SLL x5, x6, 2` |
| Comparison | SLT, SLTU | `SLT x7, x8, x9` |
| Memory | LW, SW | `LW x1, 0(x2)` |
| Branch | BEQ, BNE, BLT, BGE | `BEQ x1, x2, label` |
| Jump | JAL, JALR | `JAL x1, label` |
| Immediate | ADDI, ANDI, ORI | `ADDI x3, x4, 5` |

---

## ğŸ”§ Simulation & FPGA Setup

### ğŸ§ª Simulation (ModelSim / Vivado)
1. Clone the repo:
   ```bash
   git clone https://github.com/<your-username>/RISC-V32-MultiCycle-CPU.git
   cd RISC-V32-MultiCycle-CPU
````

2. Open `top_module.v` as top design file.
3. Add `cpu_tb.v` as testbench.
4. Run simulation and observe register/memory activity.

### ğŸ–¥ï¸ FPGA Deployment

1. Synthesize `top_module.v` in Vivado.
2. Connect 7-segment display for register output.
3. Load `.bit` file to your FPGA board (e.g., Basys 3 or Nexys A7).

---

## ğŸ§® Example

```assembly
# add_test.asm
ADDI x1, x0, 5
ADDI x2, x0, 3
ADD  x3, x1, x2
SW   x3, 0(x0)
```

â†’ Assemble:

```bash
python assembler/riscv_assembler.py examples/add_test.asm
```

â†’ Output:

```
add_test.hex generated successfully!
```

---

## ğŸ“Š Future Enhancements

* ğŸ”„ Pipeline version (5-stage)
* ğŸ§  Hazard detection and forwarding
* ğŸ•¹ï¸ Interrupt and Exception handling
* ğŸ—ƒï¸ Cache memory support
* ğŸ§° GUI-based assembler frontend

---

## â­ Acknowledgment

Special thanks to the RISC-V community for open ISA resources and academic guides that inspired this educational implementation.

```


- Or keep it as a clean, technical README for now?
```
