============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Sep 20 2021  02:44:10 pm
  Module:                 uart_top
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3204 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     500                  
     Required Time:=    9477                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     274                  
             Slack:=    3204                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g952/Y          -       A->Y  F     INVX1          1  2.0    54    76    6195    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g945/Y          -       B0->Y R     OAI21X1        1  1.9    41    28    6223    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g934/Y          -       A0->Y R     AO22X1         1  2.0    18    51    6274    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     DFFHQX1        1    -     -     0    6274    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (3204 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     500                  
     Required Time:=    9477                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     274                  
             Slack:=    3204                  

Exceptions/Constraints:
  input_delay             6000            in_del_8_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g952/Y          -       A->Y  F     INVX1          1  2.0    54    76    6195    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g945/Y          -       B0->Y R     OAI21X1        1  1.9    41    28    6223    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g934/Y          -       A0->Y R     AO22X1         1  2.0    18    51    6274    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     DFFHQX1        1    -     -     0    6274    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (3230 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     246                  
             Slack:=    3230                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g944/Y          -       A0->Y F     AOI22X1        1  2.0    60    95    6214    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g935/Y          -       B0->Y R     OAI2BB1X1      1  2.0    28    32    6246    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/D -       -     R     DFFHQX1        1    -     -     0    6246    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (3230 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     246                  
             Slack:=    3230                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g941/Y          -       A0->Y F     AOI22X1        1  2.0    60    95    6214    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g932/Y          -       B0->Y R     OAI2BB1X1      1  2.0    28    32    6246    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    6246    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (3230 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     246                  
             Slack:=    3230                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g942/Y          -       A0->Y F     AOI22X1        1  2.0    60    95    6214    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g933/Y          -       B0->Y R     OAI2BB1X1      1  2.0    28    32    6246    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    6246    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (3230 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/CK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     246                  
             Slack:=    3230                  

Exceptions/Constraints:
  input_delay             6000            in_del_8_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g944/Y          -       A0->Y F     AOI22X1        1  2.0    60    95    6214    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g935/Y          -       B0->Y R     OAI2BB1X1      1  2.0    28    32    6246    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/D -       -     R     DFFHQX1        1    -     -     0    6246    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (3230 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]/CK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     246                  
             Slack:=    3230                  

Exceptions/Constraints:
  input_delay             6000            in_del_8_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g941/Y          -       A0->Y F     AOI22X1        1  2.0    60    95    6214    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g932/Y          -       B0->Y R     OAI2BB1X1      1  2.0    28    32    6246    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    6246    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (3230 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/CK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     246                  
             Slack:=    3230                  

Exceptions/Constraints:
  input_delay             6000            in_del_8_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                              -       -     F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y  R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g942/Y          -       A0->Y F     AOI22X1        1  2.0    60    95    6214    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g933/Y          -       B0->Y R     OAI2BB1X1      1  2.0    28    32    6246    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    6246    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (3290 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     186                  
             Slack:=    3290                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#---------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -      F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y   R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g939/Y          -       A0N->Y R     OAI2BB1X1      1  2.0    27    67    6186    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D -       -      R     DFFHQX1        1    -     -     0    6186    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (3290 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      24                  
       Uncertainty:-     500                  
     Required Time:=    9476                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     186                  
             Slack:=    3290                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#---------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -      F     (arrival)      8  9.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g953/Y          -       C->Y   R     NOR3X1         8 10.3   209   119    6119    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       A0N->Y R     OAI2BB1X1      1  2.0    27    67    6186    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D -       -      R     DFFHQX1        1    -     -     0    6186    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------

