[2025-09-17 13:01:55] START suite=qualcomm_srv trace=srv711_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv711_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2570641 heartbeat IPC: 3.89 cumulative IPC: 3.89 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4994173 heartbeat IPC: 4.126 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4994173 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4994173 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13218295 heartbeat IPC: 1.216 cumulative IPC: 1.216 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21414923 heartbeat IPC: 1.22 cumulative IPC: 1.218 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 29705917 heartbeat IPC: 1.206 cumulative IPC: 1.214 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 37953117 heartbeat IPC: 1.213 cumulative IPC: 1.214 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46182989 heartbeat IPC: 1.215 cumulative IPC: 1.214 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 54409971 heartbeat IPC: 1.216 cumulative IPC: 1.214 (Simulation time: 00 hr 07 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv711_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 62739157 heartbeat IPC: 1.201 cumulative IPC: 1.212 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 71108565 heartbeat IPC: 1.195 cumulative IPC: 1.21 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 79480311 heartbeat IPC: 1.194 cumulative IPC: 1.208 (Simulation time: 00 hr 10 min 55 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 82847924 cumulative IPC: 1.207 (Simulation time: 00 hr 11 min 56 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 82847924 cumulative IPC: 1.207 (Simulation time: 00 hr 11 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv711_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.207 instructions: 100000001 cycles: 82847924
CPU 0 Branch Prediction Accuracy: 92.63% MPKI: 13.08 Average ROB Occupancy at Mispredict: 29.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08507
BRANCH_INDIRECT: 0.3681
BRANCH_CONDITIONAL: 11.26
BRANCH_DIRECT_CALL: 0.4185
BRANCH_INDIRECT_CALL: 0.5412
BRANCH_RETURN: 0.4038


====Backend Stall Breakdown====
ROB_STALL: 12349
LQ_STALL: 0
SQ_STALL: 55069


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 66
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 2.7940774

== Total ==
ADDR_TRANS: 66
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 12266

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 4390

cpu0->cpu0_STLB TOTAL        ACCESS:    2103832 HIT:    2103121 MISS:        711 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2103832 HIT:    2103121 MISS:        711 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 124.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9396391 HIT:    8669880 MISS:     726511 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7677417 HIT:    7024384 MISS:     653033 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578794 HIT:     524826 MISS:      53968 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1138909 HIT:    1120169 MISS:      18740 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1271 HIT:        501 MISS:        770 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15847007 HIT:    7786463 MISS:    8060544 MSHR_MERGE:    1999802
cpu0->cpu0_L1I LOAD         ACCESS:   15847007 HIT:    7786463 MISS:    8060544 MSHR_MERGE:    1999802
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30496461 HIT:   26641395 MISS:    3855066 MSHR_MERGE:    1658324
cpu0->cpu0_L1D LOAD         ACCESS:   16658753 HIT:   14552525 MISS:    2106228 MSHR_MERGE:     489553
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13836271 HIT:   12088738 MISS:    1747533 MSHR_MERGE:    1168737
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1437 HIT:        132 MISS:       1305 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12989584 HIT:   10714870 MISS:    2274714 MSHR_MERGE:    1150555
cpu0->cpu0_ITLB LOAD         ACCESS:   12989584 HIT:   10714870 MISS:    2274714 MSHR_MERGE:    1150555
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28984711 HIT:   27672075 MISS:    1312636 MSHR_MERGE:     332963
cpu0->cpu0_DTLB LOAD         ACCESS:   28984711 HIT:   27672075 MISS:    1312636 MSHR_MERGE:     332963
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.087 cycles
cpu0->LLC TOTAL        ACCESS:     831038 HIT:     821670 MISS:       9368 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     653033 HIT:     643920 MISS:       9113 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53968 HIT:      53947 MISS:         21 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     123267 HIT:     123264 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        770 HIT:        539 MISS:        231 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       9349
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          4
  FULL:          0
Channel 0 REFRESHES ISSUED:       6904

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542188       527578        67429          627
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           53           48           27
  STLB miss resolved @ L2C                0           56          280          238           29
  STLB miss resolved @ LLC                0           24          206          340           44
  STLB miss resolved @ MEM                0            1           74          111          112

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194199        57366      1525601       131636            9
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            5            3           12
  STLB miss resolved @ L2C                0            1            4            3            0
  STLB miss resolved @ LLC                0            7           21           24            0
  STLB miss resolved @ MEM                0            0            9           20           16
[2025-09-17 13:13:51] END   suite=qualcomm_srv trace=srv711_ap (rc=0)
