<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CASP, CASPA, CASPAL, CASPL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CASP, CASPA, CASPAL, CASPL</h2><p>Compare and swap pair of words or doublewords in memory</p>
      <p class="aml">This instruction reads a pair
of 32-bit words or 64-bit doublewords from memory, and compares them
against the values held in the first pair of registers. If the
comparison is equal, the values in the second pair of registers are
written to memory. If the comparison is not equal, the architecture permits writing
the value read from the location to memory.
If the writes are performed, the reads and writes occur atomically such
that no other modification of the memory location can take place
between the reads and writes.</p>
      <ul>
        <li>
          
            <span class="asm-code">CASPA</span> and <span class="asm-code">CASPAL</span> load from memory with acquire semantics.
        </li>
        <li>
          
            <span class="asm-code">CASPL</span> and <span class="asm-code">CASPAL</span> store to memory with release semantics.
        </li>
        <li>
          
            <span class="asm-code">CASP</span> has neither acquire nor release semantics.
        </li>
      </ul>
      <p class="aml">The architecture permits that the data read clears any exclusive
monitors associated with that location, even if the compare
subsequently fails.</p>
      <p class="aml">If the instruction generates a synchronous Data Abort, the registers
which are compared and loaded, that is &lt;Ws&gt; and
&lt;W(s+1)&gt;, or &lt;Xs&gt; and &lt;X(s+1)&gt;, are
restored to the values held in the registers before the instruction
was executed.</p>
      <p class="aml">For a <span class="asm-code">CASP</span> or <span class="asm-code">CASPA</span> instruction, when &lt;Ws&gt;
or &lt;Xs&gt; specifies the same register as &lt;Wt&gt; or &lt;Xt&gt;,
this signals to the memory system that an additional subsequent <span class="asm-code">CASP</span>,
<span class="asm-code">CASPA</span>, <span class="asm-code">CASPAL</span>, or <span class="asm-code">CASPL</span>
access to the specified location is likely to occur in the near future. The memory system can respond by
taking actions that are expected to enable the subsequent <span class="asm-code">CASP</span>,
<span class="asm-code">CASPA</span>, <span class="asm-code">CASPAL</span>, or <span class="asm-code">CASPL</span> access to succeed when it does occur.</p>
      <p class="aml">A code sequence starting with a <span class="asm-code">CASP</span> or <span class="asm-code">CASPA</span> instruction for which
&lt;Ws&gt; or &lt;Xs&gt; specifies the same register as &lt;Wt&gt;
or &lt;Xt&gt;, and ending with a subsequent <span class="asm-code">CASP</span>, <span class="asm-code">CASPA</span>,
<span class="asm-code">CASPAL</span>, or <span class="asm-code">CASPL</span> to the same location, exhibits the following
properties for best performance when the location may be accessed concurrently, on one or more other PEs:</p>
      <ul>
        <li>
          The sequence does not contain any direct system register writes, address translation instructions, cache or TLB
  maintenance operations, exception producing instructions, exception returns, or <span class="asm-code">ISB</span> barriers.
        </li>
        <li>
          The execution of the sequence includes 32 or fewer instructions.
        </li>
        <li>
          The value provided in &lt;Ws&gt; or &lt;Xs&gt; of the first <span class="asm-code">CASP</span> or <span class="asm-code">CASPA</span>
  is a value likely to result in the comparison failing.
  A failing comparison result may lead to better performance due to the hardware not performing a write to memory.
        </li>
      </ul>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">For a <span class="asm-code">CASP</span> or <span class="asm-code">CASPA</span> instruction, when &lt;Ws&gt; or
&lt;Xs&gt; specifies the same register as &lt;Wt&gt; or &lt;Xt&gt;, the
value in memory is not modified, because the <span class="asm-code">CASP</span> or <span class="asm-code">CASPA</span> either fails its compare or writes the same value back to memory.</p>
      <hr class="note"/></div>
      <p class="aml">For more information about memory ordering semantics, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIHCHEF">Load-Acquire, Store-Release</a>.</p>
      <p class="aml">For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
    
    <h3 class="classheading"><a id="iclass_no_offset"/>No offset<span style="font-size:smaller;"><br/>(FEAT_LSE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr">1</td><td colspan="5" class="lr">Rs</td><td class="lr">o0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="7"/><td/><td/><td colspan="5"/><td/><td colspan="5" class="droppedname">Rt2</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit CASP variant
            </h4><a id="CASP_CP32_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; L == 0 &amp;&amp; o0 == 0)</span><p class="asm-code">CASP  <a href="#Ws" title="Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Ws&gt; must be an even-numbered register.">&lt;Ws&gt;</a>, <a href="#WsPlus1" title="Is the 32-bit name of the second general-purpose register to be compared and loaded.">&lt;W(s+1)&gt;</a>, <a href="#Wt" title="Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Wt&gt; must be an even-numbered register.">&lt;Wt&gt;</a>, <a href="#WtPlus1" title="Is the 32-bit name of the second general-purpose register to be conditionally stored.">&lt;W(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit CASPA variant
            </h4><a id="CASPA_CP32_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; L == 1 &amp;&amp; o0 == 0)</span><p class="asm-code">CASPA  <a href="#Ws" title="Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Ws&gt; must be an even-numbered register.">&lt;Ws&gt;</a>, <a href="#WsPlus1" title="Is the 32-bit name of the second general-purpose register to be compared and loaded.">&lt;W(s+1)&gt;</a>, <a href="#Wt" title="Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Wt&gt; must be an even-numbered register.">&lt;Wt&gt;</a>, <a href="#WtPlus1" title="Is the 32-bit name of the second general-purpose register to be conditionally stored.">&lt;W(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit CASPAL variant
            </h4><a id="CASPAL_CP32_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; L == 1 &amp;&amp; o0 == 1)</span><p class="asm-code">CASPAL  <a href="#Ws" title="Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Ws&gt; must be an even-numbered register.">&lt;Ws&gt;</a>, <a href="#WsPlus1" title="Is the 32-bit name of the second general-purpose register to be compared and loaded.">&lt;W(s+1)&gt;</a>, <a href="#Wt" title="Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Wt&gt; must be an even-numbered register.">&lt;Wt&gt;</a>, <a href="#WtPlus1" title="Is the 32-bit name of the second general-purpose register to be conditionally stored.">&lt;W(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit CASPL variant
            </h4><a id="CASPL_CP32_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; L == 0 &amp;&amp; o0 == 1)</span><p class="asm-code">CASPL  <a href="#Ws" title="Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Ws&gt; must be an even-numbered register.">&lt;Ws&gt;</a>, <a href="#WsPlus1" title="Is the 32-bit name of the second general-purpose register to be compared and loaded.">&lt;W(s+1)&gt;</a>, <a href="#Wt" title="Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Wt&gt; must be an even-numbered register.">&lt;Wt&gt;</a>, <a href="#WtPlus1" title="Is the 32-bit name of the second general-purpose register to be conditionally stored.">&lt;W(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit CASP variant
            </h4><a id="CASP_CP64_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; L == 0 &amp;&amp; o0 == 0)</span><p class="asm-code">CASP  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit CASPA variant
            </h4><a id="CASPA_CP64_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; L == 1 &amp;&amp; o0 == 0)</span><p class="asm-code">CASPA  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit CASPAL variant
            </h4><a id="CASPAL_CP64_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; L == 1 &amp;&amp; o0 == 1)</span><p class="asm-code">CASPAL  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit CASPL variant
            </h4><a id="CASPL_CP64_comswappr"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; L == 0 &amp;&amp; o0 == 1)</span><p class="asm-code">CASPL  <a href="#Xs" title="Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the &quot;Rs&quot; field. &lt;Xs&gt; must be an even-numbered register.">&lt;Xs&gt;</a>, <a href="#XsPlus1" title="Is the 64-bit name of the second general-purpose register to be compared and loaded.">&lt;X(s+1)&gt;</a>, <a href="#Xt" title="Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the &quot;Rt&quot; field. &lt;Xt&gt; must be an even-numbered register.">&lt;Xt&gt;</a>, <a href="#XtPlus1__3" title="Is the 64-bit name of the second general-purpose register to be conditionally stored.">&lt;X(t+1)&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #0}]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if Rs[0] == '1' || Rt[0] == '1' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let s : integer{} = UInt(Rs);
let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);
let datasize : integer{} = 32 &lt;&lt; UInt(sz);
let acquire : boolean = L == '1';
let release : boolean = o0 == '1';
let tagchecked : boolean = n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ws&gt;</td><td><a id="Ws"/>
        
          <p class="aml">Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field. &lt;Ws&gt; must be an even-numbered register.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;W(s+1)&gt;</td><td><a id="WsPlus1"/>
        
          <p class="aml">Is the 32-bit name of the second general-purpose register to be compared and loaded.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wt&gt;</td><td><a id="Wt"/>
        
          <p class="aml">Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field. &lt;Wt&gt; must be an even-numbered register.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;W(t+1)&gt;</td><td><a id="WtPlus1"/>
        
          <p class="aml">Is the 32-bit name of the second general-purpose register to be conditionally stored.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xs&gt;</td><td><a id="Xs"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field. &lt;Xs&gt; must be an even-numbered register.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;X(s+1)&gt;</td><td><a id="XsPlus1"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be compared and loaded.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt&gt;</td><td><a id="Xt"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field. &lt;Xt&gt; must be an even-numbered register.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;X(t+1)&gt;</td><td><a id="XtPlus1__3"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be conditionally stored.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">var address : bits(64);
var comparevalue : bits(2*datasize);
var newvalue : bits(2*datasize);
var data : bits(2*datasize);

let s1 : bits(datasize) = X{}(s);
let s2 : bits(datasize) = X{}(s+1);
let t1 : bits(datasize) = X{}(t);
let t2 : bits(datasize) = X{}(t+1);

let privileged : boolean = PSTATE.EL != <a href="shared_pseudocode.html#global_EL0" title="">EL0</a>;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = <a href="shared_pseudocode.html#func_CreateAccDescAtomicOp_9" title="">CreateAccDescAtomicOp</a>(<a href="shared_pseudocode.html#enum_MemAtomicOp_CAS" title="">MemAtomicOp_CAS</a>, acquire, release,
                                                       tagchecked, privileged, t, t+1, s, s+1);

comparevalue = if <a href="shared_pseudocode.html#func_BigEndian_1" title="">BigEndian</a>(accdesc.acctype) then s1::s2 else s2::s1;
newvalue     = if <a href="shared_pseudocode.html#func_BigEndian_1" title="">BigEndian</a>(accdesc.acctype) then t1::t2 else t2::t1;
if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

data = <a href="shared_pseudocode.html#func_MemAtomic_5" title="">MemAtomic</a>{2*datasize}(address, comparevalue, newvalue, accdesc);

if <a href="shared_pseudocode.html#func_BigEndian_1" title="">BigEndian</a>(accdesc.acctype) then
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(s)   = data[2*datasize-1:datasize];
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(s+1) = data[datasize-1:0];
else
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(s)   = data[datasize-1:0];
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(s+1) = data[2*datasize-1:datasize];
end;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
