# Pipeline-implementation-of-ALU
This is a Verilog implementation of a 4-stage pipelined Arithmetic Logic Unit (ALU). The design is notable for its use of a two-phase, non-overlapping clocking scheme to safely pass data between pipeline stages, effectively preventing race conditions.
