Job <84716579> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on odcphy-vg-1110.internal.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_17_synp.tcl -log Bundle_17.log -zlog 1 
# start time is Wed May 14 18:56:33 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : ZebuClockDetectFront_40
#   step REPORT : Synthesizing module : ZebuClockDetectFront_47
#   step REPORT : Synthesizing module : ZebuClockDetectFront_65
#   step REPORT : Synthesizing module : ZebuClockDetectFront_45
#   step REPORT : Synthesizing module : ZebuClockDetectFront_63
#   step REPORT : Synthesizing module : ZebuClockDetectFront_53
#   step REPORT : Synthesizing module : ZebuClockDetectFront_43
#   step REPORT : Synthesizing module : ZebuClockDetectFront_61
#   step REPORT : Synthesizing module : ZebuClockDetectFront_58
#   step REPORT : Synthesizing module : ZebuClockDetectFront_41
#   step REPORT : Synthesizing module : ZebuClockDetectFront_48
#   step REPORT : Synthesizing module : rl_cpu_top
#   step REPORT : Synthesizing module : rl_parity_gen_0000
#   step REPORT : Synthesizing module : ZebuClockDetectFront_64
#   step REPORT : Synthesizing module : rl_parity_gen_0000_0000
#   step REPORT : Synthesizing module : rl_reset_ctrl_wrap
#   step REPORT : Synthesizing module : ZebuClockDetectFront_44
#   step REPORT : Synthesizing module : ZebuClockDetectFront_62
#   step REPORT : Synthesizing module : ZebuClockDetectFront_59
#   step REPORT : Synthesizing module : ZebuClockDetectFront_42
#   step REPORT : Synthesizing module : ZebuClockDetectFront_6
#   step REPORT : Synthesizing module : ZebuClockDetectFront_60
#   step REPORT : Synthesizing module : ZebuClockDetectFront_49
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_40
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_40 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_40' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_40
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_40' to 'edif/ZebuClockDetectFront_40/ZebuClockDetectFront_40.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_40/ZebuClockDetectFront_40.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_40: 0.178s 112.2M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_47
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_47 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_47' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_47
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_47' to 'edif/ZebuClockDetectFront_47/ZebuClockDetectFront_47.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_47/ZebuClockDetectFront_47.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 369, compression ratio: 1.436314
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_47: 0.065s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_65
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_65 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_65' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_65
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_65' to 'edif/ZebuClockDetectFront_65/ZebuClockDetectFront_65.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_65/ZebuClockDetectFront_65.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_65: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_45
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_45 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_45' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_45
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_45' to 'edif/ZebuClockDetectFront_45/ZebuClockDetectFront_45.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_45/ZebuClockDetectFront_45.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_45: 0.075s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_63
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_63 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_63' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_63
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_63' to 'edif/ZebuClockDetectFront_63/ZebuClockDetectFront_63.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_63/ZebuClockDetectFront_63.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_63: 0.074s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_53
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_53 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_53' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_53
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_53' to 'edif/ZebuClockDetectFront_53/ZebuClockDetectFront_53.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_53/ZebuClockDetectFront_53.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 371, compression ratio: 1.428571
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_53: 0.065s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_43
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_43 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_43' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_43
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_43' to 'edif/ZebuClockDetectFront_43/ZebuClockDetectFront_43.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_43/ZebuClockDetectFront_43.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_43: 0.070s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_61
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_61 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_61' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_61
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_61' to 'edif/ZebuClockDetectFront_61/ZebuClockDetectFront_61.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_61/ZebuClockDetectFront_61.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 374, compression ratio: 1.417112
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_61: 0.066s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_58
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_58 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_58' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_58
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_58' to 'edif/ZebuClockDetectFront_58/ZebuClockDetectFront_58.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_58/ZebuClockDetectFront_58.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 376, compression ratio: 1.409575
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_58: 0.071s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_41
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_41 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_41' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_41
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_41' to 'edif/ZebuClockDetectFront_41/ZebuClockDetectFront_41.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_41/ZebuClockDetectFront_41.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_41: 0.075s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_48
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_48 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_48' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_48
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_48' to 'edif/ZebuClockDetectFront_48/ZebuClockDetectFront_48.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_48/ZebuClockDetectFront_48.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_48: 0.073s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_cpu_top
#   step REPORT : [39.350] Instance count of module rl_cpu_top is 2
#   step REPORT : [6.1691] Total net count: 3374
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 2
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] State    : 2
#   step REPORT : [6.1697]   (FF)   : 2
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_cpu_top' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   2 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                2043 |                   7 |                   0 |                   0 |                   0 || rl_cpu_top
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_cpu_top' to 'edif/rl_cpu_top/rl_cpu_top.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_cpu_top/rl_cpu_top.edf.gz'
#   step SERIALIZE : #bytes in: 138517, #bytes out: 40209, compression ratio: 3.444925
#   step REPORT : [87.28] Resource usage for rl_cpu_top: 0.213s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_gen_0000
#   step REPORT : [39.350] Instance count of module rl_parity_gen_0000 is 60
#   step REPORT : [6.1691] Total net count: 13
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_gen_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   9 |                   0 |                   0 |                   0 |                   0 || rl_parity_gen_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_gen_0000' to 'edif/rl_parity_gen_0000/rl_parity_gen_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_gen_0000/rl_parity_gen_0000.edf.gz'
#   step SERIALIZE : #bytes in: 570, #bytes out: 416, compression ratio: 1.370192
#   step REPORT : [87.28] Resource usage for rl_parity_gen_0000: 0.061s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_64
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_64 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_64' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_64
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_64' to 'edif/ZebuClockDetectFront_64/ZebuClockDetectFront_64.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_64/ZebuClockDetectFront_64.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 371, compression ratio: 1.428571
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_64: 0.064s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_gen_0000_0000
#   step REPORT : [39.350] Instance count of module rl_parity_gen_0000_0000 is 4
#   step REPORT : [6.1691] Total net count: 14
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_gen_0000_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  10 |                   0 |                   0 |                   0 |                   0 || rl_parity_gen_0000_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_gen_0000_0000' to 'edif/rl_parity_gen_0000_0000/rl_parity_gen_0000_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_gen_0000_0000/rl_parity_gen_0000_0000.edf.gz'
#   step SERIALIZE : #bytes in: 624, #bytes out: 431, compression ratio: 1.447796
#   step REPORT : [87.28] Resource usage for rl_parity_gen_0000_0000: 0.068s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_reset_ctrl_wrap
#   step REPORT : [39.350] Instance count of module rl_reset_ctrl_wrap is 2
#   step REPORT : [6.1691] Total net count: 27
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 2
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 3
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_reset_ctrl_wrap' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  17 |                   1 |                   0 |                   0 |                   0 || rl_reset_ctrl_wrap
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_reset_ctrl_wrap' to 'edif/rl_reset_ctrl_wrap/rl_reset_ctrl_wrap.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_reset_ctrl_wrap/rl_reset_ctrl_wrap.edf.gz'
#   step SERIALIZE : #bytes in: 1127, #bytes out: 677, compression ratio: 1.664697
#   step REPORT : [87.28] Resource usage for rl_reset_ctrl_wrap: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_44
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_44 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_44' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_44
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_44' to 'edif/ZebuClockDetectFront_44/ZebuClockDetectFront_44.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_44/ZebuClockDetectFront_44.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 374, compression ratio: 1.417112
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_44: 0.076s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_62
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_62 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_62' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_62
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_62' to 'edif/ZebuClockDetectFront_62/ZebuClockDetectFront_62.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_62/ZebuClockDetectFront_62.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_62: 0.072s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_59
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_59 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_59' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_59
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_59' to 'edif/ZebuClockDetectFront_59/ZebuClockDetectFront_59.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_59/ZebuClockDetectFront_59.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_59: 0.076s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_42
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_42 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_42' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_42
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_42' to 'edif/ZebuClockDetectFront_42/ZebuClockDetectFront_42.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_42/ZebuClockDetectFront_42.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_42: 0.073s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_6
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_6 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_6' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_6
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_6' to 'edif/ZebuClockDetectFront_6/ZebuClockDetectFront_6.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_6/ZebuClockDetectFront_6.edf.gz'
#   step SERIALIZE : #bytes in: 527, #bytes out: 374, compression ratio: 1.409091
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_6: 0.075s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_60
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_60 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_60' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_60
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_60' to 'edif/ZebuClockDetectFront_60/ZebuClockDetectFront_60.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_60/ZebuClockDetectFront_60.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_60: 0.076s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_49
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_49 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_49' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_49
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_49' to 'edif/ZebuClockDetectFront_49/ZebuClockDetectFront_49.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_49/ZebuClockDetectFront_49.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_49: 0.076s 0.0M
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_17,ZebuClockDetectFront_49,ZebuClockDetectFront_60,ZebuClockDetectFront_6,ZebuClockDetectFront_42,ZebuClockDetectFront_59,ZebuClockDetectFront_62,ZebuClockDetectFront_44,rl_reset_ctrl_wrap,rl_parity_gen_0000_0000,ZebuClockDetectFront_64,rl_parity_gen_0000,rl_cpu_top,ZebuClockDetectFront_48,ZebuClockDetectFront_41,ZebuClockDetectFront_58,ZebuClockDetectFront_61,ZebuClockDetectFront_43,ZebuClockDetectFront_53,ZebuClockDetectFront_63,ZebuClockDetectFront_45,ZebuClockDetectFront_65,ZebuClockDetectFront_47,ZebuClockDetectFront_40,
Got following -X option = show_times
#     Wed May 14 18:56:37 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-14 18:56:37.850569] [0x0000155555409780] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-14 18:56:37.851049] [0x0000155555409780] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-14 18:56:37.860013] [0x0000155555409780] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-14 18:56:37.860926] [0x0000155555409780] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-14 18:56:37.861904] [0x0000155555409780] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-14 18:56:37.863017] [0x0000155555409780] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-14 18:56:37.864172] [0x0000155555409780] [info]    #      : Populating Dfs Table

### Wed May 14 18:56:37 2025 : RTL Deserialized
### Wed May 14 18:56:37 2025 : Starting CHUNK Population
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_49
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_49
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_49
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_60
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_60
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_60
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_6
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_6
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_6
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_42
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_42
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_42
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_59
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_59
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_59
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_62
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_62
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_62
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_44
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_44
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_44
#     Wed May 14 18:56:37 2025 : Populating CHUNK rl_reset_ctrl_wrap
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module rl_reset_ctrl_wrap
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module rl_reset_ctrl_wrap
#     Wed May 14 18:56:37 2025 : Populating CHUNK rl_parity_gen_0000_0000
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module rl_parity_gen_0000_0000
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module rl_parity_gen_0000_0000
#     Wed May 14 18:56:37 2025 : Populating CHUNK ZebuClockDetectFront_64
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ZebuClockDetectFront_64
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_64
#     Wed May 14 18:56:38 2025 : Populating CHUNK rl_parity_gen_0000
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module rl_parity_gen_0000
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module rl_parity_gen_0000
#     Wed May 14 18:56:38 2025 : Populating CHUNK rl_cpu_top
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module rl_cpu_top
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module rl_cpu_top
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_48
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_48
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_48
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_41
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_41
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_41
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_58
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_58
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_58
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_61
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_61
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_61
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_43
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_43
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_43
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_53
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_53
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_53
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_63
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_63
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_63
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_45
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_45
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_45
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_65
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_65
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_65
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_47
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_47
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_47
#     Wed May 14 18:56:38 2025 : Populating CHUNK ZebuClockDetectFront_40
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module ZebuClockDetectFront_40
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_40
### Wed May 14 18:56:38 2025(+1s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Wed May 14 18:56:38 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_17,ZebuClockDetectFront_49,ZebuClockDetectFront_60,ZebuClockDetectFront_6,ZebuClockDetectFront_42,ZebuClockDetectFront_59,ZebuClockDetectFront_62,ZebuClockDetectFront_44,rl_reset_ctrl_wrap,rl_parity_gen_0000_0000,ZebuClockDetectFront_64,rl_parity_gen_0000,rl_cpu_top,ZebuClockDetectFront_48,ZebuClockDetectFront_41,ZebuClockDetectFront_58,ZebuClockDetectFront_61,ZebuClockDetectFront_43,ZebuClockDetectFront_53,ZebuClockDetectFront_63,ZebuClockDetectFront_45,ZebuClockDetectFront_65,ZebuClockDetectFront_47,ZebuClockDetectFront_40,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m5.65013s
#   exec summary : Total memory: 147000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:38 EEST 2025
zFe exit status: 0
command exit code is '0'
