{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754632207476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754632207476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  8 12:50:07 2025 " "Processing started: Fri Aug  8 12:50:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754632207476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1754632207476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SS_cal_mean -c SS_cal_mean --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SS_cal_mean -c SS_cal_mean --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1754632207476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1754632207577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1754632207577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_read_data " "Found entity 1: SS_read_data" {  } { { "../../../02_rtl/SS_read_data.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632213257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754632213257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state SS_Division.sv(117) " "Verilog HDL Declaration information at SS_Division.sv(117): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 117 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1754632213257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_Division " "Found entity 1: SS_Division" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632213257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754632213257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_detect_edge " "Found entity 1: SS_detect_edge" {  } { { "../../../02_rtl/SS_detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632213258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754632213258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_cal_sum " "Found entity 1: SS_cal_sum" {  } { { "../../../02_rtl/SS_cal_sum.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632213258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754632213258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SS_cal_mean " "Found entity 1: SS_cal_mean" {  } { { "../../../02_rtl/SS_cal_mean.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754632213259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754632213259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SS_Division.sv(165) " "Verilog HDL or VHDL warning at SS_Division.sv(165): conditional expression evaluates to a constant" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 165 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1754632213259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SS_cal_mean " "Elaborating entity \"SS_cal_mean\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1754632213284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_read_data SS_read_data:Read_data_unit " "Elaborating entity \"SS_read_data\" for hierarchy \"SS_read_data:Read_data_unit\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "Read_data_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754632213289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_detect_edge SS_read_data:Read_data_unit\|SS_detect_edge:detect_edge_unit " "Elaborating entity \"SS_detect_edge\" for hierarchy \"SS_read_data:Read_data_unit\|SS_detect_edge:detect_edge_unit\"" {  } { { "../../../02_rtl/SS_read_data.sv" "detect_edge_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_read_data.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754632213292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_cal_sum SS_cal_sum:Cal_sum_unit " "Elaborating entity \"SS_cal_sum\" for hierarchy \"SS_cal_sum:Cal_sum_unit\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "Cal_sum_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754632213294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS_Division SS_Division:Division_unit " "Elaborating entity \"SS_Division\" for hierarchy \"SS_Division:Division_unit\"" {  } { { "../../../02_rtl/SS_cal_mean.sv" "Division_unit" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_cal_mean.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754632213298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SS_Division.sv(162) " "Verilog HDL assignment warning at SS_Division.sv(162): truncated value with size 32 to match size of target (9)" {  } { { "../../../02_rtl/SS_Division.sv" "" { Text "/home/noname/Documents/project_tiny/DO_TT/02_rtl/SS_Division.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1754632213298 "|SS_cal_mean|SS_Division:Division_unit"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754632213334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  8 12:50:13 2025 " "Processing ended: Fri Aug  8 12:50:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754632213334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754632213334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754632213334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1754632213334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754632223003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754632223004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  8 12:50:22 2025 " "Processing started: Fri Aug  8 12:50:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754632223004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754632223004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SS_cal_mean -c SS_cal_mean --netlist_type=sgate " "Command: quartus_npp SS_cal_mean -c SS_cal_mean --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754632223004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1754632223047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754632223057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  8 12:50:23 2025 " "Processing ended: Fri Aug  8 12:50:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754632223057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754632223057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754632223057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754632223057 ""}
