// Seed: 2020466774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  task id_20(input id_21);
    begin : LABEL_0
      id_16 <= 1;
    end
  endtask
  assign id_7 = 1;
  always @({1'd0 & id_7++
  {1}})
  begin : LABEL_0
    id_16 = id_3;
    id_16 = {1{id_14}};
  end
  module_0 modCall_1 (
      id_21,
      id_2,
      id_7,
      id_20,
      id_20
  );
endmodule
