Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Nov 23 00:32:03 2022
| Host         : LAPTOP-D4PKTBDK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BtnC (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: BtnL (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: divclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.242     -607.958                   1032                 4449        0.082        0.000                      0                 4449        3.750        0.000                       0                  1347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.242     -607.958                   1032                 4449        0.082        0.000                      0                 4449        3.750        0.000                       0                  1347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1032  Failing Endpoints,  Worst Slack       -1.242ns,  Total Violation     -607.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[15][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.088ns  (logic 3.189ns (28.762%)  route 7.899ns (71.238%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns = ( 15.632 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.973 r  nolabel_line71/al1/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.973    nolabel_line71/al1/_inferred__0/i__carry_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.307 r  nolabel_line71/al1/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.598    12.905    nolabel_line71/p1/pc_reg[5]_0[1]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_6/O
                         net (fo=386, routed)         1.555    14.764    nolabel_line71/d1/datamemory_reg_0_127_13_13/A3
    SLICE_X42Y34         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    14.888 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    14.888    nolabel_line71/d1/datamemory_reg_0_127_13_13/SPO0
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    15.129 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/F7.SP/O
                         net (fo=2, routed)           0.787    15.915    nolabel_line71/p1/t_reg[2]_4
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.298    16.213 r  nolabel_line71/p1/registers[30][13]_i_1/O
                         net (fo=31, routed)          1.176    17.390    nolabel_line71/r1/t_reg[2]_rep[13]
    SLICE_X40Y32         FDRE                                         r  nolabel_line71/r1/registers_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.439    15.632    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X40Y32         FDRE                                         r  nolabel_line71/r1/registers_reg[15][13]/C
                         clock pessimism              0.644    16.276    
                         clock uncertainty           -0.035    16.241    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)       -0.093    16.148    nolabel_line71/r1/registers_reg[15][13]
  -------------------------------------------------------------------
                         required time                         16.148    
                         arrival time                         -17.390    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.967ns  (logic 3.189ns (29.078%)  route 7.778ns (70.922%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 15.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.973 r  nolabel_line71/al1/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.973    nolabel_line71/al1/_inferred__0/i__carry_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.307 r  nolabel_line71/al1/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.598    12.905    nolabel_line71/p1/pc_reg[5]_0[1]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_6/O
                         net (fo=386, routed)         1.555    14.764    nolabel_line71/d1/datamemory_reg_0_127_13_13/A3
    SLICE_X42Y34         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    14.888 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    14.888    nolabel_line71/d1/datamemory_reg_0_127_13_13/SPO0
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    15.129 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/F7.SP/O
                         net (fo=2, routed)           0.787    15.915    nolabel_line71/p1/t_reg[2]_4
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.298    16.213 r  nolabel_line71/p1/registers[30][13]_i_1/O
                         net (fo=31, routed)          1.056    17.269    nolabel_line71/r1/t_reg[2]_rep[13]
    SLICE_X32Y31         FDRE                                         r  nolabel_line71/r1/registers_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.435    15.628    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X32Y31         FDRE                                         r  nolabel_line71/r1/registers_reg[2][13]/C
                         clock pessimism              0.558    16.186    
                         clock uncertainty           -0.035    16.151    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)       -0.067    16.084    nolabel_line71/r1/registers_reg[2][13]
  -------------------------------------------------------------------
                         required time                         16.084    
                         arrival time                         -17.269    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.128ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[18][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.969ns  (logic 3.189ns (29.072%)  route 7.780ns (70.928%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 15.630 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.973 r  nolabel_line71/al1/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.973    nolabel_line71/al1/_inferred__0/i__carry_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.307 r  nolabel_line71/al1/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.598    12.905    nolabel_line71/p1/pc_reg[5]_0[1]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_6/O
                         net (fo=386, routed)         1.555    14.764    nolabel_line71/d1/datamemory_reg_0_127_13_13/A3
    SLICE_X42Y34         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    14.888 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    14.888    nolabel_line71/d1/datamemory_reg_0_127_13_13/SPO0
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    15.129 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/F7.SP/O
                         net (fo=2, routed)           0.787    15.915    nolabel_line71/p1/t_reg[2]_4
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.298    16.213 r  nolabel_line71/p1/registers[30][13]_i_1/O
                         net (fo=31, routed)          1.058    17.271    nolabel_line71/r1/t_reg[2]_rep[13]
    SLICE_X36Y32         FDRE                                         r  nolabel_line71/r1/registers_reg[18][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.437    15.630    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X36Y32         FDRE                                         r  nolabel_line71/r1/registers_reg[18][13]/C
                         clock pessimism              0.630    16.260    
                         clock uncertainty           -0.035    16.225    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)       -0.081    16.144    nolabel_line71/r1/registers_reg[18][13]
  -------------------------------------------------------------------
                         required time                         16.144    
                         arrival time                         -17.271    
  -------------------------------------------------------------------
                         slack                                 -1.128    

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[12][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 2.884ns (26.556%)  route 7.976ns (73.444%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 15.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  nolabel_line71/al1/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.688    12.692    nolabel_line71/p1/O[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.302    12.994 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_9/O
                         net (fo=386, routed)         1.860    14.853    nolabel_line71/d1/datamemory_reg_0_127_22_22/A0
    SLICE_X42Y53         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.977 r  nolabel_line71/d1/datamemory_reg_0_127_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    14.977    nolabel_line71/d1/datamemory_reg_0_127_22_22/SPO0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    15.218 r  nolabel_line71/d1/datamemory_reg_0_127_22_22/F7.SP/O
                         net (fo=2, routed)           0.807    16.025    nolabel_line71/p1/t_reg[2]_16
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.298    16.323 r  nolabel_line71/p1/registers[30][22]_i_1/O
                         net (fo=31, routed)          0.839    17.162    nolabel_line71/r1/t_reg[2]_rep[22]
    SLICE_X36Y51         FDRE                                         r  nolabel_line71/r1/registers_reg[12][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.436    15.628    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X36Y51         FDRE                                         r  nolabel_line71/r1/registers_reg[12][22]/C
                         clock pessimism              0.550    16.178    
                         clock uncertainty           -0.035    16.143    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)       -0.081    16.062    nolabel_line71/r1/registers_reg[12][22]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                         -17.162    
  -------------------------------------------------------------------
                         slack                                 -1.100    

Slack (VIOLATED) :        -1.078ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.952ns  (logic 3.189ns (29.119%)  route 7.763ns (70.881%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 15.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.973 r  nolabel_line71/al1/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.973    nolabel_line71/al1/_inferred__0/i__carry_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.307 r  nolabel_line71/al1/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.598    12.905    nolabel_line71/p1/pc_reg[5]_0[1]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_6/O
                         net (fo=386, routed)         1.598    14.806    nolabel_line71/d1/datamemory_reg_128_255_1_1/A3
    SLICE_X50Y40         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    14.930 r  nolabel_line71/d1/datamemory_reg_128_255_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    14.930    nolabel_line71/d1/datamemory_reg_128_255_1_1/SPO0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    15.171 r  nolabel_line71/d1/datamemory_reg_128_255_1_1/F7.SP/O
                         net (fo=2, routed)           0.423    15.595    nolabel_line71/p1/t_reg[2]_rep_1
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.298    15.893 r  nolabel_line71/p1/registers[30][1]_i_1/O
                         net (fo=31, routed)          1.361    17.254    nolabel_line71/r1/t_reg[2]_rep[1]
    SLICE_X37Y31         FDRE                                         r  nolabel_line71/r1/registers_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.435    15.628    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X37Y31         FDRE                                         r  nolabel_line71/r1/registers_reg[3][1]/C
                         clock pessimism              0.630    16.258    
                         clock uncertainty           -0.035    16.223    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)       -0.047    16.176    nolabel_line71/r1/registers_reg[3][1]
  -------------------------------------------------------------------
                         required time                         16.176    
                         arrival time                         -17.254    
  -------------------------------------------------------------------
                         slack                                 -1.078    

Slack (VIOLATED) :        -1.075ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 2.884ns (26.355%)  route 8.059ns (73.645%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 15.633 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  nolabel_line71/al1/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.688    12.692    nolabel_line71/p1/O[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.302    12.994 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_9/O
                         net (fo=386, routed)         1.375    14.368    nolabel_line71/d1/datamemory_reg_128_255_20_20/A0
    SLICE_X38Y41         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.492 r  nolabel_line71/d1/datamemory_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000    14.492    nolabel_line71/d1/datamemory_reg_128_255_20_20/SPO0
    SLICE_X38Y41         MUXF7 (Prop_muxf7_I0_O)      0.241    14.733 r  nolabel_line71/d1/datamemory_reg_128_255_20_20/F7.SP/O
                         net (fo=2, routed)           0.963    15.696    nolabel_line71/p1/t_reg[2]_19
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.298    15.994 r  nolabel_line71/p1/registers[30][20]_i_1/O
                         net (fo=31, routed)          1.251    17.245    nolabel_line71/r1/t_reg[2]_rep[20]
    SLICE_X36Y35         FDRE                                         r  nolabel_line71/r1/registers_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.440    15.633    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X36Y35         FDRE                                         r  nolabel_line71/r1/registers_reg[2][20]/C
                         clock pessimism              0.630    16.263    
                         clock uncertainty           -0.035    16.228    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)       -0.058    16.170    nolabel_line71/r1/registers_reg[2][20]
  -------------------------------------------------------------------
                         required time                         16.170    
                         arrival time                         -17.245    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 3.189ns (29.385%)  route 7.663ns (70.615%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 15.627 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.973 r  nolabel_line71/al1/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.973    nolabel_line71/al1/_inferred__0/i__carry_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.307 r  nolabel_line71/al1/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.598    12.905    nolabel_line71/p1/pc_reg[5]_0[1]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_6/O
                         net (fo=386, routed)         1.555    14.764    nolabel_line71/d1/datamemory_reg_0_127_13_13/A3
    SLICE_X42Y34         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    14.888 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    14.888    nolabel_line71/d1/datamemory_reg_0_127_13_13/SPO0
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    15.129 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/F7.SP/O
                         net (fo=2, routed)           0.787    15.915    nolabel_line71/p1/t_reg[2]_4
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.298    16.213 r  nolabel_line71/p1/registers[30][13]_i_1/O
                         net (fo=31, routed)          0.941    17.155    nolabel_line71/r1/t_reg[2]_rep[13]
    SLICE_X33Y29         FDRE                                         r  nolabel_line71/r1/registers_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.434    15.627    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X33Y29         FDRE                                         r  nolabel_line71/r1/registers_reg[1][13]/C
                         clock pessimism              0.558    16.185    
                         clock uncertainty           -0.035    16.150    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)       -0.067    16.083    nolabel_line71/r1/registers_reg[1][13]
  -------------------------------------------------------------------
                         required time                         16.083    
                         arrival time                         -17.155    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[20][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 2.884ns (26.578%)  route 7.967ns (73.422%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 15.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  nolabel_line71/al1/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.688    12.692    nolabel_line71/p1/O[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.302    12.994 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_9/O
                         net (fo=386, routed)         1.860    14.853    nolabel_line71/d1/datamemory_reg_0_127_22_22/A0
    SLICE_X42Y53         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.977 r  nolabel_line71/d1/datamemory_reg_0_127_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    14.977    nolabel_line71/d1/datamemory_reg_0_127_22_22/SPO0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    15.218 r  nolabel_line71/d1/datamemory_reg_0_127_22_22/F7.SP/O
                         net (fo=2, routed)           0.807    16.025    nolabel_line71/p1/t_reg[2]_16
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.298    16.323 r  nolabel_line71/p1/registers[30][22]_i_1/O
                         net (fo=31, routed)          0.830    17.153    nolabel_line71/r1/t_reg[2]_rep[22]
    SLICE_X37Y50         FDRE                                         r  nolabel_line71/r1/registers_reg[20][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.436    15.628    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X37Y50         FDRE                                         r  nolabel_line71/r1/registers_reg[20][22]/C
                         clock pessimism              0.550    16.178    
                         clock uncertainty           -0.035    16.143    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)       -0.058    16.085    nolabel_line71/r1/registers_reg[20][22]
  -------------------------------------------------------------------
                         required time                         16.085    
                         arrival time                         -17.153    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.064ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.838ns  (logic 2.884ns (26.609%)  route 7.954ns (73.391%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 15.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.003 r  nolabel_line71/al1/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.688    12.692    nolabel_line71/p1/O[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.302    12.994 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_9/O
                         net (fo=386, routed)         1.860    14.853    nolabel_line71/d1/datamemory_reg_0_127_22_22/A0
    SLICE_X42Y53         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.977 r  nolabel_line71/d1/datamemory_reg_0_127_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    14.977    nolabel_line71/d1/datamemory_reg_0_127_22_22/SPO0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    15.218 r  nolabel_line71/d1/datamemory_reg_0_127_22_22/F7.SP/O
                         net (fo=2, routed)           0.807    16.025    nolabel_line71/p1/t_reg[2]_16
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.298    16.323 r  nolabel_line71/p1/registers[30][22]_i_1/O
                         net (fo=31, routed)          0.817    17.141    nolabel_line71/r1/t_reg[2]_rep[22]
    SLICE_X36Y50         FDRE                                         r  nolabel_line71/r1/registers_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.436    15.628    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X36Y50         FDRE                                         r  nolabel_line71/r1/registers_reg[1][22]/C
                         clock pessimism              0.550    16.178    
                         clock uncertainty           -0.035    16.143    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.067    16.076    nolabel_line71/r1/registers_reg[1][22]
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                 -1.064    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 nolabel_line71/p1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/r1/registers_reg[24][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.920ns  (logic 3.189ns (29.203%)  route 7.731ns (70.797%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 15.631 - 10.000 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.157     3.615    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.733 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.711     4.445    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.743 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.559     6.302    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X40Y34         FDRE                                         r  nolabel_line71/p1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     6.758 r  nolabel_line71/p1/pc_reg[4]/Q
                         net (fo=52, routed)          0.954     7.712    nolabel_line71/p1/Q[3]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  nolabel_line71/p1/pc[24]_i_2/O
                         net (fo=257, routed)         1.360     9.196    nolabel_line71/r1/Reg1[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  nolabel_line71/r1/i__carry_i_59/O
                         net (fo=1, routed)           0.000     9.320    nolabel_line71/r1/i__carry_i_59_n_1
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     9.532 r  nolabel_line71/r1/i__carry_i_37/O
                         net (fo=1, routed)           0.862    10.394    nolabel_line71/r1/i__carry_i_37_n_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.299    10.693 r  nolabel_line71/r1/i__carry_i_17/O
                         net (fo=4, routed)           0.606    11.299    nolabel_line71/p1/readreg_data1[1]
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.423 r  nolabel_line71/p1/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.423    nolabel_line71/al1/S[1]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.973 r  nolabel_line71/al1/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.973    nolabel_line71/al1/_inferred__0/i__carry_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.307 r  nolabel_line71/al1/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.598    12.905    nolabel_line71/p1/pc_reg[5]_0[1]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.303    13.208 r  nolabel_line71/p1/datamemory_reg_0_127_0_0_i_6/O
                         net (fo=386, routed)         1.555    14.764    nolabel_line71/d1/datamemory_reg_0_127_13_13/A3
    SLICE_X42Y34         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    14.888 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    14.888    nolabel_line71/d1/datamemory_reg_0_127_13_13/SPO0
    SLICE_X42Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    15.129 r  nolabel_line71/d1/datamemory_reg_0_127_13_13/F7.SP/O
                         net (fo=2, routed)           0.787    15.915    nolabel_line71/p1/t_reg[2]_4
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.298    16.213 r  nolabel_line71/p1/registers[30][13]_i_1/O
                         net (fo=31, routed)          1.009    17.222    nolabel_line71/r1/t_reg[2]_rep[13]
    SLICE_X36Y33         FDRE                                         r  nolabel_line71/r1/registers_reg[24][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.824    13.212    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.095    13.307 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    13.938    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.192 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        1.438    15.631    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X36Y33         FDRE                                         r  nolabel_line71/r1/registers_reg[24][13]/C
                         clock pessimism              0.630    16.261    
                         clock uncertainty           -0.035    16.226    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)       -0.061    16.165    nolabel_line71/r1/registers_reg[24][13]
  -------------------------------------------------------------------
                         required time                         16.165    
                         arrival time                         -17.222    
  -------------------------------------------------------------------
                         slack                                 -1.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line71/r1/registers_reg[31][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.933%)  route 0.280ns (60.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.563     2.041    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X40Y44         FDRE                                         r  nolabel_line71/r1/registers_reg[31][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     2.182 r  nolabel_line71/r1/registers_reg[31][31]/Q
                         net (fo=3, routed)           0.280     2.462    nolabel_line71/p1/registers_reg[31][31]_1[31]
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.507 r  nolabel_line71/p1/pc[31]_i_1/O
                         net (fo=1, routed)           0.000     2.507    nolabel_line71/p1/pc[31]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.831     2.715    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X34Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[31]/C
                         clock pessimism             -0.411     2.304    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121     2.425    nolabel_line71/p1/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line71/r1/registers_reg[31][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.536%)  route 0.353ns (65.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.564     2.042    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X43Y49         FDRE                                         r  nolabel_line71/r1/registers_reg[31][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.183 r  nolabel_line71/r1/registers_reg[31][30]/Q
                         net (fo=3, routed)           0.353     2.536    nolabel_line71/p1/registers_reg[31][31]_1[30]
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.581 r  nolabel_line71/p1/pc[30]_i_1/O
                         net (fo=1, routed)           0.000     2.581    nolabel_line71/p1/pc[30]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.831     2.715    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X34Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[30]/C
                         clock pessimism             -0.411     2.304    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121     2.425    nolabel_line71/p1/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line71/r1/registers_reg[31][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.504%)  route 0.369ns (66.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.563     2.041    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X45Y42         FDRE                                         r  nolabel_line71/r1/registers_reg[31][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     2.182 r  nolabel_line71/r1/registers_reg[31][15]/Q
                         net (fo=3, routed)           0.369     2.552    nolabel_line71/p1/registers_reg[31][31]_1[15]
    SLICE_X30Y41         LUT5 (Prop_lut5_I0_O)        0.045     2.597 r  nolabel_line71/p1/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     2.597    nolabel_line71/p1/pc[15]_i_1_n_1
    SLICE_X30Y41         FDRE                                         r  nolabel_line71/p1/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.831     2.715    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X30Y41         FDRE                                         r  nolabel_line71/p1/pc_reg[15]/C
                         clock pessimism             -0.411     2.304    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.121     2.425    nolabel_line71/p1/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line71/r1/registers_reg[31][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.610%)  route 0.384ns (67.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.565     2.043    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X44Y47         FDRE                                         r  nolabel_line71/r1/registers_reg[31][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     2.184 r  nolabel_line71/r1/registers_reg[31][25]/Q
                         net (fo=3, routed)           0.384     2.569    nolabel_line71/p1/registers_reg[31][31]_1[25]
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.614 r  nolabel_line71/p1/pc[25]_i_1/O
                         net (fo=1, routed)           0.000     2.614    nolabel_line71/p1/pc[25]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.831     2.715    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X34Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[25]/C
                         clock pessimism             -0.411     2.304    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     2.424    nolabel_line71/p1/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line71/r1/registers_reg[31][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.605%)  route 0.367ns (66.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.563     2.041    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X40Y43         FDRE                                         r  nolabel_line71/r1/registers_reg[31][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     2.182 r  nolabel_line71/r1/registers_reg[31][27]/Q
                         net (fo=3, routed)           0.367     2.550    nolabel_line71/p1/registers_reg[31][31]_1[27]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.595 r  nolabel_line71/p1/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.595    nolabel_line71/p1/pc[27]_i_1_n_1
    SLICE_X32Y44         FDRE                                         r  nolabel_line71/p1/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.832     2.716    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X32Y44         FDRE                                         r  nolabel_line71/p1/pc_reg[27]/C
                         clock pessimism             -0.411     2.305    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092     2.397    nolabel_line71/p1/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nolabel_line71/r1/registers_reg[31][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.740%)  route 0.400ns (68.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.561     2.039    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X40Y39         FDRE                                         r  nolabel_line71/r1/registers_reg[31][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     2.180 r  nolabel_line71/r1/registers_reg[31][18]/Q
                         net (fo=3, routed)           0.400     2.580    nolabel_line71/p1/registers_reg[31][31]_1[18]
    SLICE_X30Y41         LUT5 (Prop_lut5_I0_O)        0.045     2.625 r  nolabel_line71/p1/pc[18]_i_1/O
                         net (fo=1, routed)           0.000     2.625    nolabel_line71/p1/pc[18]_i_1_n_1
    SLICE_X30Y41         FDRE                                         r  nolabel_line71/p1/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.831     2.715    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X30Y41         FDRE                                         r  nolabel_line71/p1/pc_reg[18]/C
                         clock pessimism             -0.411     2.304    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.121     2.425    nolabel_line71/p1/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  divclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  divclk_reg/Q
                         net (fo=2, routed)           0.177     1.787    divclk
    SLICE_X30Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  divclk_i_1/O
                         net (fo=1, routed)           0.000     1.832    divclk_i_1_n_1
    SLICE_X30Y46         FDRE                                         r  divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  divclk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.120     1.566    divclk_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line71/p1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.559     2.037    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X35Y37         FDRE                                         r  nolabel_line71/p1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     2.178 r  nolabel_line71/p1/pc_reg[0]/Q
                         net (fo=2, routed)           0.172     2.350    nolabel_line71/p1/pc[0]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.045     2.395 r  nolabel_line71/p1/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.395    nolabel_line71/p1/pc[0]_i_1_n_1
    SLICE_X35Y37         FDRE                                         r  nolabel_line71/p1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.827     2.711    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X35Y37         FDRE                                         r  nolabel_line71/p1/pc_reg[0]/C
                         clock pessimism             -0.674     2.037    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.092     2.129    nolabel_line71/p1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line71/r1/registers_reg[31][21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/p1/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.750%)  route 0.439ns (70.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.850     1.076    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.124 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.391    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.479 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.563     2.041    nolabel_line71/r1/n_0_1413_BUFG
    SLICE_X40Y44         FDRE                                         r  nolabel_line71/r1/registers_reg[31][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     2.182 r  nolabel_line71/r1/registers_reg[31][21]/Q
                         net (fo=3, routed)           0.439     2.622    nolabel_line71/p1/registers_reg[31][31]_1[21]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.667 r  nolabel_line71/p1/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.667    nolabel_line71/p1/pc[21]_i_1_n_1
    SLICE_X33Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.003     1.417    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.060     1.477 r  n_0_1413_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.300     1.777    n_0_1413_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.884 r  n_0_1413_BUFG_inst/O
                         net (fo=1312, routed)        0.832     2.716    nolabel_line71/p1/n_0_1413_BUFG
    SLICE_X33Y46         FDRE                                         r  nolabel_line71/p1/pc_reg[21]/C
                         clock pessimism             -0.411     2.305    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.092     2.397    nolabel_line71/p1/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 divclk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divclk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  divclk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divclk_cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    divclk_cnt_reg[26]
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  divclk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    divclk_cnt_reg[24]_i_1_n_6
    SLICE_X28Y47         FDRE                                         r  divclk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  divclk_cnt_reg[26]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    divclk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  n_0_1413_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y41   divclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y35   nolabel_line71/r1/registers_reg[0][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y41   nolabel_line71/r1/registers_reg[0][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y26   nolabel_line71/r1/registers_reg[0][16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y43   nolabel_line71/r1/registers_reg[0][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y38   nolabel_line71/r1/registers_reg[0][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y35   nolabel_line71/r1/registers_reg[0][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y37   nolabel_line71/r1/registers_reg[0][1]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y32   nolabel_line71/d1/datamemory_reg_128_255_13_13/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y32   nolabel_line71/d1/datamemory_reg_128_255_13_13/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y32   nolabel_line71/d1/datamemory_reg_128_255_13_13/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y32   nolabel_line71/d1/datamemory_reg_128_255_13_13/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   nolabel_line71/d1/datamemory_reg_0_127_27_27/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   nolabel_line71/d1/datamemory_reg_0_127_27_27/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   nolabel_line71/d1/datamemory_reg_0_127_27_27/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   nolabel_line71/d1/datamemory_reg_0_127_27_27/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   nolabel_line71/d1/datamemory_reg_128_255_11_11/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y32   nolabel_line71/d1/datamemory_reg_128_255_11_11/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y34   nolabel_line71/d1/datamemory_reg_128_255_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y34   nolabel_line71/d1/datamemory_reg_128_255_10_10/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y34   nolabel_line71/d1/datamemory_reg_128_255_10_10/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   nolabel_line71/d1/datamemory_reg_128_255_6_6/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   nolabel_line71/d1/datamemory_reg_128_255_6_6/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   nolabel_line71/d1/datamemory_reg_128_255_6_6/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   nolabel_line71/d1/datamemory_reg_128_255_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y33   nolabel_line71/d1/datamemory_reg_0_127_16_16/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y33   nolabel_line71/d1/datamemory_reg_0_127_16_16/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y34   nolabel_line71/d1/datamemory_reg_128_255_10_10/SP.LOW/CLK



