
*** Running vivado
    with args -log ultranet_bd_ultra_net_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultranet_bd_ultra_net_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ultranet_bd_ultra_net_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/delta/Descartes/Git/DACSDC2021_my/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ultranet_bd_ultra_net_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 329427 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2348.973 ; gain = 0.000 ; free physical = 6907 ; free virtual = 15742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultranet_bd_ultra_net_0_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_ultra_net_0_0/synth/ultranet_bd_ultra_net_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ultra_net' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net.v:93]
INFO: [Synth 8-6157] synthesizing module 'ultra_net_control_s_axi' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_REPS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_REPS_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_control_s_axi.v:191]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_control_s_axi' (1#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'do_compute2' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/do_compute2.v:10]
INFO: [Synth 8-6157] synthesizing module 'ExtractPixels' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ExtractPixels.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ExtractPixels.v:73]
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_32sbkb' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32sbkb.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_32sbkb_MulnS_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32sbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_32sbkb_MulnS_0' (2#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32sbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_32sbkb' (3#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32sbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ExtractPixels' (4#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ExtractPixels.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/StreamingDataWidthCo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/StreamingDataWidthCo.v:75]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo' (5#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/StreamingDataWidthCo.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_1' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/StreamingDataWidthCo_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/StreamingDataWidthCo_1.v:75]
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_32scud' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32scud.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_32scud_MulnS_1' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32scud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_32scud_MulnS_1' (6#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32scud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_32scud' (7#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32scud.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/StreamingDataWidthCo_1.v:514]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_1' (8#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/StreamingDataWidthCo_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_batch' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/resize_batch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/resize_batch.v:73]
INFO: [Synth 8-6157] synthesizing module 'resize' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/resize.v:10]
INFO: [Synth 8-6157] synthesizing module 'stream_to_mat' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_to_mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_to_mat.v:73]
INFO: [Synth 8-6155] done synthesizing module 'stream_to_mat' (9#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_to_mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linear' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state13 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:88]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_lineardEe' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_lineardEe.v:50]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_lineardEe_ram' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_lineardEe.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 641 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_lineardEe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_lineardEe_ram' (10#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_lineardEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_lineardEe' (11#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_lineardEe.v:50]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearg8j' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linearg8j.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearg8j_ram' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linearg8j.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 641 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linearg8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearg8j_ram' (12#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linearg8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearg8j' (13#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linearg8j.v:46]
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_27njbC' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_27njbC.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_27njbC_MulnS_2' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_27njbC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_27njbC_MulnS_2' (14#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_27njbC.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_27njbC' (15#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_27njbC.v:25]
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_20skbM' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_20skbM.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_20skbM_MulnS_3' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_20skbM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_20skbM_MulnS_3' (16#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_20skbM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_20skbM' (17#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_20skbM.v:25]
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_mullbW' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_mullbW.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mul_mullbW_DSP48_0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_mullbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_mullbW_DSP48_0' (18#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_mullbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mul_mullbW' (19#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_mullbW.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2713]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linear' (20#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:10]
INFO: [Synth 8-6157] synthesizing module 'mat_to_stream' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/mat_to_stream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/mat_to_stream.v:65]
INFO: [Synth 8-6155] done synthesizing module 'mat_to_stream' (21#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/mat_to_stream.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1024_A' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w8_d1024_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1024_A' (22#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w8_d1024_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'start_for_Resize_mb6' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_Resize_mb6.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Resize_mb6_shiftReg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_Resize_mb6.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Resize_mb6_shiftReg' (23#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_Resize_mb6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Resize_mb6' (24#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_Resize_mb6.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_mat_to_ncg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_mat_to_ncg.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_mat_to_ncg_shiftReg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_mat_to_ncg.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_mat_to_ncg_shiftReg' (25#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_mat_to_ncg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_mat_to_ncg' (26#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/start_for_mat_to_ncg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'resize' (27#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/resize.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_batch' (28#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/resize_batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv3x3_l0_bn_act_DS' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3x3_l0_bn_act_DS.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv3padding_l0710' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l0710.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l0710.v:80]
INFO: [Synth 8-6157] synthesizing module 'conv3padding_l071pcA' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l071pcA.v:46]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 322 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv3padding_l071pcA_ram' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l071pcA.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 322 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l071pcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv3padding_l071pcA_ram' (29#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l071pcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv3padding_l071pcA' (30#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l071pcA.v:46]
INFO: [Synth 8-6157] synthesizing module 'stream_out_data_l0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_l0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_l0.v:75]
INFO: [Synth 8-6157] synthesizing module 'ultra_net_mux_42_ocq' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mux_42_ocq.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_net_mux_42_ocq' (31#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mux_42_ocq.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_l0.v:510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_l0.v:512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_l0.v:520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_l0.v:522]
INFO: [Synth 8-6155] done synthesizing module 'stream_out_data_l0' (32#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_l0.v:10]
INFO: [Synth 8-6157] synthesizing module 'stream_in_row_l0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_l0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_l0.v:85]
INFO: [Synth 8-6155] done synthesizing module 'stream_in_row_l0' (33#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_l0.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l0710.v:690]
INFO: [Synth 8-6155] done synthesizing module 'conv3padding_l0710' (34#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l0710.v:10]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state10 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:74]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conudo' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conudo.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conudo_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conudo.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conudo.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conudo_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conudo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conudo_rom' (35#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conudo' (36#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conudo.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_convdy' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_convdy.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_convdy_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_convdy.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_convdy.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_convdy_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_convdy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_convdy_rom' (37#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_convdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_convdy' (38#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_convdy.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conwdI' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conwdI.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conwdI_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conwdI.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conwdI.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conwdI_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conwdI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conwdI_rom' (39#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conwdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conwdI' (40#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conwdI.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conxdS' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conxdS.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conxdS_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conxdS.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conxdS.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conxdS_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conxdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conxdS_rom' (41#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conxdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conxdS' (42#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conxdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conyd2' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conyd2.v:39]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conyd2_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conyd2.v:6]
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conyd2.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conyd2_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conyd2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conyd2_rom' (43#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conyd2' (44#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conyd2.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conzec' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conzec.v:39]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conzec_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conzec.v:6]
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conzec.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conzec_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conzec.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conzec_rom' (45#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conzec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conzec' (46#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conzec.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conAem' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conAem.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conAem_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conAem.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conAem.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conAem_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conAem_rom' (47#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conAem' (48#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conAem.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conBew' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conBew.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conBew_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conBew.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conBew.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conBew_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conBew.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conBew_rom' (49#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conBew' (50#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conBew.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conCeG' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conCeG.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conCeG_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conCeG.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conCeG.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conCeG_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conCeG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conCeG_rom' (51#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conCeG' (52#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conCeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conDeQ' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conDeQ.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conDeQ_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conDeQ.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conDeQ.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conDeQ_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conDeQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conDeQ_rom' (53#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conDeQ' (54#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conEe0' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conEe0.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conEe0_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conEe0.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conEe0_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conEe0_rom' (55#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conEe0' (56#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conFfa' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conFfa.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conFfa_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conFfa.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conFfa.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conFfa_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conFfa.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conFfa_rom' (57#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conFfa.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conFfa' (58#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conFfa.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conGfk' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conGfk.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conGfk_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conGfk.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conGfk.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conGfk_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conGfk.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conGfk_rom' (59#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conGfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conGfk' (60#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conGfk.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conHfu' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conHfu.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conHfu_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conHfu.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conHfu.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conHfu_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conHfu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conHfu_rom' (61#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conHfu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conHfu' (62#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conHfu.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conIfE' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conIfE.v:39]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conIfE_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conIfE.v:6]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conIfE.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conIfE_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conIfE.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conIfE_rom' (63#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conIfE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conIfE' (64#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conIfE.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conJfO' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conJfO.v:39]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conJfO_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conJfO.v:6]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conJfO.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conJfO_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conJfO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conJfO_rom' (65#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conJfO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conJfO' (66#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conJfO.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conKfY' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conKfY.v:39]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conKfY_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conKfY.v:6]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conKfY.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conKfY_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conKfY.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conKfY_rom' (67#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conKfY' (68#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conKfY.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conLf8' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conLf8.v:39]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conLf8_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conLf8.v:6]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conLf8.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conLf8_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conLf8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conLf8_rom' (69#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conLf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conLf8' (70#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conLf8.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conMgi' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conMgi.v:39]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conMgi_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conMgi.v:6]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conMgi.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conMgi_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conMgi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conMgi_rom' (71#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conMgi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conMgi' (72#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conMgi.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conNgs' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conNgs.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conNgs_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conNgs.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conNgs.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conNgs_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conNgs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conNgs_rom' (73#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conNgs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conNgs' (74#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conNgs.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conOgC' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conOgC.v:39]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conOgC_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conOgC.v:6]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conOgC.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conOgC_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conOgC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conOgC_rom' (75#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conOgC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conOgC' (76#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conOgC.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conPgM' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conPgM.v:39]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conPgM_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conPgM.v:6]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conPgM.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conPgM_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conPgM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conPgM_rom' (77#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conPgM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conPgM' (78#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conPgM.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conQgW' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conQgW.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conQgW_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conQgW.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conQgW.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conQgW_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conQgW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conQgW_rom' (79#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conQgW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conQgW' (80#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conQgW.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conRg6' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conRg6.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conRg6_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conRg6.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conRg6.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conRg6_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conRg6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conRg6_rom' (81#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conRg6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conRg6' (82#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conRg6.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conShg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conShg.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conShg_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conShg.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conShg.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conShg_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conShg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conShg_rom' (83#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conShg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conShg' (84#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conShg.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conThq' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conThq.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conThq_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conThq.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conThq.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conThq_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conThq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conThq_rom' (85#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conThq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conThq' (86#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conThq.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conUhA' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conUhA.v:39]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conUhA_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conUhA.v:6]
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conUhA.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conUhA_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conUhA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conUhA_rom' (87#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conUhA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conUhA' (88#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conUhA.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conVhK' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conVhK.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conVhK_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conVhK.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conVhK.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conVhK_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conVhK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conVhK_rom' (89#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conVhK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conVhK' (90#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conVhK.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conWhU' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conWhU.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conWhU_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conWhU.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conWhU.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conWhU_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conWhU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conWhU_rom' (91#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conWhU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conWhU' (92#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conWhU.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conXh4' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conXh4.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conXh4_rom' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conXh4.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conXh4.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conXh4_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conXh4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conXh4_rom' (93#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conXh4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conXh4' (94#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conXh4.v:39]
INFO: [Synth 8-6157] synthesizing module 'convDSPOpt_l0_conYie' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conYie.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conYie.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conYie_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conYie.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conYie_rom' (95#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conYie.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conYie' (96#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conYie.v:39]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conZio.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conZio_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conZio.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conZio_rom' (97#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conZio.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_conZio' (98#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conZio.v:39]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con0iy.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con0iy_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con0iy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_con0iy_rom' (99#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con0iy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convDSPOpt_l0_con0iy' (100#1) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con0iy.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con1iI.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con1iI_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con1iI.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con2iS.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con2iS_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con2iS.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con3i2.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con3i2_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con3i2.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con4jc.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con4jc_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con4jc.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con5jm.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con5jm_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con5jm.v:21]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con6jw.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con6jw_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con6jw.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con7jG.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con7jG_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con7jG.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con8jQ.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con8jQ_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con8jQ.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con9j0.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_con9j0_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_con9j0.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbak.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conbak_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbak.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbbk.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conbbk_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbbk.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbck.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conbck_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbck.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbdk.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conbdk_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbdk.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbek.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conbek_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbek.v:21]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbfk.v:18]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_l0_conbfk_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0_conbfk.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:2993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:2999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:3059]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state11 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/streamBnRelu_l0.v:62]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:37]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 26 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:107]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 416 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 416 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_3.v:74]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_3_rowbjl.v:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max2_PE_4u_16u_s.v:214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_3.v:607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_3.v:609]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln35_reg_352_pp0_iter1_reg_reg was removed.  [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_3.v:308]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding711.v:81]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 324 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 324 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding711_rbll.v:21]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data.v:421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data.v:453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data.v:455]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_4.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding711.v:533]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state15 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:60]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:778]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:786]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbnm.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbnm_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbnm.v:24]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbom.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbom_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbom.v:24]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbpm.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbpm_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbpm.v:24]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbqm.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbqm_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbqm.v:24]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbrm.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbrm_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbrm.v:24]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbsm.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbsm_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbsm.v:24]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbtn.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbtn_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbtn.v:24]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbun.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbun_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbun.v:24]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbvn_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbvn.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbwn_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbwn.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbxn_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbxn.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbyn_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbyn.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbzo_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbzo.v:21]
	Parameter DataWidth bound to: 63 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 63 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbAo_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbAo.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbBo_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbBo.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbCo_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbCo.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbDo_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbDo.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbEo_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbEo.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbFp_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbFp.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_5_convbGp_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5_convbGp.v:21]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:233]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:234]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:261]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:262]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:291]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:292]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:319]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_MAC_2.v:320]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 26 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 43 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2911]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2.v:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_row_sbMq.v:21]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding712.v:81]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 656 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 656 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding712_rbOq.v:21]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_1.v:61]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row.v:65]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state14 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4.v:60]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbRq.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbRq_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbRq.v:24]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbSr.v:21]
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbSr_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbSr.v:24]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbTr.v:21]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbTr_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbTr.v:24]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbUr_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbUr.v:24]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbVr_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbVr.v:24]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbWr_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbWr.v:24]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbXr_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbXr.v:24]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbYs_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbYs.v:24]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convbZs_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convbZs.v:24]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb0s_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb0s.v:24]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb1s_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb1s.v:24]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb2s_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb2s.v:24]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb3s_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb3s.v:24]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb4t_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb4t.v:24]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb5t_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb5t.v:24]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb6t_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb6t.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb7t_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb7t.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb8t_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb8t.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convb9t_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convb9t.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convcau_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convcau.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convcbu_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convcbu.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convccu_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convccu.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convcdu_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convcdu.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convceu_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convceu.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convcfu_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convcfu.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convcgu_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convcgu.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convchv_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convchv.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convciv_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convciv.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convcjv_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convcjv.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convckv_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convckv.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convclv_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convclv.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './convDSPOpt_4_convcmv_rom.dat' is read successfully [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4_convcmv.v:21]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 44 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 672 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 672 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state13 bound to: 4'b1000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 19 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 19 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 704 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 704 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 704 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 704 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 22 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 22 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state13 bound to: 5'b10000 
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 45 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 192 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter W bound to: 65 - type: integer 
	Parameter W bound to: 65 - type: integer 
	Parameter W bound to: 65 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
	Parameter W bound to: 9 - type: integer 
	Parameter W bound to: 9 - type: integer 
WARNING: [Synth 8-3331] design ultra_net_mul_32sdXL has unconnected port reset
WARNING: [Synth 8-3331] design ultra_net_mul_14ndVL has unconnected port reset
WARNING: [Synth 8-3331] design simd_mac_DSP2 has unconnected port ap_rst
WARNING: [Synth 8-3331] design conv1x1DSP2_conv_dUL has unconnected port reset
WARNING: [Synth 8-3331] design conv1x1DSP2_conv_dTL has unconnected port reset
WARNING: [Synth 8-3331] design conv1x1DSP2_conv_dSL has unconnected port reset
WARNING: [Synth 8-3331] design conv1x1DSP2_conv_dRK has unconnected port reset
WARNING: [Synth 8-3331] design conv1x1convert718dOK has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdLJ has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdKJ has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdJJ has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdIJ has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdHJ has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdGJ has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdFJ has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdEI has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdDI has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_1_convdCI has unconnected port reset
WARNING: [Synth 8-3331] design conv3padding52671daE has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdyH has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdxH has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdwH has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdvH has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convduH has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdtH has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdsG has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdrG has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdqG has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_2_convdpG has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdlF has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdkF has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdjF has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdiF has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdhF has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdgE has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdfE has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdeE has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convddE has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_3_convdcE has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc7D has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc6D has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc5D has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc4D has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc3C has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc2C has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc1C has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_conc0C has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_concZC has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt525_concYC has unconnected port reset
WARNING: [Synth 8-3331] design conv3padding714_rcXB has unconnected port reset
WARNING: [Synth 8-3331] design max_pool2x2_2_rowcWB has unconnected port reset
WARNING: [Synth 8-3331] design simd_MAC_1 has unconnected port ap_rst
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cTB has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cSB has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cRA has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cQA has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cPA has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cOA has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cNA has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cMA has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cLz has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cKz has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cJz has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cIz has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cHz has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cGz has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cFz has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cEy has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cDy has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cCy has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cBy has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_conv_3cAy has unconnected port reset
WARNING: [Synth 8-3331] design conv3padding713_rczy has unconnected port reset
WARNING: [Synth 8-3331] design max_pool2x2_1_rowcxx has unconnected port reset
WARNING: [Synth 8-3331] design ultra_net_mul_13ncvx has unconnected port reset
WARNING: [Synth 8-3331] design bn_qurelu_fixed_1 has unconnected port ap_rst
WARNING: [Synth 8-3331] design simd_MAC has unconnected port ap_rst
WARNING: [Synth 8-3331] design convDSPOpt_4_convcux has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convctx has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcsw has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcrw has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcqw has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcpw has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcow has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcnw has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcmv has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convclv has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convckv has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcjv has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convciv has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convchv has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcgu has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcfu has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convceu has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcdu has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convccu has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcbu has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convcau has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convb9t has unconnected port reset
WARNING: [Synth 8-3331] design convDSPOpt_4_convb8t has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.270 ; gain = 269.297 ; free physical = 7794 ; free virtual = 16576
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2633.113 ; gain = 284.141 ; free physical = 7409 ; free virtual = 16286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2633.113 ; gain = 284.141 ; free physical = 7409 ; free virtual = 16286
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2633.113 ; gain = 0.000 ; free physical = 7066 ; free virtual = 15855
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_ultra_net_0_0/constraints/ultra_net_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_ultra_net_0_0/constraints/ultra_net_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_ultra_net_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_ultra_net_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.395 ; gain = 0.000 ; free physical = 6705 ; free virtual = 15492
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2968.207 ; gain = 27.812 ; free physical = 6689 ; free virtual = 15443
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2968.207 ; gain = 619.234 ; free physical = 7325 ; free virtual = 16161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2968.207 ; gain = 619.234 ; free physical = 7324 ; free virtual = 16160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_ultra_net_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2968.207 ; gain = 619.234 ; free physical = 7323 ; free virtual = 16159
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ultra_net_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ultra_net_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_27njbC.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_20skbM.v:17]
INFO: [Synth 8-4471] merging register 'k_buf_val_val_0_1_ad_reg_2121_reg[9:0]' into 'k_buf_val_val_0_0_ad_reg_2115_reg[9:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1325]
INFO: [Synth 8-4471] merging register 'k_buf_val_val_0_2_ad_reg_2127_reg[9:0]' into 'k_buf_val_val_0_0_ad_reg_2115_reg[9:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1326]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_win_val_val_1_0_1_2_reg_461_reg[7:0]' into 'ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1367]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_win_val_val_1_0_2_2_reg_446_reg[7:0]' into 'ap_phi_reg_pp0_iter1_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1368]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_win_val_val_1_0_1_2_reg_461_reg[7:0]' into 'ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1376]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_win_val_val_1_0_2_2_reg_446_reg[7:0]' into 'ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1377]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_win_val_val_1_0_1_2_reg_461_reg[7:0]' into 'ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1384]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_win_val_val_1_0_2_2_reg_446_reg[7:0]' into 'ap_phi_reg_pp0_iter3_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1385]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_win_val_val_1_0_1_2_reg_461_reg[7:0]' into 'ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1392]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_win_val_val_1_0_2_2_reg_446_reg[7:0]' into 'ap_phi_reg_pp0_iter4_win_val_val_1_0_0_2_reg_476_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:1393]
INFO: [Synth 8-4471] merging register 'sub_ln731_reg_2031_pp0_iter3_reg_reg[16:0]' into 'sub_ln731_reg_2031_reg[16:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2749]
INFO: [Synth 8-4471] merging register 'sub_ln731_1_reg_2036_reg[13:0]' into 'fy_V_reg_2014_reg[13:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2792]
INFO: [Synth 8-4471] merging register 'sub_ln731_1_reg_2036_pp0_iter3_reg_reg[13:0]' into 'fy_V_reg_2014_reg[13:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2753]
INFO: [Synth 8-4471] merging register 'v1_V_reg_2169_pp0_iter5_reg_reg[14:0]' into 'v1_V_reg_2169_reg[14:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2677]
INFO: [Synth 8-4471] merging register 'p_Val2_39_reg_2181_reg[14:0]' into 'v1_V_reg_2169_reg[14:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2801]
INFO: [Synth 8-4471] merging register 'p_Val2_39_reg_2181_pp0_iter5_reg_reg[14:0]' into 'v1_V_reg_2169_reg[14:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/Resize_opr_linear.v:2683]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w8_d1024_A.v:90]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_v1_V_0_reg_139_reg[63:0]' into 'ap_phi_reg_pp0_iter1_reg_V_0_reg_126_reg[63:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_4.v:169]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:2929]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln404_reg_3445_reg' and it is trimmed from '6' to '5' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_5.v:1717]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_reg_450_reg' and it is trimmed from '11' to '10' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_1.v:248]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_v1_V_reg_199_reg[15:0]' into 'ap_phi_reg_pp0_iter1_reg_V_reg_186_reg[15:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row.v:197]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4.v:4518]
WARNING: [Synth 8-3936] Found unconnected internal register 'peIdx_reg_4068_reg' and it is trimmed from '4' to '3' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4.v:2419]
INFO: [Synth 8-4471] merging register 'trunc_ln404_3_reg_4078_reg[2:0]' into 'peIdx_reg_4068_reg[2:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_4.v:2421]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_reg_402_reg' and it is trimmed from '11' to '10' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_2.v:235]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_v1_V_reg_176_reg[31:0]' into 'ap_phi_reg_pp0_iter1_reg_V_reg_163_reg[31:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_1.v:183]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt.v:2590]
WARNING: [Synth 8-3936] Found unconnected internal register 'peIdx_reg_3119_reg' and it is trimmed from '5' to '4' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt.v:1481]
INFO: [Synth 8-4471] merging register 'trunc_ln404_7_reg_3129_reg[3:0]' into 'peIdx_reg_3119_reg[3:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt.v:1483]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_reg_406_reg' and it is trimmed from '11' to '10' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_3.v:236]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_v1_V_reg_174_reg[15:0]' into 'ap_phi_reg_pp0_iter1_reg_V_reg_161_reg[15:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_2.v:183]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'add_ln130_3_reg_270_reg[0:0]' into 'add_ln130_reg_265_reg[0:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding714.v:529]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1883]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_84_reg_2938_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1191]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_87_reg_2963_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_86_reg_2953_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1193]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_85_reg_2943_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1192]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_reg_2898_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_83_reg_2923_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_82_reg_2913_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1189]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_81_reg_2903_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1188]
WARNING: [Synth 8-3936] Found unconnected internal register 'peIdx_reg_2635_reg' and it is trimmed from '6' to '5' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1096]
INFO: [Synth 8-4471] merging register 'trunc_ln404_1_reg_2645_reg[4:0]' into 'peIdx_reg_2635_reg[4:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1098]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_reg_456_reg' and it is trimmed from '11' to '10' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_out_data_4.v:247]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_v1_V_reg_199_reg[7:0]' into 'ap_phi_reg_pp0_iter1_reg_V_reg_186_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_3.v:197]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'add_ln130_10_reg_276_reg[0:0]' into 'add_ln130_reg_271_reg[0:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding526715.v:586]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1869]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_91_reg_2940_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1191]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_94_reg_2965_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_93_reg_2955_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1193]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_92_reg_2945_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1192]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_reg_2900_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_90_reg_2925_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_89_reg_2915_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1189]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_88_reg_2905_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1188]
WARNING: [Synth 8-3936] Found unconnected internal register 'peIdx_reg_2637_reg' and it is trimmed from '6' to '5' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1096]
INFO: [Synth 8-4471] merging register 'trunc_ln404_4_reg_2647_reg[4:0]' into 'peIdx_reg_2637_reg[4:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1098]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'add_ln130_8_reg_276_reg[0:0]' into 'add_ln130_reg_271_reg[0:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding527716.v:586]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1867]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_98_reg_2938_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1193]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_101_reg_2963_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1189]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_100_reg_2953_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1188]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_99_reg_2943_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_reg_2898_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_97_reg_2923_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1192]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_96_reg_2913_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1191]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_95_reg_2903_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'peIdx_reg_2635_reg' and it is trimmed from '6' to '5' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1096]
INFO: [Synth 8-4471] merging register 'trunc_ln404_5_reg_2645_reg[4:0]' into 'peIdx_reg_2635_reg[4:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1098]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'add_ln130_1_reg_276_reg[0:0]' into 'add_ln130_reg_271_reg[0:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding717.v:586]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1867]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_105_reg_2942_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1191]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_108_reg_2967_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_107_reg_2957_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1193]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_106_reg_2947_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1192]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_reg_2902_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_104_reg_2927_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_103_reg_2917_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1189]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln700_102_reg_2907_reg' and it is trimmed from '21' to '11' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1188]
WARNING: [Synth 8-3936] Found unconnected internal register 'peIdx_reg_2639_reg' and it is trimmed from '6' to '5' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1096]
INFO: [Synth 8-4471] merging register 'trunc_ln404_6_reg_2649_reg[4:0]' into 'peIdx_reg_2639_reg[4:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1098]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_3_reg_499_reg' and it is trimmed from '11' to '10' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/streamInOneRowTwoPix.v:233]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_reg_448_reg' and it is trimmed from '6' to '5' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/streamInOneRowTwoPix.v:254]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w64_d1024_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w192_d1024_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w24_d16_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w128_d128_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w32_d128_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w64_d128_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w16_d128_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w64_d64_A.v:90]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ultra_net_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ultra_net_control_s_axi'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Resize_opr_lineardEe_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Resize_opr_lineardEe_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "Resize_opr_lineardEe_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Resize_opr_linearg8j_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Resize_opr_linearg8j_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w8_d1024_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo_w8_d1024_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"max_pool2x2_row_sbMq_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "max_pool2x2_row_sbMq_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3padding712_rbOq_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "conv3padding712_rbOq_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3padding713_rczy_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "conv3padding713_rczy_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "conv3padding713_rczy_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"max_pool2x2_2_rowcWB_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "max_pool2x2_2_rowcWB_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3padding714_rcXB_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "conv3padding714_rcXB_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3padding52671daE_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "conv3padding52671daE_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv1x1convert718dOK_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "conv1x1convert718dOK_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w64_d1024_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w64_d1024_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "fifo_w64_d1024_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w192_d1024_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w192_d1024_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w192_d1024_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w192_d1024_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w192_d1024_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "fifo_w192_d1024_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "fifo_w192_d1024_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d128_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d128_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2968.207 ; gain = 619.234 ; free physical = 6250 ; free virtual = 15133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |convDSPOpt_l0__GB0          |           1|     14748|
|2     |convDSPOpt_l0__GB1          |           1|     10367|
|3     |convDSPOpt_l0__GB2          |           1|      8041|
|4     |conv3x3_l0_bn_act_DS__GC0   |           1|      8000|
|5     |simd_MAC_2                  |           4|      7629|
|6     |convDSPOpt_5__GC0           |           1|     17085|
|7     |conv3x3_bn_act_DSPop__GC0   |           1|      2364|
|8     |convDSPOpt_4__GB0           |           1|     20850|
|9     |convDSPOpt_4__GB1           |           1|     13256|
|10    |convDSPOpt_4__GB2           |           1|     19957|
|11    |conv3x3_bn_act_DSPop_1__GC0 |           1|      1975|
|12    |convDSPOpt__GB0             |           1|     21761|
|13    |convDSPOpt__GB1             |           1|      6208|
|14    |conv3x3_bn_act_DSPop_2__GC0 |           1|      2055|
|15    |do_compute2__GCB0           |           1|     27699|
|16    |do_compute2__GCB1           |           1|      9850|
|17    |do_compute2__GCB2           |           1|     12056|
|18    |do_compute2__GCB3           |           1|     24287|
|19    |ultra_net__GC0              |           1|      1302|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 3     
	   2 Input     47 Bit       Adders := 4     
	   3 Input     45 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 48    
	   3 Input     42 Bit       Adders := 1     
	   2 Input     42 Bit       Adders := 97    
	   2 Input     41 Bit       Adders := 2     
	   2 Input     40 Bit       Adders := 18    
	   3 Input     39 Bit       Adders := 8     
	   2 Input     38 Bit       Adders := 16    
	   2 Input     37 Bit       Adders := 24    
	   2 Input     33 Bit       Adders := 168   
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 48    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 30    
	   2 Input     29 Bit       Adders := 44    
	   2 Input     28 Bit       Adders := 90    
	   3 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 208   
	   2 Input     23 Bit       Adders := 6     
	   4 Input     22 Bit       Adders := 40    
	   2 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 22    
	   2 Input     20 Bit       Adders := 34    
	   4 Input     20 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 40    
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 223   
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 19    
	   2 Input     12 Bit       Adders := 82    
	   2 Input     11 Bit       Adders := 163   
	   4 Input     11 Bit       Adders := 52    
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 51    
	   3 Input     10 Bit       Adders := 6     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 16    
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 23    
	   2 Input      7 Bit       Adders := 40    
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 21    
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 95    
+---XORs : 
	   2 Input      1 Bit         XORs := 52    
+---Registers : 
	              416 Bit    Registers := 2     
	              192 Bit    Registers := 5     
	              168 Bit    Registers := 1     
	              128 Bit    Registers := 10    
	               72 Bit    Registers := 2     
	               69 Bit    Registers := 1     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 34    
	               63 Bit    Registers := 7     
	               62 Bit    Registers := 1     
	               48 Bit    Registers := 36    
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 16    
	               41 Bit    Registers := 192   
	               40 Bit    Registers := 9     
	               39 Bit    Registers := 8     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 73    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 188   
	               31 Bit    Registers := 13    
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 29    
	               28 Bit    Registers := 103   
	               27 Bit    Registers := 5     
	               26 Bit    Registers := 369   
	               24 Bit    Registers := 45    
	               23 Bit    Registers := 61    
	               22 Bit    Registers := 174   
	               21 Bit    Registers := 121   
	               20 Bit    Registers := 216   
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 57    
	               17 Bit    Registers := 18    
	               16 Bit    Registers := 115   
	               15 Bit    Registers := 165   
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 34    
	               12 Bit    Registers := 110   
	               11 Bit    Registers := 377   
	               10 Bit    Registers := 186   
	                9 Bit    Registers := 27    
	                8 Bit    Registers := 404   
	                7 Bit    Registers := 29    
	                6 Bit    Registers := 44    
	                5 Bit    Registers := 65    
	                4 Bit    Registers := 279   
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 126   
	                1 Bit    Registers := 1035  
+---Multipliers : 
	                14x32  Multipliers := 2     
	                13x32  Multipliers := 1     
	                12x32  Multipliers := 1     
	                19x32  Multipliers := 2     
	                20x32  Multipliers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              42K Bit         RAMs := 1     
	              40K Bit         RAMs := 1     
	              22K Bit         RAMs := 1     
	              20K Bit         RAMs := 2     
	              16K Bit         RAMs := 2     
	              11K Bit         RAMs := 6     
	              10K Bit         RAMs := 3     
	               8K Bit         RAMs := 8     
	               7K Bit         RAMs := 4     
	               5K Bit         RAMs := 9     
	               4K Bit         RAMs := 5     
	               2K Bit         RAMs := 4     
+---ROMs : 
	                              ROMs := 74    
+---Muxes : 
	   2 Input    416 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 3     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 47    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 25    
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 11    
	   2 Input     23 Bit        Muxes := 9     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 19    
	   2 Input     20 Bit        Muxes := 49    
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 56    
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 103   
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 36    
	   3 Input     10 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 38    
	   2 Input      9 Bit        Muxes := 12    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 43    
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 29    
	   2 Input      6 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 34    
	   6 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 149   
	   5 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 21    
	   3 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 63    
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 748   
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convDSPOpt_l0_conudo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_convdy_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conwdI_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conxdS_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conyd2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module convDSPOpt_l0_conzec_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module convDSPOpt_l0_conAem_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conBew_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conCeG_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conDeQ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conEe0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conFfa_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conMgi_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module convDSPOpt_l0_conNgs_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conOgC_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module convDSPOpt_l0_conPgM_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module convDSPOpt_l0_conQgW_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conRg6_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conUhA_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module convDSPOpt_l0_conZio_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module convDSPOpt_l0_con1iI_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_con2iS_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_con3i2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_con4jc_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_con5jm_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_con6jw_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module convDSPOpt_l0_con7jG_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_con8jQ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_con9j0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module simd_mac9_DSP2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module simd_mac9_DSP2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module simd_mac9_DSP2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module simd_mac9_DSP2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module simd_mac9_DSP2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module simd_mac9_DSP2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module convDSPOpt_l0_con0iy_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conYie_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conXh4_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conWhU_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conVhK_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conThq_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conShg_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module simd_mac9_DSP2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module simd_mac9_DSP2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 9     
	               28 Bit    Registers := 9     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module convDSPOpt_l0_conbfk_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conbek_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conbdk_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conbck_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conbbk_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conbak_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conLf8_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module convDSPOpt_l0_conKfY_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module convDSPOpt_l0_conJfO_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module convDSPOpt_l0_conIfE_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module convDSPOpt_l0_conHfu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0_conGfk_rom 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module convDSPOpt_l0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     42 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               20 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module conv3padding_l071pcA_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module conv3padding_l071pcA_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module conv3padding_l071pcA_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module conv3padding_l071pcA_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module ultra_net_mux_42_ocq__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module ultra_net_mux_42_ocq__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module ultra_net_mux_42_ocq 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module stream_out_data_l0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module stream_in_row_l0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv3padding_l0710 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module bn_qurelu_fixed__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module streamBnRelu_l0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 17    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 32    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 9     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w72_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
Module fifo_w72_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w416_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	              416 Bit    Registers := 2     
+---Muxes : 
	   2 Input    416 Bit        Muxes := 1     
Module fifo_w416_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPbhl_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPbhl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_streamBbil_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_streamBbil 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_l0_bn_act_DS 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module simd_MAC_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 4     
	   2 Input     42 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 16    
	   4 Input     22 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 8     
	   4 Input     11 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 12    
+---Registers : 
	               41 Bit    Registers := 16    
	               26 Bit    Registers := 16    
	               22 Bit    Registers := 16    
	               15 Bit    Registers := 16    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 24    
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module convDSPOpt_5_convbnm_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module convDSPOpt_5_convbom_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 2     
Module convDSPOpt_5_convbpm_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module convDSPOpt_5_convbqm_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 2     
Module convDSPOpt_5_convbrm_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_5_convbsm_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_5_convbtn_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module convDSPOpt_5_convbun_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 2     
Module convDSPOpt_5_convbvn_rom 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbwn_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbxn_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbyn_rom 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbzo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbAo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbBo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbCo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbDo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbEo_rom 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbFp_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_5_convbGp_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pack_weight_data_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 16    
Module pack_weight_data_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 16    
Module pack_weight_data_2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 16    
Module pack_weight_data_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 16    
Module ultra_net_mul_12nbHp_MulnS_4 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module convDSPOpt_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 10    
	   2 Input     28 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 6     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 24    
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               43 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 64    
	               23 Bit    Registers := 48    
	               21 Bit    Registers := 16    
	               16 Bit    Registers := 40    
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 24    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module conv3padding711_rbll_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module stream_out_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module stream_in_row_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module conv3padding711 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w128_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module fifo_w128_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPbLp_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPbLp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_bn_act_DSPop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module convDSPOpt_4_convbXr_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_4_convbYs_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_4_convbZs_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_4_convb0s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_4_convb1s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_4_convb2s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_4_convcgu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convchv_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convciv_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcjv_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convckv_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convclv_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcmv_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcnw_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcow_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module simd_MAC__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module pack_weight_data__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module bn_qurelu_fixed_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module ultra_net_mul_13ncvx_MulnS_5 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module bn_qurelu_fixed_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module pack_weight_data__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module simd_MAC__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module convDSPOpt_4_convcux_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convctx_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcsw_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcrw_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcqw_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcpw_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convb6t_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_4_convb5t_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module convDSPOpt_4_convb4t_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_4_convb3s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module bn_qurelu_fixed_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module bn_qurelu_fixed_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module pack_weight_data__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module simd_MAC__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module convDSPOpt_4_convcfu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convceu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcdu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convccu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcbu_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convcau_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convb9t_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convb8t_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convb7t_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_4_convbWr_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_4_convbVr_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_4_convbUr_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_4_convbTr_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_4_convbSr_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_4_convbRq_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 16    
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               44 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 64    
	               21 Bit    Registers := 30    
	               20 Bit    Registers := 18    
	               17 Bit    Registers := 16    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 36    
	               10 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 10    
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 12    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module conv3padding712_rbOq_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module conv3padding712_rbOq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module stream_out_data_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module stream_in_row 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv3padding712 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w64_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPcwx_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPcwx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_bn_act_DSPop_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module convDSPOpt_conv_3cFz_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_conv_3cIz_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cJz_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cKz_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cLz_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cMA_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cNA_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cOA_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cPA_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cQA_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cRA_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cSB_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_conv_3cTB_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module simd_MAC_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module simd_MAC_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 8     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 8     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 8     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module pack_weight_data_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module pack_weight_data_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
Module convDSPOpt_conv_3cHz_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_conv_3cGz_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module convDSPOpt_conv_3cEy_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module convDSPOpt_conv_3cDy_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_conv_3cCy_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module convDSPOpt_conv_3cBy_rom 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
Module convDSPOpt_conv_3cAy_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module convDSPOpt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     45 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 6     
	   2 Input     28 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 6     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 8     
	               26 Bit    Registers := 32    
	               20 Bit    Registers := 42    
	               19 Bit    Registers := 14    
	               18 Bit    Registers := 8     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 27    
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 9     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module conv3padding713_rczy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              42K Bit         RAMs := 1     
Module stream_out_data_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module stream_in_row_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv3padding713 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w64_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x1_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPcVB_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPcVB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_bn_act_DSPop_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ultra_net_mul_32sbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                19x32  Multipliers := 1     
Module ExtractPixels 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ultra_net_mul_32sbkb_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                19x32  Multipliers := 1     
Module StreamingDataWidthCo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ultra_net_mul_32scud_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                20x32  Multipliers := 1     
Module StreamingDataWidthCo_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 2     
	              168 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 2     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w32_d128_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module max_pool2x2_3_rowbjl_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module max2_PE_4u_16u_s__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 16    
Module max2_PE_4u_16u_s 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 16    
Module max_pool2x2_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module max_pool2x2_row_sbMq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module max_pool2x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fifo_w32_d2_A_x7_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module max_pool2x2_2_rowcWB_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module max_pool2x2_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module conv3padding714_rcXB_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              22K Bit         RAMs := 1     
Module stream_out_data_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module stream_in_row_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv3padding714 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module convDSPOpt525_concYC_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt525_concZC_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt525_conc0C_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt525_conc1C_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt525_conc2C_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt525_conc3C_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt525_conc4D_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt525_conc5D_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt525_conc6D_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt525_conc7D_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt525 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               42 Bit    Registers := 4     
	               41 Bit    Registers := 8     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               26 Bit    Registers := 8     
	               20 Bit    Registers := 24    
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d2_A_x2_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPc9D_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPc9D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_bn_act_DSPop_4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w64_d64_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x7_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv1x1convert718dOK_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module conv1x1convert718dOK_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module streamInOneRowTwoPix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module streamOutOneRowTwoPi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv1x1convert718 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module conv1x1DSP2_conv_dRK_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module conv1x1DSP2_conv_dSL_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module conv1x1DSP2_conv_dTL_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module conv1x1DSP2_conv_dUL_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module simd_mac_DSP2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module ultra_net_mul_14ndVL_MulnS_6 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module conv1x1DSP2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv1x1dWL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv1x1dWL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv1x1_DSPopt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ultra_net_mul_32sdXL_MulnS_7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module AddLast_3600u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w32_d128_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w192_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	              192 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             192K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x7_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d128_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w128_d128_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w128_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x7_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w24_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_x7_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w24_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module stream_to_mat 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Resize_opr_lineardEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Resize_opr_lineardEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Resize_opr_lineardEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Resize_opr_linearg8j_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Resize_opr_linearg8j_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Resize_opr_linearg8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module ultra_net_mul_27njbC_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
Module ultra_net_mul_20skbM_MulnS_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module ultra_net_mul_20skbM_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module Resize_opr_linear 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 12    
	               28 Bit    Registers := 12    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 22    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module mat_to_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_w8_d1024_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1024_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1024_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1024_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1024_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Resize_mb6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Resize_mb6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_mat_to_ncg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_mat_to_ncg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module resize_batch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_max_pood8N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_max_pood8N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3d7N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3d7N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_max_pood6N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_max_pood6N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3d9N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3d9N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3eaO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3eaO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3ecO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3ecO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3padding52671daE_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module conv3padding52671daE_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module stream_out_data_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module stream_in_row_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv3padding717 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module convDSPOpt_1_convdCI_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module convDSPOpt_1_convdDI_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_1_convdEI_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module convDSPOpt_1_convdFJ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
Module convDSPOpt_1_convdGJ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_1_convdHJ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_1_convdIJ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_1_convdJJ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_1_convdKJ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_1_convdLJ_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 8     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               42 Bit    Registers := 4     
	               41 Bit    Registers := 8     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 4     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 12    
	               21 Bit    Registers := 12    
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d2_A_x5_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x5_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPdNK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPdNK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_bn_act_DSPop_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w16_d128_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_conv1x1edO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv1x1edO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3d5N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3d5N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_max_pood4N_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_max_pood4N 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d128_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d128_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AddLasteeO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AddLasteeO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_StreamidYM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_StreamidYM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_StreamidZM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_StreamidZM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_resize_d0M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_resize_d0M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3d1M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3d1M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_max_pood2M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_max_pood2M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3d3M_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3d3M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x7_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d128_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_x7_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_conv3x3ebO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_conv3x3ebO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv3padding52671daE_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module conv3padding52671daE_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module stream_out_data_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module stream_in_row_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv3padding527716 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module convDSPOpt_2_convdpG_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_2_convdqG_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_2_convdrG_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module convDSPOpt_2_convdsG_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_2_convdtH_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_2_convduH_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_2_convdvH_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_2_convdwH_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_2_convdxH_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_2_convdyH_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               42 Bit    Registers := 4     
	               41 Bit    Registers := 8     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               26 Bit    Registers := 8     
	               20 Bit    Registers := 24    
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d2_A_x4_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPdzI_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPdzI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_bn_act_DSPop_5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module conv3padding52671daE_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module conv3padding52671daE_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module stream_out_data_4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module stream_in_row_3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module conv3padding526715 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module convDSPOpt_3_convdcE_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module convDSPOpt_3_convddE_rom 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module convDSPOpt_3_convdeE_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
Module convDSPOpt_3_convdfE_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
Module convDSPOpt_3_convdgE_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_3_convdhF_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_3_convdiF_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_3_convdjF_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_3_convdkF_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_3_convdlF_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module convDSPOpt_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
	   2 Input     42 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 8     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               42 Bit    Registers := 4     
	               41 Bit    Registers := 8     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 8     
	               21 Bit    Registers := 12    
	               20 Bit    Registers := 12    
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 14    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d2_A_x3_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x3_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_convDSPdmF_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_convDSPdmF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module conv3x3_bn_act_DSPop_6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max_pool2x2_1_rowcxx_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module max_pool2x2_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ultra_net_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ultra_net 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/ap_ce_reg_reg' into 'grp_simd_mac9_DSP2_fu_1169/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:354]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_8_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_8_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:415]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_8_V_read_1_reg_690_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_8_V_read_1_reg_690_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:377]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_8_V_read_1_reg_690_pp0_iter1_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_8_V_read_1_reg_690_pp0_iter1_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:378]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_5_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_5_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:412]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_5_V_read_1_reg_705_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_5_V_read_1_reg_705_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:374]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_1_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_1_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:408]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_1_V_read_2_reg_725_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_1_V_read_2_reg_725_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:370]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_0_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_0_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:407]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_0_V_read_2_reg_730_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_0_V_read_2_reg_730_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:369]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_3_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_3_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:410]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_3_V_read_2_reg_715_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_3_V_read_2_reg_715_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:372]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_2_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_2_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:409]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_2_V_read_2_reg_720_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_2_V_read_2_reg_720_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:371]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_6_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_6_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:413]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_6_V_read_1_reg_700_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_6_V_read_1_reg_700_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:375]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_7_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_7_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:414]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_7_V_read_1_reg_695_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_7_V_read_1_reg_695_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:376]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_4_V_read_int_reg_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_4_V_read_int_reg_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:411]
INFO: [Synth 8-4471] merging register 'grp_simd_mac9_DSP2_fu_1014/invec_4_V_read_1_reg_710_reg[7:0]' into 'grp_simd_mac9_DSP2_fu_1169/invec_4_V_read_1_reg_710_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac9_DSP2.v:373]
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_3430_reg' and it is trimmed from '32' to '27' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_l0.v:1735]
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
INFO: [Synth 8-4471] merging register 'add_ln85_reg_285_reg[31:5]' into 'or_ln85_reg_290_reg[31:5]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding_l0710.v:394]
INFO: [Synth 8-4471] merging register 'grp_bn_qurelu_fixed_fu_225/ap_ce_reg_reg' into 'grp_bn_qurelu_fixed_fu_216/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:64]
INFO: [Synth 8-4471] merging register 'grp_bn_qurelu_fixed_fu_234/ap_ce_reg_reg' into 'grp_bn_qurelu_fixed_fu_216/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:64]
INFO: [Synth 8-4471] merging register 'grp_bn_qurelu_fixed_fu_243/ap_ce_reg_reg' into 'grp_bn_qurelu_fixed_fu_216/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:64]
INFO: [Synth 8-4471] merging register 'grp_bn_qurelu_fixed_fu_252/ap_ce_reg_reg' into 'grp_bn_qurelu_fixed_fu_216/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:64]
INFO: [Synth 8-4471] merging register 'grp_bn_qurelu_fixed_fu_261/ap_ce_reg_reg' into 'grp_bn_qurelu_fixed_fu_216/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:64]
INFO: [Synth 8-4471] merging register 'grp_bn_qurelu_fixed_fu_270/ap_ce_reg_reg' into 'grp_bn_qurelu_fixed_fu_216/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:64]
INFO: [Synth 8-4471] merging register 'grp_bn_qurelu_fixed_fu_279/ap_ce_reg_reg' into 'grp_bn_qurelu_fixed_fu_216/ap_ce_reg_reg' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/bn_qurelu_fixed.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'rep_read_reg_631_reg' and it is trimmed from '32' to '27' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/streamBnRelu_l0.v:539]
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_216/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_216/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_225/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_225/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_234/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_234/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_243/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_243/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_252/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_252/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_261/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_261/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_270/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_270/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg is absorbed into DSP grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_279/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg.
DSP Report: operator grp_bn_qurelu_fixed_fu_279/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_15_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_14_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_13_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_12_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_11_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_10_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_9_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_8_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p.
INFO: [Synth 8-4471] merging register 'conv3padding711_U0/add_ln130_reg_263_reg[31:4]' into 'conv3padding711_U0/or_ln130_reg_268_reg[31:4]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding711.v:298]
INFO: [Synth 8-4471] merging register 'conv3padding711_U0/grp_stream_in_row_4_fu_159/w_0_0_reg_115_reg[6:0]' into 'conv3padding711_U0/grp_stream_in_row_4_fu_159/w_0_0_reg_115_reg[6:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/stream_in_row_4.v:206]
DSP Report: Generating DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg, operation Mode is: (C'+(A:0x51)*B)'.
DSP Report: register conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
DSP Report: register conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
DSP Report: operator conv3padding711_U0/grp_stream_out_data_fu_147/ultra_net_mac_mulbkl_U222/ultra_net_mac_mulbkl_DSP48_3_U/p is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
DSP Report: operator conv3padding711_U0/grp_stream_out_data_fu_147/ultra_net_mac_mulbkl_U222/ultra_net_mac_mulbkl_DSP48_3_U/m is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
INFO: [Synth 8-4471] merging register 'conv3padding712_U0/add_ln130_reg_269_reg[31:3]' into 'conv3padding712_U0/or_ln130_reg_274_reg[31:3]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding712.v:331]
DSP Report: Generating DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg, operation Mode is: (C+(A:0xa4)*B)'.
DSP Report: register conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg is absorbed into DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg.
DSP Report: operator conv3padding712_U0/grp_stream_out_data_1_fu_151/ultra_net_mac_mulbNq_U340/ultra_net_mac_mulbNq_DSP48_8_U/p is absorbed into DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg.
DSP Report: operator conv3padding712_U0/grp_stream_out_data_1_fu_151/ultra_net_mac_mulbNq_U340/ultra_net_mac_mulbNq_DSP48_8_U/m is absorbed into DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_3014_reg' and it is trimmed from '32' to '30' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt.v:1688]
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP ret_V_reg_3746_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_reg_3746_reg is absorbed into DSP ret_V_reg_3746_reg.
DSP Report: register ret_V_reg_3746_reg is absorbed into DSP ret_V_reg_3746_reg.
DSP Report: register outPartialArr0_0_V_reg_3711_reg is absorbed into DSP ret_V_reg_3746_reg.
DSP Report: register ret_V_reg_3746_reg is absorbed into DSP ret_V_reg_3746_reg.
DSP Report: operator ultra_net_mul_mulcUB_U487/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_reg_3746_reg.
DSP Report: Generating DSP ret_V_103_reg_3758_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_103_reg_3758_reg is absorbed into DSP ret_V_103_reg_3758_reg.
DSP Report: register ret_V_103_reg_3758_reg is absorbed into DSP ret_V_103_reg_3758_reg.
DSP Report: register outPartialArr0_1_V_reg_3721_reg is absorbed into DSP ret_V_103_reg_3758_reg.
DSP Report: register ret_V_103_reg_3758_reg is absorbed into DSP ret_V_103_reg_3758_reg.
DSP Report: operator ultra_net_mul_mulcUB_U489/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_103_reg_3758_reg.
DSP Report: Generating DSP ret_V_115_reg_3782_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_115_reg_3782_reg is absorbed into DSP ret_V_115_reg_3782_reg.
DSP Report: register ret_V_115_reg_3782_reg is absorbed into DSP ret_V_115_reg_3782_reg.
DSP Report: register outPartialArr0_3_V_reg_3741_reg is absorbed into DSP ret_V_115_reg_3782_reg.
DSP Report: register ret_V_115_reg_3782_reg is absorbed into DSP ret_V_115_reg_3782_reg.
DSP Report: operator ultra_net_mul_mulcUB_U493/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_115_reg_3782_reg.
DSP Report: Generating DSP ret_V_100_reg_3752_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_100_reg_3752_reg is absorbed into DSP ret_V_100_reg_3752_reg.
DSP Report: register ret_V_100_reg_3752_reg is absorbed into DSP ret_V_100_reg_3752_reg.
DSP Report: register add_ln398_reg_3706_reg is absorbed into DSP ret_V_100_reg_3752_reg.
DSP Report: register ret_V_100_reg_3752_reg is absorbed into DSP ret_V_100_reg_3752_reg.
DSP Report: operator ultra_net_mul_mulcUB_U488/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_100_reg_3752_reg.
DSP Report: Generating DSP ret_V_106_reg_3764_reg, operation Mode is: (A*B'')'.
DSP Report: register ret_V_106_reg_3764_reg is absorbed into DSP ret_V_106_reg_3764_reg.
DSP Report: register ret_V_106_reg_3764_reg is absorbed into DSP ret_V_106_reg_3764_reg.
DSP Report: register ret_V_106_reg_3764_reg is absorbed into DSP ret_V_106_reg_3764_reg.
DSP Report: operator ultra_net_mul_mulcUB_U490/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_106_reg_3764_reg.
DSP Report: Generating DSP ret_V_118_reg_3788_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_118_reg_3788_reg is absorbed into DSP ret_V_118_reg_3788_reg.
DSP Report: register ret_V_118_reg_3788_reg is absorbed into DSP ret_V_118_reg_3788_reg.
DSP Report: register add_ln398_3_reg_3736_reg is absorbed into DSP ret_V_118_reg_3788_reg.
DSP Report: register ret_V_118_reg_3788_reg is absorbed into DSP ret_V_118_reg_3788_reg.
DSP Report: operator ultra_net_mul_mulcUB_U494/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_118_reg_3788_reg.
INFO: [Synth 8-4471] merging register 'conv3padding713_U0/add_ln130_reg_261_reg[31:2]' into 'conv3padding713_U0/or_ln130_reg_266_reg[31:2]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding713.v:298]
DSP Report: Generating DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg, operation Mode is: (C+(A:0xa8)*B)'.
DSP Report: register conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg is absorbed into DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg.
DSP Report: operator conv3padding713_U0/grp_stream_out_data_2_fu_145/ultra_net_mac_mulcyx_U447/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg.
DSP Report: operator conv3padding713_U0/grp_stream_out_data_2_fu_145/ultra_net_mac_mulcyx_U447/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg.
DSP Report: Generating DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product, operation Mode is: A*(B:0x38e4).
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product, operation Mode is: (PCIN>>17)+A*(B:0x1c7).
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP mul_ln1118_reg_2225_reg, operation Mode is: (A*B'')'.
DSP Report: register mul_ln1118_reg_2225_reg is absorbed into DSP mul_ln1118_reg_2225_reg.
DSP Report: register mul_ln1118_reg_2225_reg is absorbed into DSP mul_ln1118_reg_2225_reg.
DSP Report: register mul_ln1118_reg_2225_reg is absorbed into DSP mul_ln1118_reg_2225_reg.
DSP Report: operator ultra_net_mul_mullbW_U37/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_reg_2225_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_2_reg_2230_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_ln1118_2_reg_2230_reg is absorbed into DSP mul_ln1118_2_reg_2230_reg.
DSP Report: register mul_ln1118_2_reg_2230_reg is absorbed into DSP mul_ln1118_2_reg_2230_reg.
DSP Report: operator ultra_net_mul_mullbW_U38/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_2_reg_2230_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_6_reg_2240_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_ln1118_6_reg_2240_reg is absorbed into DSP mul_ln1118_6_reg_2240_reg.
DSP Report: register mul_ln1118_6_reg_2240_reg is absorbed into DSP mul_ln1118_6_reg_2240_reg.
DSP Report: operator ultra_net_mul_mullbW_U40/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_6_reg_2240_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_4_reg_2235_reg, operation Mode is: (A*B'')'.
DSP Report: register mul_ln1118_4_reg_2235_reg is absorbed into DSP mul_ln1118_4_reg_2235_reg.
DSP Report: register mul_ln1118_4_reg_2235_reg is absorbed into DSP mul_ln1118_4_reg_2235_reg.
DSP Report: register mul_ln1118_4_reg_2235_reg is absorbed into DSP mul_ln1118_4_reg_2235_reg.
DSP Report: operator ultra_net_mul_mullbW_U39/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_4_reg_2235_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_8_reg_2245_reg, operation Mode is: (A*B'')'.
DSP Report: register mul_ln1118_8_reg_2245_reg is absorbed into DSP mul_ln1118_8_reg_2245_reg.
DSP Report: register mul_ln1118_8_reg_2245_reg is absorbed into DSP mul_ln1118_8_reg_2245_reg.
DSP Report: register mul_ln1118_8_reg_2245_reg is absorbed into DSP mul_ln1118_8_reg_2245_reg.
DSP Report: operator ultra_net_mul_mullbW_U41/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_8_reg_2245_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_10_reg_2250_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_ln1118_10_reg_2250_reg is absorbed into DSP mul_ln1118_10_reg_2250_reg.
DSP Report: register mul_ln1118_10_reg_2250_reg is absorbed into DSP mul_ln1118_10_reg_2250_reg.
DSP Report: operator ultra_net_mul_mullbW_U42/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_10_reg_2250_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_14_reg_2260_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_ln1118_14_reg_2260_reg is absorbed into DSP mul_ln1118_14_reg_2260_reg.
DSP Report: register mul_ln1118_14_reg_2260_reg is absorbed into DSP mul_ln1118_14_reg_2260_reg.
DSP Report: operator ultra_net_mul_mullbW_U44/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_14_reg_2260_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_12_reg_2255_reg, operation Mode is: (A*B'')'.
DSP Report: register mul_ln1118_12_reg_2255_reg is absorbed into DSP mul_ln1118_12_reg_2255_reg.
DSP Report: register mul_ln1118_12_reg_2255_reg is absorbed into DSP mul_ln1118_12_reg_2255_reg.
DSP Report: register mul_ln1118_12_reg_2255_reg is absorbed into DSP mul_ln1118_12_reg_2255_reg.
DSP Report: operator ultra_net_mul_mullbW_U43/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_12_reg_2255_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_16_reg_2265_reg, operation Mode is: (A*B'')'.
DSP Report: register mul_ln1118_16_reg_2265_reg is absorbed into DSP mul_ln1118_16_reg_2265_reg.
DSP Report: register mul_ln1118_16_reg_2265_reg is absorbed into DSP mul_ln1118_16_reg_2265_reg.
DSP Report: register mul_ln1118_16_reg_2265_reg is absorbed into DSP mul_ln1118_16_reg_2265_reg.
DSP Report: operator ultra_net_mul_mullbW_U45/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_16_reg_2265_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_18_reg_2270_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_ln1118_18_reg_2270_reg is absorbed into DSP mul_ln1118_18_reg_2270_reg.
DSP Report: register mul_ln1118_18_reg_2270_reg is absorbed into DSP mul_ln1118_18_reg_2270_reg.
DSP Report: operator ultra_net_mul_mullbW_U46/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_18_reg_2270_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_22_reg_2280_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_ln1118_22_reg_2280_reg is absorbed into DSP mul_ln1118_22_reg_2280_reg.
DSP Report: register mul_ln1118_22_reg_2280_reg is absorbed into DSP mul_ln1118_22_reg_2280_reg.
DSP Report: operator ultra_net_mul_mullbW_U48/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_22_reg_2280_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP mul_ln1118_20_reg_2275_reg, operation Mode is: (A*B'')'.
DSP Report: register mul_ln1118_20_reg_2275_reg is absorbed into DSP mul_ln1118_20_reg_2275_reg.
DSP Report: register mul_ln1118_20_reg_2275_reg is absorbed into DSP mul_ln1118_20_reg_2275_reg.
DSP Report: register mul_ln1118_20_reg_2275_reg is absorbed into DSP mul_ln1118_20_reg_2275_reg.
DSP Report: operator ultra_net_mul_mullbW_U47/ultra_net_mul_mullbW_DSP48_0_U/p is absorbed into DSP mul_ln1118_20_reg_2275_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/conv3padding712_U0/row_buffer_0_V_U/conv3padding712_rbOq_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/conv3padding712_U0/row_buffer_0_V_U/conv3padding712_rbOq_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/conv3padding712_U0/row_buffer_1_V_U/conv3padding712_rbOq_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/conv3padding712_U0/row_buffer_1_V_U/conv3padding712_rbOq_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_0_U/Resize_opr_lineardEe_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_0_U/Resize_opr_lineardEe_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_0_U/Resize_opr_lineardEe_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_1_U/Resize_opr_lineardEe_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_1_U/Resize_opr_lineardEe_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_1_U/Resize_opr_lineardEe_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_2_U/Resize_opr_lineardEe_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_2_U/Resize_opr_lineardEe_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_0_2_U/Resize_opr_lineardEe_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_1_0_U/Resize_opr_linearg8j_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_1_0_U/Resize_opr_linearg8j_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_1_1_U/Resize_opr_linearg8j_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_1_1_U/Resize_opr_linearg8j_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_1_2_U/Resize_opr_linearg8j_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/k_buf_val_val_1_2_U/Resize_opr_linearg8j_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_s_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_s_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_1_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_1_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_2_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_2_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_1_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_1_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_2_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_2_U/mem_reg"
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[17]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[17]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[17]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[19]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[21]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[20]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[0]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[2]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[3]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[5]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[7]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[1]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[3]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[4]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[5]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[6]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[7]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[9]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[11]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[12]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[13]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[14]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[15]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[8]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[9]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[10]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[11]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[12]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[14]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[15]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[12]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_2_U/convDSPOpt_l0_conIfE_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[8]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[11]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[12]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[13]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_2_U/convDSPOpt_l0_conLf8_rom_U/q0_reg[14]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[19]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[20]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[21]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[22]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[23]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[19]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[20]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[21]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[1]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[2]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_1_U/convDSPOpt_l0_conHfu_rom_U/q0_reg[6]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[0]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[1]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[2]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[5]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_1_U/convDSPOpt_l0_conKfY_rom_U/q0_reg[7]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[0]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[2]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[5]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[7]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[0]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[1]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[2]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[3]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[4]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[6]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[7]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[13]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_4_0_U/convDSPOpt_l0_conGfk_rom_U/q0_reg[15]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[12]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_5_0_U/convDSPOpt_l0_conJfO_rom_U/q0_reg[13]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[17]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_0_U/convDSPOpt_l0_conbak_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[19]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[21]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_2_U/convDSPOpt_l0_conbck_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[17]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[19]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[20]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[21]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[22]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[23]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_2_U/convDSPOpt_l0_conbfk_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[17]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[19]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[20]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[21]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[22]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[23]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_1_U/convDSPOpt_l0_conbbk_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_1_U/convDSPOpt_l0_conbek_rom_U/q0_reg[16]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_1_U/convDSPOpt_l0_conbek_rom_U/q0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_1_U/convDSPOpt_l0_conbek_rom_U/q0_reg[17]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_1_U/convDSPOpt_l0_conbek_rom_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_15_1_U/convDSPOpt_l0_conbek_rom_U/q0_reg[18]' (FDE) to 'inst/convDSPOpt_l0_U0i_2_3/conv_0_w_new_V_14_0_U/convDSPOpt_l0_conbak_rom_U/q0_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/convDSPOpt_l0_U0i_2_3/\conv_0_w_new_V_15_0_U/convDSPOpt_l0_conbdk_rom_U/q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/convDSPOpt_l0_U0i_2_3/\grp_simd_mac9_DSP2_fu_1169/w1vec_1_V_read_int_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/convDSPOpt_l0_U0i_2_3/\grp_simd_mac9_DSP2_fu_1169/w0vec_8_V_read_1_reg_685_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/grp_stream_in_row_l0_fu_176/ap_phi_reg_pp0_iter1_p_016_0_reg_170_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/add_ln85_reg_285_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/add_ln85_reg_285_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/add_ln85_reg_285_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/add_ln85_reg_285_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/add_ln85_reg_285_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\streamBnRelu_l0_U0/bound_reg_637_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/or_ln85_reg_290_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/or_ln85_reg_290_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/or_ln85_reg_290_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/or_ln85_reg_290_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_l0_bn_act_DS_U0i_2_4/\conv3padding_l0710_U0/or_ln85_reg_290_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_U0i_2_6/\conv3padding711_U0/grp_stream_in_row_4_fu_159/mul_ln321_reg_218_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_U0i_2_6/\conv3padding711_U0/grp_stream_in_row_4_fu_159/ap_phi_reg_pp0_iter1_reg_V_0_reg_126_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv3x3_bn_act_DSPop_U0i_2_6/\conv3padding711_U0/or_ln130_reg_268_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_U0i_2_6/\conv3padding711_U0/or_ln130_reg_268_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_1_U0i_2_10/\conv3padding712_U0/grp_stream_in_row_fu_164/ap_phi_reg_pp0_iter1_reg_V_reg_186_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_1_U0i_2_10/\conv3padding712_U0/grp_stream_in_row_fu_164/mul_ln321_reg_348_reg[-1111111102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv3x3_bn_act_DSPop_1_U0i_2_10/\conv3padding712_U0/or_ln130_reg_274_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_1_U0i_2_10/\conv3padding712_U0/or_ln130_reg_274_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/convDSPOpt_U0i_2_12/\conv_3_inc_new_V_3_U/convDSPOpt_conv_3cGz_rom_U/q0_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/convDSPOpt_U0i_2_12/\conv_3_inc_new_V_3_l_reg_3203_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/convDSPOpt_U0i_2_12/\select_ln393_159_reg_3387_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/convDSPOpt_U0i_2_12/\select_ln393_159_reg_3387_pp0_iter3_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/convDSPOpt_U0i_2_12/\select_ln393_159_reg_3387_pp0_iter3_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_2_U0i_2_13/\conv3padding713_U0/grp_stream_in_row_1_fu_157/ap_phi_reg_pp0_iter1_reg_V_reg_163_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_2_U0i_2_13/\conv3padding713_U0/grp_stream_in_row_1_fu_157/mul_ln321_reg_309_reg[-1111111102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv3x3_bn_act_DSPop_2_U0i_2_13/\conv3padding713_U0/or_ln130_reg_266_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv3x3_bn_act_DSPop_2_U0i_2_13/\conv3padding713_U0/or_ln130_reg_266_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\ap_phi_reg_pp0_iter2_win_val_val_1_0_0_2_reg_476_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\icmp_ln1494_reg_2026_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\fy_V_reg_2014_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\sub_ln731_reg_2031_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\t_V_9_reg_1979_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\p_Val2_38_reg_2175_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0/\p_Val2_38_reg_2175_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg[41]) is unused and will be removed from module Resize_opr_linear.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP ret_V_reg_4537_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_reg_4537_reg is absorbed into DSP ret_V_reg_4537_reg.
DSP Report: register ret_V_reg_4537_reg is absorbed into DSP ret_V_reg_4537_reg.
DSP Report: register outPartialArr0_0_V_reg_4497_reg is absorbed into DSP ret_V_reg_4537_reg.
DSP Report: register ret_V_reg_4537_reg is absorbed into DSP ret_V_reg_4537_reg.
DSP Report: operator ultra_net_mul_mulbIp_U288/ultra_net_mul_mulbIp_DSP48_5_U/p is absorbed into DSP ret_V_reg_4537_reg.
DSP Report: Generating DSP ret_V_27_reg_4547_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: register outPartialArr0_1_V_reg_4507_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: operator ultra_net_mul_mulbJp_U290/ultra_net_mul_mulbJp_DSP48_6_U/p is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: Generating DSP ret_V_33_reg_4559_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_33_reg_4559_reg is absorbed into DSP ret_V_33_reg_4559_reg.
DSP Report: register ret_V_33_reg_4559_reg is absorbed into DSP ret_V_33_reg_4559_reg.
DSP Report: register outPartialArr0_2_V_reg_4517_reg is absorbed into DSP ret_V_33_reg_4559_reg.
DSP Report: register ret_V_33_reg_4559_reg is absorbed into DSP ret_V_33_reg_4559_reg.
DSP Report: operator ultra_net_mul_mulbKp_U292/ultra_net_mul_mulbKp_DSP48_7_U/p is absorbed into DSP ret_V_33_reg_4559_reg.
DSP Report: Generating DSP ret_V_39_reg_4569_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_39_reg_4569_reg is absorbed into DSP ret_V_39_reg_4569_reg.
DSP Report: register ret_V_39_reg_4569_reg is absorbed into DSP ret_V_39_reg_4569_reg.
DSP Report: register outPartialArr0_3_V_reg_4527_reg is absorbed into DSP ret_V_39_reg_4569_reg.
DSP Report: register ret_V_39_reg_4569_reg is absorbed into DSP ret_V_39_reg_4569_reg.
DSP Report: operator ultra_net_mul_mulbIp_U294/ultra_net_mul_mulbIp_DSP48_5_U/p is absorbed into DSP ret_V_39_reg_4569_reg.
DSP Report: Generating DSP ret_V_24_reg_4542_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_24_reg_4542_reg is absorbed into DSP ret_V_24_reg_4542_reg.
DSP Report: register ret_V_24_reg_4542_reg is absorbed into DSP ret_V_24_reg_4542_reg.
DSP Report: register outPartialArr1_0_V_reg_4502_reg is absorbed into DSP ret_V_24_reg_4542_reg.
DSP Report: register ret_V_24_reg_4542_reg is absorbed into DSP ret_V_24_reg_4542_reg.
DSP Report: operator ultra_net_mul_mulbIp_U289/ultra_net_mul_mulbIp_DSP48_5_U/p is absorbed into DSP ret_V_24_reg_4542_reg.
DSP Report: Generating DSP ret_V_30_reg_4553_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_30_reg_4553_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: register ret_V_30_reg_4553_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: register outPartialArr1_1_V_reg_4512_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: register ret_V_30_reg_4553_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: operator ultra_net_mul_mulbJp_U291/ultra_net_mul_mulbJp_DSP48_6_U/p is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: Generating DSP ret_V_36_reg_4564_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_36_reg_4564_reg is absorbed into DSP ret_V_36_reg_4564_reg.
DSP Report: register ret_V_36_reg_4564_reg is absorbed into DSP ret_V_36_reg_4564_reg.
DSP Report: register outPartialArr1_2_V_reg_4522_reg is absorbed into DSP ret_V_36_reg_4564_reg.
DSP Report: register ret_V_36_reg_4564_reg is absorbed into DSP ret_V_36_reg_4564_reg.
DSP Report: operator ultra_net_mul_mulbKp_U293/ultra_net_mul_mulbKp_DSP48_7_U/p is absorbed into DSP ret_V_36_reg_4564_reg.
DSP Report: Generating DSP ret_V_42_reg_4574_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_42_reg_4574_reg is absorbed into DSP ret_V_42_reg_4574_reg.
DSP Report: register ret_V_42_reg_4574_reg is absorbed into DSP ret_V_42_reg_4574_reg.
DSP Report: register outPartialArr1_3_V_reg_4532_reg is absorbed into DSP ret_V_42_reg_4574_reg.
DSP Report: register ret_V_42_reg_4574_reg is absorbed into DSP ret_V_42_reg_4574_reg.
DSP Report: operator ultra_net_mul_mulbIp_U295/ultra_net_mul_mulbIp_DSP48_5_U/p is absorbed into DSP ret_V_42_reg_4574_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is: (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is: A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP ret_V_109_reg_3770_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_109_reg_3770_reg is absorbed into DSP ret_V_109_reg_3770_reg.
DSP Report: register ret_V_109_reg_3770_reg is absorbed into DSP ret_V_109_reg_3770_reg.
DSP Report: register outPartialArr0_2_V_reg_3731_reg is absorbed into DSP ret_V_109_reg_3770_reg.
DSP Report: register ret_V_109_reg_3770_reg is absorbed into DSP ret_V_109_reg_3770_reg.
DSP Report: operator ultra_net_mul_mulcUB_U491/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_109_reg_3770_reg.
DSP Report: Generating DSP ret_V_112_reg_3776_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_112_reg_3776_reg is absorbed into DSP ret_V_112_reg_3776_reg.
DSP Report: register ret_V_112_reg_3776_reg is absorbed into DSP ret_V_112_reg_3776_reg.
DSP Report: register add_ln398_2_reg_3726_reg is absorbed into DSP ret_V_112_reg_3776_reg.
DSP Report: register ret_V_112_reg_3776_reg is absorbed into DSP ret_V_112_reg_3776_reg.
DSP Report: operator ultra_net_mul_mulcUB_U492/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_112_reg_3776_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32sbkb.v:17]
DSP Report: Generating DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product, operation Mode is: A*(B:0x15180).
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+(A:0x15180)*B.
DSP Report: register ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32sbkb.v:17]
DSP Report: Generating DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product, operation Mode is: A2*(B:0x15180).
DSP Report: register ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+(A:0x15180)*B.
DSP Report: register ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32scud.v:17]
DSP Report: Generating DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product, operation Mode is: (A:0x38400)*B2.
DSP Report: register ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product.
DSP Report: operator ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product.
DSP Report: operator ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+(A:0x38400)*B.
DSP Report: register ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/p_reg is absorbed into DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/p_reg.
DSP Report: operator ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/p_reg.
DSP Report: operator ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/p_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_341_reg' and it is trimmed from '32' to '27' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_3.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_680_reg' and it is trimmed from '32' to '28' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2.v:382]
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_676_reg' and it is trimmed from '32' to '30' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_2.v:382]
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_2562_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:1243]
DSP Report: Generating DSP mul_ln1352_29_reg_2918_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_29_reg_2918_reg is absorbed into DSP mul_ln1352_29_reg_2918_reg.
DSP Report: register ultra_net_mul_mulbml_U550/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_29_reg_2918_reg.
DSP Report: register wpacks_0_3_V_reg_2863_reg is absorbed into DSP mul_ln1352_29_reg_2918_reg.
DSP Report: operator ultra_net_mul_mulbml_U550/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_29_reg_2918_reg.
DSP Report: Generating DSP mul_ln1352_28_reg_2908_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_28_reg_2908_reg is absorbed into DSP mul_ln1352_28_reg_2908_reg.
DSP Report: register ultra_net_mul_mulbml_U549/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_28_reg_2908_reg.
DSP Report: register wpacks_0_2_V_reg_2858_reg is absorbed into DSP mul_ln1352_28_reg_2908_reg.
DSP Report: operator ultra_net_mul_mulbml_U549/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_28_reg_2908_reg.
DSP Report: Generating DSP mul_ln1352_reg_2888_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_reg_2888_reg is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: register ultra_net_mul_mulbml_U547/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: register wpacks_0_0_V_reg_2848_reg is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: operator ultra_net_mul_mulbml_U547/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: Generating DSP mul_ln1352_27_reg_2893_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_27_reg_2893_reg is absorbed into DSP mul_ln1352_27_reg_2893_reg.
DSP Report: register ultra_net_mul_mulbml_U548/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_27_reg_2893_reg.
DSP Report: register wpacks_0_1_V_reg_2853_reg is absorbed into DSP mul_ln1352_27_reg_2893_reg.
DSP Report: operator ultra_net_mul_mulbml_U548/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_27_reg_2893_reg.
DSP Report: Generating DSP ret_V_reg_3080_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_reg_3080_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: register ret_V_reg_3080_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: register outPartialArr0_0_V_reg_3050_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: register ret_V_reg_3080_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: operator ultra_net_mul_mulc8D_U555/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: Generating DSP mul_ln1352_33_reg_2958_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_33_reg_2958_reg is absorbed into DSP mul_ln1352_33_reg_2958_reg.
DSP Report: register ultra_net_mul_mulbml_U554/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_33_reg_2958_reg.
DSP Report: register wpacks_1_3_V_reg_2883_reg is absorbed into DSP mul_ln1352_33_reg_2958_reg.
DSP Report: operator ultra_net_mul_mulbml_U554/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_33_reg_2958_reg.
DSP Report: Generating DSP mul_ln1352_32_reg_2948_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_32_reg_2948_reg is absorbed into DSP mul_ln1352_32_reg_2948_reg.
DSP Report: register ultra_net_mul_mulbml_U553/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_32_reg_2948_reg.
DSP Report: register wpacks_1_2_V_reg_2878_reg is absorbed into DSP mul_ln1352_32_reg_2948_reg.
DSP Report: operator ultra_net_mul_mulbml_U553/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_32_reg_2948_reg.
DSP Report: Generating DSP mul_ln1352_30_reg_2928_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_30_reg_2928_reg is absorbed into DSP mul_ln1352_30_reg_2928_reg.
DSP Report: register ultra_net_mul_mulbml_U551/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_30_reg_2928_reg.
DSP Report: register wpacks_1_0_V_reg_2868_reg is absorbed into DSP mul_ln1352_30_reg_2928_reg.
DSP Report: operator ultra_net_mul_mulbml_U551/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_30_reg_2928_reg.
DSP Report: Generating DSP mul_ln1352_31_reg_2933_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_31_reg_2933_reg is absorbed into DSP mul_ln1352_31_reg_2933_reg.
DSP Report: register ultra_net_mul_mulbml_U552/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_31_reg_2933_reg.
DSP Report: register wpacks_1_1_V_reg_2873_reg is absorbed into DSP mul_ln1352_31_reg_2933_reg.
DSP Report: operator ultra_net_mul_mulbml_U552/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_31_reg_2933_reg.
DSP Report: Generating DSP ret_V_12_reg_3092_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_12_reg_3092_reg is absorbed into DSP ret_V_12_reg_3092_reg.
DSP Report: register ret_V_12_reg_3092_reg is absorbed into DSP ret_V_12_reg_3092_reg.
DSP Report: register outPartialArr0_1_V_reg_3075_reg is absorbed into DSP ret_V_12_reg_3092_reg.
DSP Report: register ret_V_12_reg_3092_reg is absorbed into DSP ret_V_12_reg_3092_reg.
DSP Report: operator ultra_net_mul_mulc8D_U557/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_12_reg_3092_reg.
DSP Report: Generating DSP trunc_ln700_81_reg_2903_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_81_reg_2903_reg is absorbed into DSP trunc_ln700_81_reg_2903_reg.
DSP Report: register ultra_net_mul_mulbml_U548/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_81_reg_2903_reg.
DSP Report: register wpacks_0_1_V_reg_2853_reg is absorbed into DSP trunc_ln700_81_reg_2903_reg.
DSP Report: operator ultra_net_mul_mulbml_U548/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_81_reg_2903_reg.
DSP Report: Generating DSP trunc_ln700_83_reg_2923_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_83_reg_2923_reg is absorbed into DSP trunc_ln700_83_reg_2923_reg.
DSP Report: register ultra_net_mul_mulbml_U550/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_83_reg_2923_reg.
DSP Report: register wpacks_0_3_V_reg_2863_reg is absorbed into DSP trunc_ln700_83_reg_2923_reg.
DSP Report: operator ultra_net_mul_mulbml_U550/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_83_reg_2923_reg.
DSP Report: Generating DSP trunc_ln700_reg_2898_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_reg_2898_reg is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: register ultra_net_mul_mulbml_U547/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: register wpacks_0_0_V_reg_2848_reg is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: operator ultra_net_mul_mulbml_U547/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: Generating DSP trunc_ln700_82_reg_2913_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_82_reg_2913_reg is absorbed into DSP trunc_ln700_82_reg_2913_reg.
DSP Report: register ultra_net_mul_mulbml_U549/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_82_reg_2913_reg.
DSP Report: register wpacks_0_2_V_reg_2858_reg is absorbed into DSP trunc_ln700_82_reg_2913_reg.
DSP Report: operator ultra_net_mul_mulbml_U549/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_82_reg_2913_reg.
DSP Report: Generating DSP ret_V_9_reg_3086_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_9_reg_3086_reg is absorbed into DSP ret_V_9_reg_3086_reg.
DSP Report: register ret_V_9_reg_3086_reg is absorbed into DSP ret_V_9_reg_3086_reg.
DSP Report: register add_ln398_reg_3045_reg is absorbed into DSP ret_V_9_reg_3086_reg.
DSP Report: register ret_V_9_reg_3086_reg is absorbed into DSP ret_V_9_reg_3086_reg.
DSP Report: operator ultra_net_mul_mulc8D_U556/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_9_reg_3086_reg.
DSP Report: Generating DSP trunc_ln700_85_reg_2943_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_85_reg_2943_reg is absorbed into DSP trunc_ln700_85_reg_2943_reg.
DSP Report: register ultra_net_mul_mulbml_U552/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_85_reg_2943_reg.
DSP Report: register wpacks_1_1_V_reg_2873_reg is absorbed into DSP trunc_ln700_85_reg_2943_reg.
DSP Report: operator ultra_net_mul_mulbml_U552/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_85_reg_2943_reg.
DSP Report: Generating DSP trunc_ln700_87_reg_2963_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_87_reg_2963_reg is absorbed into DSP trunc_ln700_87_reg_2963_reg.
DSP Report: register ultra_net_mul_mulbml_U554/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_87_reg_2963_reg.
DSP Report: register wpacks_1_3_V_reg_2883_reg is absorbed into DSP trunc_ln700_87_reg_2963_reg.
DSP Report: operator ultra_net_mul_mulbml_U554/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_87_reg_2963_reg.
DSP Report: Generating DSP trunc_ln700_84_reg_2938_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_84_reg_2938_reg is absorbed into DSP trunc_ln700_84_reg_2938_reg.
DSP Report: register ultra_net_mul_mulbml_U551/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_84_reg_2938_reg.
DSP Report: register wpacks_1_0_V_reg_2868_reg is absorbed into DSP trunc_ln700_84_reg_2938_reg.
DSP Report: operator ultra_net_mul_mulbml_U551/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_84_reg_2938_reg.
DSP Report: Generating DSP trunc_ln700_86_reg_2953_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_86_reg_2953_reg is absorbed into DSP trunc_ln700_86_reg_2953_reg.
DSP Report: register ultra_net_mul_mulbml_U553/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_86_reg_2953_reg.
DSP Report: register wpacks_1_2_V_reg_2878_reg is absorbed into DSP trunc_ln700_86_reg_2953_reg.
DSP Report: operator ultra_net_mul_mulbml_U553/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_86_reg_2953_reg.
DSP Report: Generating DSP ret_V_15_reg_3098_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_15_reg_3098_reg is absorbed into DSP ret_V_15_reg_3098_reg.
DSP Report: register ret_V_15_reg_3098_reg is absorbed into DSP ret_V_15_reg_3098_reg.
DSP Report: register add_ln398_1_reg_3070_reg is absorbed into DSP ret_V_15_reg_3098_reg.
DSP Report: register ret_V_15_reg_3098_reg is absorbed into DSP ret_V_15_reg_3098_reg.
DSP Report: operator ultra_net_mul_mulc8D_U558/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_15_reg_3098_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'conv3padding714_U0/reps_read_reg_259_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding714.v:324]
DSP Report: Generating DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg, operation Mode is: (C+(A:0xb0)*B)'.
DSP Report: register conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg is absorbed into DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg.
DSP Report: operator conv3padding714_U0/grp_stream_out_data_3_fu_145/ultra_net_mac_mulcyx_U535/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg.
DSP Report: operator conv3padding714_U0/grp_stream_out_data_3_fu_145/ultra_net_mac_mulcyx_U535/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg.
INFO: [Synth 8-4471] merging register 'conv1x1convert718_U0/add_ln97_reg_209_reg[31:1]' into 'conv1x1convert718_U0/or_ln97_reg_214_reg[31:1]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv1x1convert718.v:313]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/add_ln213_reg_761_reg[0:0]' into 'conv1x1convert718_U0/add_ln97_reg_209_reg[0:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv1x1DSP2.v:910]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_3_V_read_1_reg_351_reg[7:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_3_V_read_1_reg_351_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:184]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_2_V_read_1_reg_356_reg[7:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_2_V_read_1_reg_356_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:183]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_reg_401_reg[22:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_reg_401_reg[22:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:166]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_reg_396_reg[22:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_reg_396_reg[22:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:165]
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_c_i_U/U_fifo_w32_d2_A_x6_ram/SRL_SIG_reg[1]' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w32_d2_A_x6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_c_i_U/U_fifo_w32_d2_A_x6_ram/SRL_SIG_reg[0]' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/fifo_w32_d2_A_x6.v:33]
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg, operation Mode is: (D'+A'')*B''.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_3_V_read_1_reg_351_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_reg_401_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_fu_194_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_reg_426_reg.
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg, operation Mode is: (D'+A'')*B''.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_2_V_read_1_reg_356_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_reg_396_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_fu_174_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_reg_416_reg.
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_1_V_read_int_reg_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_1_reg_386_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_fu_154_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_1_fu_142_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p, operation Mode is: PCIN+(D'+A'')*B''.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_0_V_read_1_reg_361_pp0_iter1_reg_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/m is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/ad is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg, operation Mode is: (D'+A'')*B''.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_3_V_read_1_reg_351_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_reg_401_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_3_fu_242_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_fu_194_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_1_reg_431_reg.
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg, operation Mode is: (D'+A'')*B''.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_2_V_read_1_reg_356_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_reg_396_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_2_fu_226_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_fu_174_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/trunc_ln68_reg_421_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"max_pool2x2_U0/row_store_V_U/max_pool2x2_row_sbMq_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "max_pool2x2_U0/row_store_V_U/max_pool2x2_row_sbMq_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"max_pool2x2_2_U0/row_store_V_U/max_pool2x2_2_rowcWB_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "max_pool2x2_2_U0/row_store_V_U/max_pool2x2_2_rowcWB_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3x3_bn_act_DSPop_4_U0/conv3padding714_U0/row_buffer_0_V_U/conv3padding714_rcXB_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "conv3x3_bn_act_DSPop_4_U0/conv3padding714_U0/row_buffer_0_V_U/conv3padding714_rcXB_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv1x1_DSPopt_U0/conv1x1convert718_U0/row_buffer_0_V_U/conv1x1convert718dOK_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "conv1x1_DSPopt_U0/conv1x1convert718_U0/row_buffer_0_V_U/conv1x1convert718dOK_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv1x1_DSPopt_U0/conv1x1convert718_U0/row_buffer_1_V_U/conv1x1convert718dOK_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "conv1x1_DSPopt_U0/conv1x1convert718_U0/row_buffer_1_V_U/conv1x1convert718dOK_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"in_stream0_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "in_stream0_V_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "in_stream0_V_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "in_stream0_V_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "in_stream0_V_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "in_stream0_V_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "in_stream0_V_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_2566_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:1243]
DSP Report: Generating DSP mul_ln1352_43_reg_2922_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_43_reg_2922_reg is absorbed into DSP mul_ln1352_43_reg_2922_reg.
DSP Report: register ultra_net_mul_mulbml_U675/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_43_reg_2922_reg.
DSP Report: register wpacks_0_3_V_reg_2867_reg is absorbed into DSP mul_ln1352_43_reg_2922_reg.
DSP Report: operator ultra_net_mul_mulbml_U675/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_43_reg_2922_reg.
DSP Report: Generating DSP mul_ln1352_42_reg_2912_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_42_reg_2912_reg is absorbed into DSP mul_ln1352_42_reg_2912_reg.
DSP Report: register ultra_net_mul_mulbml_U674/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_42_reg_2912_reg.
DSP Report: register wpacks_0_2_V_reg_2862_reg is absorbed into DSP mul_ln1352_42_reg_2912_reg.
DSP Report: operator ultra_net_mul_mulbml_U674/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_42_reg_2912_reg.
DSP Report: Generating DSP mul_ln1352_reg_2892_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_reg_2892_reg is absorbed into DSP mul_ln1352_reg_2892_reg.
DSP Report: register ultra_net_mul_mulbml_U672/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2892_reg.
DSP Report: register wpacks_0_0_V_reg_2852_reg is absorbed into DSP mul_ln1352_reg_2892_reg.
DSP Report: operator ultra_net_mul_mulbml_U672/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2892_reg.
DSP Report: Generating DSP mul_ln1352_41_reg_2897_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_41_reg_2897_reg is absorbed into DSP mul_ln1352_41_reg_2897_reg.
DSP Report: register ultra_net_mul_mulbml_U673/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_41_reg_2897_reg.
DSP Report: register wpacks_0_1_V_reg_2857_reg is absorbed into DSP mul_ln1352_41_reg_2897_reg.
DSP Report: operator ultra_net_mul_mulbml_U673/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_41_reg_2897_reg.
DSP Report: Generating DSP ret_V_reg_3084_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_reg_3084_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: register ret_V_reg_3084_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: register outPartialArr0_0_V_reg_3054_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: register ret_V_reg_3084_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: operator ultra_net_mul_muldMK_U680/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: Generating DSP mul_ln1352_47_reg_2962_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_47_reg_2962_reg is absorbed into DSP mul_ln1352_47_reg_2962_reg.
DSP Report: register ultra_net_mul_mulbml_U679/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_47_reg_2962_reg.
DSP Report: register wpacks_1_3_V_reg_2887_reg is absorbed into DSP mul_ln1352_47_reg_2962_reg.
DSP Report: operator ultra_net_mul_mulbml_U679/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_47_reg_2962_reg.
DSP Report: Generating DSP mul_ln1352_46_reg_2952_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_46_reg_2952_reg is absorbed into DSP mul_ln1352_46_reg_2952_reg.
DSP Report: register ultra_net_mul_mulbml_U678/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_46_reg_2952_reg.
DSP Report: register wpacks_1_2_V_reg_2882_reg is absorbed into DSP mul_ln1352_46_reg_2952_reg.
DSP Report: operator ultra_net_mul_mulbml_U678/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_46_reg_2952_reg.
DSP Report: Generating DSP mul_ln1352_44_reg_2932_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_44_reg_2932_reg is absorbed into DSP mul_ln1352_44_reg_2932_reg.
DSP Report: register ultra_net_mul_mulbml_U676/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_44_reg_2932_reg.
DSP Report: register wpacks_1_0_V_reg_2872_reg is absorbed into DSP mul_ln1352_44_reg_2932_reg.
DSP Report: operator ultra_net_mul_mulbml_U676/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_44_reg_2932_reg.
DSP Report: Generating DSP mul_ln1352_45_reg_2937_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_45_reg_2937_reg is absorbed into DSP mul_ln1352_45_reg_2937_reg.
DSP Report: register ultra_net_mul_mulbml_U677/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_45_reg_2937_reg.
DSP Report: register wpacks_1_1_V_reg_2877_reg is absorbed into DSP mul_ln1352_45_reg_2937_reg.
DSP Report: operator ultra_net_mul_mulbml_U677/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_45_reg_2937_reg.
DSP Report: Generating DSP ret_V_88_reg_3096_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_88_reg_3096_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: register ret_V_88_reg_3096_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: register outPartialArr0_1_V_reg_3079_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: register ret_V_88_reg_3096_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: operator ultra_net_mul_muldMK_U682/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: Generating DSP trunc_ln700_102_reg_2907_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_102_reg_2907_reg is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: register ultra_net_mul_mulbml_U673/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: register wpacks_0_1_V_reg_2857_reg is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: operator ultra_net_mul_mulbml_U673/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: Generating DSP trunc_ln700_104_reg_2927_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_104_reg_2927_reg is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: register ultra_net_mul_mulbml_U675/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: register wpacks_0_3_V_reg_2867_reg is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: operator ultra_net_mul_mulbml_U675/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: Generating DSP trunc_ln700_reg_2902_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_reg_2902_reg is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: register ultra_net_mul_mulbml_U672/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: register wpacks_0_0_V_reg_2852_reg is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: operator ultra_net_mul_mulbml_U672/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: Generating DSP trunc_ln700_103_reg_2917_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_103_reg_2917_reg is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: register ultra_net_mul_mulbml_U674/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: register wpacks_0_2_V_reg_2862_reg is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: operator ultra_net_mul_mulbml_U674/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: Generating DSP ret_V_85_reg_3090_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_85_reg_3090_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: register ret_V_85_reg_3090_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: register add_ln398_reg_3049_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: register ret_V_85_reg_3090_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: operator ultra_net_mul_muldMK_U681/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: Generating DSP trunc_ln700_106_reg_2947_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_106_reg_2947_reg is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: register ultra_net_mul_mulbml_U677/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: register wpacks_1_1_V_reg_2877_reg is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: operator ultra_net_mul_mulbml_U677/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: Generating DSP trunc_ln700_108_reg_2967_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_108_reg_2967_reg is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: register ultra_net_mul_mulbml_U679/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: register wpacks_1_3_V_reg_2887_reg is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: operator ultra_net_mul_mulbml_U679/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: Generating DSP trunc_ln700_105_reg_2942_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_105_reg_2942_reg is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: register ultra_net_mul_mulbml_U676/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: register wpacks_1_0_V_reg_2872_reg is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: operator ultra_net_mul_mulbml_U676/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: Generating DSP trunc_ln700_107_reg_2957_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_107_reg_2957_reg is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: register ultra_net_mul_mulbml_U678/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: register wpacks_1_2_V_reg_2882_reg is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: operator ultra_net_mul_mulbml_U678/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: Generating DSP ret_V_91_reg_3102_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_91_reg_3102_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: register ret_V_91_reg_3102_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: register add_ln398_4_reg_3074_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: register ret_V_91_reg_3102_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: operator ultra_net_mul_muldMK_U683/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_91_reg_3102_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/reps_read_reg_265_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding717.v:357]
DSP Report: Generating DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg, operation Mode is: (C+(A:0xb0)*B)'.
DSP Report: register conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg is absorbed into DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"do_compute2__GCB2/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "do_compute2__GCB2/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"do_compute2__GCB2/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "do_compute2__GCB2/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"do_compute2__GCB2/conv_4_out_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "do_compute2__GCB2/conv_4_out_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"do_compute2__GCB2/conv_6_out_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "do_compute2__GCB2/conv_6_out_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"do_compute2__GCB2/conv_7_out_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "do_compute2__GCB2/conv_7_out_V_V_U/mem_reg"
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_2562_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:1243]
DSP Report: Generating DSP mul_ln1352_51_reg_2918_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_51_reg_2918_reg is absorbed into DSP mul_ln1352_51_reg_2918_reg.
DSP Report: register ultra_net_mul_mulbml_U638/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_51_reg_2918_reg.
DSP Report: register wpacks_0_3_V_reg_2863_reg is absorbed into DSP mul_ln1352_51_reg_2918_reg.
DSP Report: operator ultra_net_mul_mulbml_U638/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_51_reg_2918_reg.
DSP Report: Generating DSP mul_ln1352_50_reg_2908_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_50_reg_2908_reg is absorbed into DSP mul_ln1352_50_reg_2908_reg.
DSP Report: register ultra_net_mul_mulbml_U637/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_50_reg_2908_reg.
DSP Report: register wpacks_0_2_V_reg_2858_reg is absorbed into DSP mul_ln1352_50_reg_2908_reg.
DSP Report: operator ultra_net_mul_mulbml_U637/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_50_reg_2908_reg.
DSP Report: Generating DSP mul_ln1352_reg_2888_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_reg_2888_reg is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: register ultra_net_mul_mulbml_U635/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: register wpacks_0_0_V_reg_2848_reg is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: operator ultra_net_mul_mulbml_U635/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2888_reg.
DSP Report: Generating DSP mul_ln1352_49_reg_2893_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_49_reg_2893_reg is absorbed into DSP mul_ln1352_49_reg_2893_reg.
DSP Report: register ultra_net_mul_mulbml_U636/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_49_reg_2893_reg.
DSP Report: register wpacks_0_1_V_reg_2853_reg is absorbed into DSP mul_ln1352_49_reg_2893_reg.
DSP Report: operator ultra_net_mul_mulbml_U636/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_49_reg_2893_reg.
DSP Report: Generating DSP ret_V_reg_3080_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_reg_3080_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: register ret_V_reg_3080_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: register outPartialArr0_0_V_reg_3050_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: register ret_V_reg_3080_reg is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: operator ultra_net_mul_mulc8D_U643/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_reg_3080_reg.
DSP Report: Generating DSP mul_ln1352_55_reg_2958_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_55_reg_2958_reg is absorbed into DSP mul_ln1352_55_reg_2958_reg.
DSP Report: register ultra_net_mul_mulbml_U642/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_55_reg_2958_reg.
DSP Report: register wpacks_1_3_V_reg_2883_reg is absorbed into DSP mul_ln1352_55_reg_2958_reg.
DSP Report: operator ultra_net_mul_mulbml_U642/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_55_reg_2958_reg.
DSP Report: Generating DSP mul_ln1352_54_reg_2948_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_54_reg_2948_reg is absorbed into DSP mul_ln1352_54_reg_2948_reg.
DSP Report: register ultra_net_mul_mulbml_U641/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_54_reg_2948_reg.
DSP Report: register wpacks_1_2_V_reg_2878_reg is absorbed into DSP mul_ln1352_54_reg_2948_reg.
DSP Report: operator ultra_net_mul_mulbml_U641/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_54_reg_2948_reg.
DSP Report: Generating DSP mul_ln1352_52_reg_2928_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_52_reg_2928_reg is absorbed into DSP mul_ln1352_52_reg_2928_reg.
DSP Report: register ultra_net_mul_mulbml_U639/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_52_reg_2928_reg.
DSP Report: register wpacks_1_0_V_reg_2868_reg is absorbed into DSP mul_ln1352_52_reg_2928_reg.
DSP Report: operator ultra_net_mul_mulbml_U639/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_52_reg_2928_reg.
DSP Report: Generating DSP mul_ln1352_53_reg_2933_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_53_reg_2933_reg is absorbed into DSP mul_ln1352_53_reg_2933_reg.
DSP Report: register ultra_net_mul_mulbml_U640/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_53_reg_2933_reg.
DSP Report: register wpacks_1_1_V_reg_2873_reg is absorbed into DSP mul_ln1352_53_reg_2933_reg.
DSP Report: operator ultra_net_mul_mulbml_U640/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_53_reg_2933_reg.
DSP Report: Generating DSP ret_V_73_reg_3092_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_73_reg_3092_reg is absorbed into DSP ret_V_73_reg_3092_reg.
DSP Report: register ret_V_73_reg_3092_reg is absorbed into DSP ret_V_73_reg_3092_reg.
DSP Report: register outPartialArr0_1_V_reg_3075_reg is absorbed into DSP ret_V_73_reg_3092_reg.
DSP Report: register ret_V_73_reg_3092_reg is absorbed into DSP ret_V_73_reg_3092_reg.
DSP Report: operator ultra_net_mul_mulc8D_U645/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_73_reg_3092_reg.
DSP Report: Generating DSP trunc_ln700_95_reg_2903_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_95_reg_2903_reg is absorbed into DSP trunc_ln700_95_reg_2903_reg.
DSP Report: register ultra_net_mul_mulbml_U636/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_95_reg_2903_reg.
DSP Report: register wpacks_0_1_V_reg_2853_reg is absorbed into DSP trunc_ln700_95_reg_2903_reg.
DSP Report: operator ultra_net_mul_mulbml_U636/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_95_reg_2903_reg.
DSP Report: Generating DSP trunc_ln700_97_reg_2923_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_97_reg_2923_reg is absorbed into DSP trunc_ln700_97_reg_2923_reg.
DSP Report: register ultra_net_mul_mulbml_U638/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_97_reg_2923_reg.
DSP Report: register wpacks_0_3_V_reg_2863_reg is absorbed into DSP trunc_ln700_97_reg_2923_reg.
DSP Report: operator ultra_net_mul_mulbml_U638/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_97_reg_2923_reg.
DSP Report: Generating DSP trunc_ln700_reg_2898_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_reg_2898_reg is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: register ultra_net_mul_mulbml_U635/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: register wpacks_0_0_V_reg_2848_reg is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: operator ultra_net_mul_mulbml_U635/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2898_reg.
DSP Report: Generating DSP trunc_ln700_96_reg_2913_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_96_reg_2913_reg is absorbed into DSP trunc_ln700_96_reg_2913_reg.
DSP Report: register ultra_net_mul_mulbml_U637/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_96_reg_2913_reg.
DSP Report: register wpacks_0_2_V_reg_2858_reg is absorbed into DSP trunc_ln700_96_reg_2913_reg.
DSP Report: operator ultra_net_mul_mulbml_U637/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_96_reg_2913_reg.
DSP Report: Generating DSP ret_V_70_reg_3086_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_70_reg_3086_reg is absorbed into DSP ret_V_70_reg_3086_reg.
DSP Report: register ret_V_70_reg_3086_reg is absorbed into DSP ret_V_70_reg_3086_reg.
DSP Report: register add_ln398_reg_3045_reg is absorbed into DSP ret_V_70_reg_3086_reg.
DSP Report: register ret_V_70_reg_3086_reg is absorbed into DSP ret_V_70_reg_3086_reg.
DSP Report: operator ultra_net_mul_mulc8D_U644/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_70_reg_3086_reg.
DSP Report: Generating DSP trunc_ln700_99_reg_2943_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_99_reg_2943_reg is absorbed into DSP trunc_ln700_99_reg_2943_reg.
DSP Report: register ultra_net_mul_mulbml_U640/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_99_reg_2943_reg.
DSP Report: register wpacks_1_1_V_reg_2873_reg is absorbed into DSP trunc_ln700_99_reg_2943_reg.
DSP Report: operator ultra_net_mul_mulbml_U640/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_99_reg_2943_reg.
DSP Report: Generating DSP trunc_ln700_101_reg_2963_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_101_reg_2963_reg is absorbed into DSP trunc_ln700_101_reg_2963_reg.
DSP Report: register ultra_net_mul_mulbml_U642/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_101_reg_2963_reg.
DSP Report: register wpacks_1_3_V_reg_2883_reg is absorbed into DSP trunc_ln700_101_reg_2963_reg.
DSP Report: operator ultra_net_mul_mulbml_U642/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_101_reg_2963_reg.
DSP Report: Generating DSP trunc_ln700_98_reg_2938_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_98_reg_2938_reg is absorbed into DSP trunc_ln700_98_reg_2938_reg.
DSP Report: register ultra_net_mul_mulbml_U639/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_98_reg_2938_reg.
DSP Report: register wpacks_1_0_V_reg_2868_reg is absorbed into DSP trunc_ln700_98_reg_2938_reg.
DSP Report: operator ultra_net_mul_mulbml_U639/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_98_reg_2938_reg.
DSP Report: Generating DSP trunc_ln700_100_reg_2953_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_100_reg_2953_reg is absorbed into DSP trunc_ln700_100_reg_2953_reg.
DSP Report: register ultra_net_mul_mulbml_U641/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_100_reg_2953_reg.
DSP Report: register wpacks_1_2_V_reg_2878_reg is absorbed into DSP trunc_ln700_100_reg_2953_reg.
DSP Report: operator ultra_net_mul_mulbml_U641/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_100_reg_2953_reg.
DSP Report: Generating DSP ret_V_76_reg_3098_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_76_reg_3098_reg is absorbed into DSP ret_V_76_reg_3098_reg.
DSP Report: register ret_V_76_reg_3098_reg is absorbed into DSP ret_V_76_reg_3098_reg.
DSP Report: register add_ln398_6_reg_3070_reg is absorbed into DSP ret_V_76_reg_3098_reg.
DSP Report: register ret_V_76_reg_3098_reg is absorbed into DSP ret_V_76_reg_3098_reg.
DSP Report: operator ultra_net_mul_mulc8D_U646/ultra_net_mul_mulc8D_DSP48_12_U/p is absorbed into DSP ret_V_76_reg_3098_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'conv3padding527716_U0/reps_read_reg_265_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding527716.v:357]
DSP Report: Generating DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg, operation Mode is: (C+(A:0xb0)*B)'.
DSP Report: register conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg is absorbed into DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding527716_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding527716_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_2564_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:1243]
DSP Report: Generating DSP mul_ln1352_40_reg_2920_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_40_reg_2920_reg is absorbed into DSP mul_ln1352_40_reg_2920_reg.
DSP Report: register ultra_net_mul_mulbml_U601/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_40_reg_2920_reg.
DSP Report: register wpacks_0_3_V_reg_2865_reg is absorbed into DSP mul_ln1352_40_reg_2920_reg.
DSP Report: operator ultra_net_mul_mulbml_U601/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_40_reg_2920_reg.
DSP Report: Generating DSP mul_ln1352_39_reg_2910_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_39_reg_2910_reg is absorbed into DSP mul_ln1352_39_reg_2910_reg.
DSP Report: register ultra_net_mul_mulbml_U600/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_39_reg_2910_reg.
DSP Report: register wpacks_0_2_V_reg_2860_reg is absorbed into DSP mul_ln1352_39_reg_2910_reg.
DSP Report: operator ultra_net_mul_mulbml_U600/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_39_reg_2910_reg.
DSP Report: Generating DSP mul_ln1352_reg_2890_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_reg_2890_reg is absorbed into DSP mul_ln1352_reg_2890_reg.
DSP Report: register ultra_net_mul_mulbml_U598/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2890_reg.
DSP Report: register wpacks_0_0_V_reg_2850_reg is absorbed into DSP mul_ln1352_reg_2890_reg.
DSP Report: operator ultra_net_mul_mulbml_U598/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_reg_2890_reg.
DSP Report: Generating DSP mul_ln1352_38_reg_2895_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_38_reg_2895_reg is absorbed into DSP mul_ln1352_38_reg_2895_reg.
DSP Report: register ultra_net_mul_mulbml_U599/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_38_reg_2895_reg.
DSP Report: register wpacks_0_1_V_reg_2855_reg is absorbed into DSP mul_ln1352_38_reg_2895_reg.
DSP Report: operator ultra_net_mul_mulbml_U599/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_38_reg_2895_reg.
DSP Report: Generating DSP ret_V_reg_3082_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_reg_3082_reg is absorbed into DSP ret_V_reg_3082_reg.
DSP Report: register ret_V_reg_3082_reg is absorbed into DSP ret_V_reg_3082_reg.
DSP Report: register outPartialArr0_0_V_reg_3052_reg is absorbed into DSP ret_V_reg_3082_reg.
DSP Report: register ret_V_reg_3082_reg is absorbed into DSP ret_V_reg_3082_reg.
DSP Report: operator ultra_net_mul_mulcUB_U606/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_reg_3082_reg.
DSP Report: Generating DSP mul_ln1352_44_reg_2960_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_44_reg_2960_reg is absorbed into DSP mul_ln1352_44_reg_2960_reg.
DSP Report: register ultra_net_mul_mulbml_U605/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_44_reg_2960_reg.
DSP Report: register wpacks_1_3_V_reg_2885_reg is absorbed into DSP mul_ln1352_44_reg_2960_reg.
DSP Report: operator ultra_net_mul_mulbml_U605/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_44_reg_2960_reg.
DSP Report: Generating DSP mul_ln1352_43_reg_2950_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_43_reg_2950_reg is absorbed into DSP mul_ln1352_43_reg_2950_reg.
DSP Report: register ultra_net_mul_mulbml_U604/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_43_reg_2950_reg.
DSP Report: register wpacks_1_2_V_reg_2880_reg is absorbed into DSP mul_ln1352_43_reg_2950_reg.
DSP Report: operator ultra_net_mul_mulbml_U604/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_43_reg_2950_reg.
DSP Report: Generating DSP mul_ln1352_41_reg_2930_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_41_reg_2930_reg is absorbed into DSP mul_ln1352_41_reg_2930_reg.
DSP Report: register ultra_net_mul_mulbml_U602/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_41_reg_2930_reg.
DSP Report: register wpacks_1_0_V_reg_2870_reg is absorbed into DSP mul_ln1352_41_reg_2930_reg.
DSP Report: operator ultra_net_mul_mulbml_U602/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_41_reg_2930_reg.
DSP Report: Generating DSP mul_ln1352_42_reg_2935_reg, operation Mode is: A2*B2.
DSP Report: register mul_ln1352_42_reg_2935_reg is absorbed into DSP mul_ln1352_42_reg_2935_reg.
DSP Report: register ultra_net_mul_mulbml_U603/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_42_reg_2935_reg.
DSP Report: register wpacks_1_1_V_reg_2875_reg is absorbed into DSP mul_ln1352_42_reg_2935_reg.
DSP Report: operator ultra_net_mul_mulbml_U603/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP mul_ln1352_42_reg_2935_reg.
DSP Report: Generating DSP ret_V_58_reg_3094_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_58_reg_3094_reg is absorbed into DSP ret_V_58_reg_3094_reg.
DSP Report: register ret_V_58_reg_3094_reg is absorbed into DSP ret_V_58_reg_3094_reg.
DSP Report: register outPartialArr0_1_V_reg_3077_reg is absorbed into DSP ret_V_58_reg_3094_reg.
DSP Report: register ret_V_58_reg_3094_reg is absorbed into DSP ret_V_58_reg_3094_reg.
DSP Report: operator ultra_net_mul_mulcUB_U608/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_58_reg_3094_reg.
DSP Report: Generating DSP trunc_ln700_88_reg_2905_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_88_reg_2905_reg is absorbed into DSP trunc_ln700_88_reg_2905_reg.
DSP Report: register ultra_net_mul_mulbml_U599/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_88_reg_2905_reg.
DSP Report: register wpacks_0_1_V_reg_2855_reg is absorbed into DSP trunc_ln700_88_reg_2905_reg.
DSP Report: operator ultra_net_mul_mulbml_U599/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_88_reg_2905_reg.
DSP Report: Generating DSP trunc_ln700_90_reg_2925_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_90_reg_2925_reg is absorbed into DSP trunc_ln700_90_reg_2925_reg.
DSP Report: register ultra_net_mul_mulbml_U601/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_90_reg_2925_reg.
DSP Report: register wpacks_0_3_V_reg_2865_reg is absorbed into DSP trunc_ln700_90_reg_2925_reg.
DSP Report: operator ultra_net_mul_mulbml_U601/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_90_reg_2925_reg.
DSP Report: Generating DSP trunc_ln700_reg_2900_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_reg_2900_reg is absorbed into DSP trunc_ln700_reg_2900_reg.
DSP Report: register ultra_net_mul_mulbml_U598/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2900_reg.
DSP Report: register wpacks_0_0_V_reg_2850_reg is absorbed into DSP trunc_ln700_reg_2900_reg.
DSP Report: operator ultra_net_mul_mulbml_U598/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2900_reg.
DSP Report: Generating DSP trunc_ln700_89_reg_2915_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_89_reg_2915_reg is absorbed into DSP trunc_ln700_89_reg_2915_reg.
DSP Report: register ultra_net_mul_mulbml_U600/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_89_reg_2915_reg.
DSP Report: register wpacks_0_2_V_reg_2860_reg is absorbed into DSP trunc_ln700_89_reg_2915_reg.
DSP Report: operator ultra_net_mul_mulbml_U600/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_89_reg_2915_reg.
DSP Report: Generating DSP ret_V_55_reg_3088_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_55_reg_3088_reg is absorbed into DSP ret_V_55_reg_3088_reg.
DSP Report: register ret_V_55_reg_3088_reg is absorbed into DSP ret_V_55_reg_3088_reg.
DSP Report: register add_ln398_reg_3047_reg is absorbed into DSP ret_V_55_reg_3088_reg.
DSP Report: register ret_V_55_reg_3088_reg is absorbed into DSP ret_V_55_reg_3088_reg.
DSP Report: operator ultra_net_mul_mulcUB_U607/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_55_reg_3088_reg.
DSP Report: Generating DSP trunc_ln700_92_reg_2945_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_92_reg_2945_reg is absorbed into DSP trunc_ln700_92_reg_2945_reg.
DSP Report: register ultra_net_mul_mulbml_U603/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_92_reg_2945_reg.
DSP Report: register wpacks_1_1_V_reg_2875_reg is absorbed into DSP trunc_ln700_92_reg_2945_reg.
DSP Report: operator ultra_net_mul_mulbml_U603/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_92_reg_2945_reg.
DSP Report: Generating DSP trunc_ln700_94_reg_2965_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_94_reg_2965_reg is absorbed into DSP trunc_ln700_94_reg_2965_reg.
DSP Report: register ultra_net_mul_mulbml_U605/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_94_reg_2965_reg.
DSP Report: register wpacks_1_3_V_reg_2885_reg is absorbed into DSP trunc_ln700_94_reg_2965_reg.
DSP Report: operator ultra_net_mul_mulbml_U605/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_94_reg_2965_reg.
DSP Report: Generating DSP trunc_ln700_91_reg_2940_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_91_reg_2940_reg is absorbed into DSP trunc_ln700_91_reg_2940_reg.
DSP Report: register ultra_net_mul_mulbml_U602/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_91_reg_2940_reg.
DSP Report: register wpacks_1_0_V_reg_2870_reg is absorbed into DSP trunc_ln700_91_reg_2940_reg.
DSP Report: operator ultra_net_mul_mulbml_U602/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_91_reg_2940_reg.
DSP Report: Generating DSP trunc_ln700_93_reg_2955_reg, operation Mode is: A2*B2.
DSP Report: register trunc_ln700_93_reg_2955_reg is absorbed into DSP trunc_ln700_93_reg_2955_reg.
DSP Report: register ultra_net_mul_mulbml_U604/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_93_reg_2955_reg.
DSP Report: register wpacks_1_2_V_reg_2880_reg is absorbed into DSP trunc_ln700_93_reg_2955_reg.
DSP Report: operator ultra_net_mul_mulbml_U604/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_93_reg_2955_reg.
DSP Report: Generating DSP ret_V_61_reg_3100_reg, operation Mode is: (A2*B'')'.
DSP Report: register ret_V_61_reg_3100_reg is absorbed into DSP ret_V_61_reg_3100_reg.
DSP Report: register ret_V_61_reg_3100_reg is absorbed into DSP ret_V_61_reg_3100_reg.
DSP Report: register add_ln398_7_reg_3072_reg is absorbed into DSP ret_V_61_reg_3100_reg.
DSP Report: register ret_V_61_reg_3100_reg is absorbed into DSP ret_V_61_reg_3100_reg.
DSP Report: operator ultra_net_mul_mulcUB_U609/ultra_net_mul_mulcUB_DSP48_11_U/p is absorbed into DSP ret_V_61_reg_3100_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'conv3padding526715_U0/reps_read_reg_265_reg' and it is trimmed from '32' to '31' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/conv3padding526715.v:357]
DSP Report: Generating DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg, operation Mode is: (C+(A:0xb0)*B)'.
DSP Report: register conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg is absorbed into DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding526715_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding526715_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_950_reg' and it is trimmed from '32' to '29' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/max_pool2x2_1.v:414]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv_5_out_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "conv_5_out_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"in_stream_extract_V_s_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "in_stream_extract_V_s_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "in_stream_extract_V_s_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:43 . Memory (MB): peak = 2968.207 ; gain = 619.234 ; free physical = 9110 ; free virtual = 18162
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 409, Available = 360. Use report_utilization command for details.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_952/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_952/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_952/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): C'+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): C'+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_983/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_983/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_983/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_983/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1045/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1045/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1045/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1045/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): C'+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1138/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1138/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_952/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1138/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1138/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p, operation Mode is (post resource management): C'+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1107/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1107/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP grp_simd_mac9_DSP2_fu_1076/p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1076/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: register grp_simd_mac9_DSP2_fu_1107/p_1_out is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1076/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP grp_simd_mac9_DSP2_fu_1076/p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1169/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U105/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U106/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U107/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U108/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U109/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U110/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U111/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (C' or 0)+A2*B''.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: operator grp_simd_mac9_DSP2_fu_1014/ultra_net_mul_multde_U112/ultra_net_mul_multde_DSP48_1_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg.
DSP Report: Generating DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg, operation Mode is (post resource management): (C+A*B)'.
DSP Report: register streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/p is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg.
DSP Report: operator streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ultra_net_mac_mulbgk_U193/ultra_net_mac_mulbgk_DSP48_2_U/m is absorbed into DSP streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U241/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U240/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U239/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U238/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U245/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U244/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U243/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U242/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_15_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U253/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_14_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U252/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_13_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U251/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_12_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U250/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_11_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U249/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_10_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U248/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_9_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U247/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_8_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U246/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ret_V_27_reg_4547_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: register outPartialArr0_1_V_reg_4507_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: operator ultra_net_mul_mulbJp_U290/ultra_net_mul_mulbJp_DSP48_6_U/p is absorbed into DSP ret_V_27_reg_4547_reg.
DSP Report: Generating DSP ret_V_30_reg_4553_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: register outPartialArr1_1_V_reg_4512_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: register ret_V_27_reg_4547_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: register ret_V_30_reg_4553_reg is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: operator ultra_net_mul_mulbJp_U291/ultra_net_mul_mulbJp_DSP48_6_U/p is absorbed into DSP ret_V_30_reg_4553_reg.
DSP Report: Generating DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg, operation Mode is (post resource management): (C'+(A:0x51)*B)'.
DSP Report: register conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
DSP Report: register conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
DSP Report: operator conv3padding711_U0/grp_stream_out_data_fu_147/ultra_net_mac_mulbkl_U222/ultra_net_mac_mulbkl_DSP48_3_U/p is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
DSP Report: operator conv3padding711_U0/grp_stream_out_data_fu_147/ultra_net_mac_mulbkl_U222/ultra_net_mac_mulbkl_DSP48_3_U/m is absorbed into DSP conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg is absorbed into DSP grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg.
DSP Report: operator grp_bn_qurelu_fixed_1_fu_1538/ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg.
DSP Report: Generating DSP grp_bn_qurelu_fixed_1_fu_1531/ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register grp_bn_qurelu_fixed_1_fu_1531/ret_V_reg_145_reg is absorbed into DSP grp_bn_qurelu_fixed_1_fu_1531/ret_V_reg_145_reg.
DSP Report: operator grp_bn_qurelu_fixed_1_fu_1531/ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP grp_bn_qurelu_fixed_1_fu_1531/ret_V_reg_145_reg.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_3_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_2_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_1_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_0_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_7_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_6_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_5_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1333/wpack_4_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_3_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_2_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_1_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_0_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_7_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_6_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_5_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register grp_simd_MAC_fu_1313/wpack_4_V_read_int_reg_reg is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ret_V_reg_145_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register ret_V_reg_145_reg is absorbed into DSP ret_V_reg_145_reg.
DSP Report: operator ultra_net_mul_mulbQq_U381/ultra_net_mul_mulbQq_DSP48_9_U/p is absorbed into DSP ret_V_reg_145_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg, operation Mode is (post resource management): (C+(A:0xa4)*B)'.
DSP Report: register conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg is absorbed into DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg.
DSP Report: operator conv3padding712_U0/grp_stream_out_data_1_fu_151/ultra_net_mac_mulbNq_U340/ultra_net_mac_mulbNq_DSP48_8_U/p is absorbed into DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg.
DSP Report: operator conv3padding712_U0/grp_stream_out_data_1_fu_151/ultra_net_mac_mulbNq_U340/ultra_net_mac_mulbNq_DSP48_8_U/m is absorbed into DSP conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg.
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_3_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_2_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_1_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_0_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_7_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_6_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_5_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: register wpack_4_V_read_int_reg_reg is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: operator ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p.
DSP Report: Generating DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg, operation Mode is (post resource management): (C+(A:0xa8)*B)'.
DSP Report: register conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg is absorbed into DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg.
DSP Report: operator conv3padding713_U0/grp_stream_out_data_2_fu_145/ultra_net_mac_mulcyx_U447/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg.
DSP Report: operator conv3padding713_U0/grp_stream_out_data_2_fu_145/ultra_net_mac_mulcyx_U447/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg.
DSP Report: Generating DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A*(B:0x15180).
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+(A:0x15180)*B.
DSP Report: register ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg' and it is trimmed from '48' to '15' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32sbkb.v:20]
DSP Report: Generating DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product, operation Mode is (post resource management): A2*(B:0x15180).
DSP Report: register ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x3d180).
DSP Report: register ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
DSP Report: operator ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ultra_net_mul_32scud_U14/ultra_net_mul_32scud_MulnS_1_U/p_reg' and it is trimmed from '48' to '15' bits. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_32scud.v:20]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_0_1_V_reg_2853_reg[25:0]' into 'convDSPOpt525_U0/wpacks_0_1_V_reg_2853_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:760]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_0_3_V_reg_2863_reg[25:0]' into 'convDSPOpt525_U0/wpacks_0_3_V_reg_2863_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:784]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_0_0_V_reg_2848_reg[25:0]' into 'convDSPOpt525_U0/wpacks_0_0_V_reg_2848_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:748]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_0_2_V_reg_2858_reg[25:0]' into 'convDSPOpt525_U0/wpacks_0_2_V_reg_2858_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:772]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_1_1_V_reg_2873_reg[25:0]' into 'convDSPOpt525_U0/wpacks_1_1_V_reg_2873_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:808]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_1_3_V_reg_2883_reg[25:0]' into 'convDSPOpt525_U0/wpacks_1_3_V_reg_2883_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:832]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_1_0_V_reg_2868_reg[25:0]' into 'convDSPOpt525_U0/wpacks_1_0_V_reg_2868_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:796]
INFO: [Synth 8-4471] merging register 'convDSPOpt525_U0/wpacks_1_2_V_reg_2878_reg[25:0]' into 'convDSPOpt525_U0/wpacks_1_2_V_reg_2878_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt525.v:820]
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_83_reg_2923_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U550/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_83_reg_2923_reg.
DSP Report: register convDSPOpt525_U0/wpacks_0_3_V_reg_2863_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_83_reg_2923_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_83_reg_2923_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_83_reg_2923_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U550/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_83_reg_2923_reg.
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_82_reg_2913_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U549/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_82_reg_2913_reg.
DSP Report: register convDSPOpt525_U0/wpacks_0_2_V_reg_2858_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_82_reg_2913_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_82_reg_2913_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_82_reg_2913_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U549/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_82_reg_2913_reg.
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_reg_2898_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U547/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_reg_2898_reg.
DSP Report: register convDSPOpt525_U0/wpacks_0_0_V_reg_2848_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_reg_2898_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_reg_2898_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_reg_2898_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U547/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_reg_2898_reg.
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U548/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg.
DSP Report: register convDSPOpt525_U0/wpacks_0_1_V_reg_2853_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U548/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg.
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_87_reg_2963_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U550/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_87_reg_2963_reg.
DSP Report: register convDSPOpt525_U0/wpacks_1_3_V_reg_2883_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_87_reg_2963_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_87_reg_2963_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_87_reg_2963_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U554/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_87_reg_2963_reg.
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_86_reg_2953_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U549/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_86_reg_2953_reg.
DSP Report: register convDSPOpt525_U0/wpacks_1_2_V_reg_2878_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_86_reg_2953_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_86_reg_2953_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_86_reg_2953_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U553/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_86_reg_2953_reg.
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_84_reg_2938_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U547/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_84_reg_2938_reg.
DSP Report: register convDSPOpt525_U0/wpacks_1_0_V_reg_2868_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_84_reg_2938_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_84_reg_2938_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_84_reg_2938_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U551/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_84_reg_2938_reg.
DSP Report: Generating DSP convDSPOpt525_U0/trunc_ln700_85_reg_2943_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt525_U0/ultra_net_mul_mulbml_U548/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_85_reg_2943_reg.
DSP Report: register convDSPOpt525_U0/wpacks_1_1_V_reg_2873_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_85_reg_2943_reg.
DSP Report: register convDSPOpt525_U0/trunc_ln700_85_reg_2943_reg is absorbed into DSP convDSPOpt525_U0/trunc_ln700_85_reg_2943_reg.
DSP Report: operator convDSPOpt525_U0/ultra_net_mul_mulbml_U552/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt525_U0/trunc_ln700_85_reg_2943_reg.
DSP Report: Generating DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg, operation Mode is (post resource management): (C+(A:0xb0)*B)'.
DSP Report: register conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg is absorbed into DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg.
DSP Report: operator conv3padding714_U0/grp_stream_out_data_3_fu_145/ultra_net_mac_mulcyx_U535/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg.
DSP Report: operator conv3padding714_U0/grp_stream_out_data_3_fu_145/ultra_net_mac_mulcyx_U535/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg.
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_3_V_read_1_reg_351_reg[7:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_3_V_read_1_reg_351_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:184]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_2_V_read_1_reg_356_reg[7:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_2_V_read_1_reg_356_reg[7:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:183]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_reg_401_reg[22:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_3_reg_401_reg[22:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:166]
INFO: [Synth 8-4471] merging register 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_reg_396_reg[22:0]' into 'conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_2_reg_396_reg[22:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/simd_mac_DSP2.v:165]
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg, operation Mode is (post resource management): ((D'+A2)*B'')'.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_1_V_read_int_reg_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_1_reg_386_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_fu_154_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/add_ln68_1_fu_142_p2 is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg.
DSP Report: Generating DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p, operation Mode is (post resource management): PCIN+(D'+A'')*B''.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/w0vec_0_V_read_1_reg_361_pp0_iter1_reg_reg is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: register conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/m is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: operator conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/ad is absorbed into DSP conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p.
DSP Report: Generating DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product, operation Mode is (post resource management): A*(B:0x38e4).
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x1c7).
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: operator ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product is absorbed into DSP ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_reg_2225_reg is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register mul_ln1118_reg_2225_reg is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_2_reg_2230_reg is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_6_reg_2240_reg is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_4_reg_2235_reg is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register mul_ln1118_4_reg_2235_reg is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_8_reg_2245_reg is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register mul_ln1118_8_reg_2245_reg is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_10_reg_2250_reg is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_14_reg_2260_reg is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_12_reg_2255_reg is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register mul_ln1118_12_reg_2255_reg is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_16_reg_2265_reg is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register mul_ln1118_16_reg_2265_reg is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_18_reg_2270_reg is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_22_reg_2280_reg is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_20_reg_2275_reg is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register mul_ln1118_20_reg_2275_reg is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: register ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
DSP Report: operator ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product is absorbed into DSP ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/p_reg.
INFO: [Synth 8-4471] merging register 'wpacks_0_1_V_reg_2857_reg[25:0]' into 'wpacks_0_1_V_reg_2857_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:760]
INFO: [Synth 8-4471] merging register 'wpacks_0_3_V_reg_2867_reg[25:0]' into 'wpacks_0_3_V_reg_2867_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:784]
INFO: [Synth 8-4471] merging register 'wpacks_0_0_V_reg_2852_reg[25:0]' into 'wpacks_0_0_V_reg_2852_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:748]
INFO: [Synth 8-4471] merging register 'wpacks_0_2_V_reg_2862_reg[25:0]' into 'wpacks_0_2_V_reg_2862_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:772]
INFO: [Synth 8-4471] merging register 'wpacks_1_1_V_reg_2877_reg[25:0]' into 'wpacks_1_1_V_reg_2877_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:808]
INFO: [Synth 8-4471] merging register 'wpacks_1_3_V_reg_2887_reg[25:0]' into 'wpacks_1_3_V_reg_2887_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:832]
INFO: [Synth 8-4471] merging register 'wpacks_1_0_V_reg_2872_reg[25:0]' into 'wpacks_1_0_V_reg_2872_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:796]
INFO: [Synth 8-4471] merging register 'wpacks_1_2_V_reg_2882_reg[25:0]' into 'wpacks_1_2_V_reg_2882_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_1.v:820]
DSP Report: Generating DSP trunc_ln700_104_reg_2927_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U675/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: register wpacks_0_3_V_reg_2867_reg is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: register trunc_ln700_104_reg_2927_reg is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: operator ultra_net_mul_mulbml_U675/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_104_reg_2927_reg.
DSP Report: Generating DSP trunc_ln700_103_reg_2917_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U674/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: register wpacks_0_2_V_reg_2862_reg is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: register trunc_ln700_103_reg_2917_reg is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: operator ultra_net_mul_mulbml_U674/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_103_reg_2917_reg.
DSP Report: Generating DSP trunc_ln700_reg_2902_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U672/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: register wpacks_0_0_V_reg_2852_reg is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: register trunc_ln700_reg_2902_reg is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: operator ultra_net_mul_mulbml_U672/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_reg_2902_reg.
DSP Report: Generating DSP trunc_ln700_102_reg_2907_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U673/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: register wpacks_0_1_V_reg_2857_reg is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: register trunc_ln700_102_reg_2907_reg is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: operator ultra_net_mul_mulbml_U673/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_102_reg_2907_reg.
DSP Report: Generating DSP ret_V_reg_3084_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register ret_V_reg_3084_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: register ret_V_reg_3084_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: register outPartialArr0_0_V_reg_3054_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: register ret_V_reg_3084_reg is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: operator ultra_net_mul_muldMK_U680/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_reg_3084_reg.
DSP Report: Generating DSP trunc_ln700_108_reg_2967_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U675/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: register wpacks_1_3_V_reg_2887_reg is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: register trunc_ln700_108_reg_2967_reg is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: operator ultra_net_mul_mulbml_U679/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_108_reg_2967_reg.
DSP Report: Generating DSP trunc_ln700_107_reg_2957_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U674/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: register wpacks_1_2_V_reg_2882_reg is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: register trunc_ln700_107_reg_2957_reg is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: operator ultra_net_mul_mulbml_U678/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_107_reg_2957_reg.
DSP Report: Generating DSP trunc_ln700_105_reg_2942_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U672/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: register wpacks_1_0_V_reg_2872_reg is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: register trunc_ln700_105_reg_2942_reg is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: operator ultra_net_mul_mulbml_U676/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_105_reg_2942_reg.
DSP Report: Generating DSP trunc_ln700_106_reg_2947_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register ultra_net_mul_mulbml_U673/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: register wpacks_1_1_V_reg_2877_reg is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: register trunc_ln700_106_reg_2947_reg is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: operator ultra_net_mul_mulbml_U677/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP trunc_ln700_106_reg_2947_reg.
DSP Report: Generating DSP ret_V_88_reg_3096_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register ret_V_88_reg_3096_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: register ret_V_88_reg_3096_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: register outPartialArr0_1_V_reg_3079_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: register ret_V_88_reg_3096_reg is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: operator ultra_net_mul_muldMK_U682/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_88_reg_3096_reg.
DSP Report: Generating DSP ret_V_85_reg_3090_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register ret_V_85_reg_3090_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: register ret_V_85_reg_3090_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: register add_ln398_reg_3049_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: register ret_V_85_reg_3090_reg is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: operator ultra_net_mul_muldMK_U681/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_85_reg_3090_reg.
DSP Report: Generating DSP ret_V_91_reg_3102_reg, operation Mode is (post resource management): (A2*B'')'.
DSP Report: register ret_V_91_reg_3102_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: register ret_V_91_reg_3102_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: register add_ln398_4_reg_3074_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: register ret_V_91_reg_3102_reg is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: operator ultra_net_mul_muldMK_U683/ultra_net_mul_muldMK_DSP48_13_U/p is absorbed into DSP ret_V_91_reg_3102_reg.
DSP Report: Generating DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg, operation Mode is (post resource management): (C+(A:0xb0)*B)'.
DSP Report: register conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg is absorbed into DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_0_1_V_reg_2853_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_0_1_V_reg_2853_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:760]
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_0_3_V_reg_2863_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_0_3_V_reg_2863_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:784]
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_0_0_V_reg_2848_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_0_0_V_reg_2848_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:748]
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_0_2_V_reg_2858_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_0_2_V_reg_2858_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:772]
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_1_1_V_reg_2873_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_1_1_V_reg_2873_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:808]
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_1_3_V_reg_2883_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_1_3_V_reg_2883_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:832]
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_1_0_V_reg_2868_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_1_0_V_reg_2868_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:796]
INFO: [Synth 8-4471] merging register 'convDSPOpt_2_U0/wpacks_1_2_V_reg_2878_reg[25:0]' into 'convDSPOpt_2_U0/wpacks_1_2_V_reg_2878_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_2.v:820]
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_97_reg_2923_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U638/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_97_reg_2923_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_0_3_V_reg_2863_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_97_reg_2923_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_97_reg_2923_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_97_reg_2923_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U638/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_97_reg_2923_reg.
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_96_reg_2913_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U637/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_96_reg_2913_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_0_2_V_reg_2858_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_96_reg_2913_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_96_reg_2913_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_96_reg_2913_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U637/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_96_reg_2913_reg.
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_reg_2898_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U635/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_reg_2898_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_0_0_V_reg_2848_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_reg_2898_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_reg_2898_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_reg_2898_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U635/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_reg_2898_reg.
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_95_reg_2903_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U636/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_95_reg_2903_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_0_1_V_reg_2853_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_95_reg_2903_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_95_reg_2903_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_95_reg_2903_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U636/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_95_reg_2903_reg.
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_101_reg_2963_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U638/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_101_reg_2963_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_1_3_V_reg_2883_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_101_reg_2963_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_101_reg_2963_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_101_reg_2963_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U642/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_101_reg_2963_reg.
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U637/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_1_2_V_reg_2878_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U641/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg.
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_98_reg_2938_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U635/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_98_reg_2938_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_1_0_V_reg_2868_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_98_reg_2938_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_98_reg_2938_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_98_reg_2938_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U639/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_98_reg_2938_reg.
DSP Report: Generating DSP convDSPOpt_2_U0/trunc_ln700_99_reg_2943_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_2_U0/ultra_net_mul_mulbml_U636/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_99_reg_2943_reg.
DSP Report: register convDSPOpt_2_U0/wpacks_1_1_V_reg_2873_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_99_reg_2943_reg.
DSP Report: register convDSPOpt_2_U0/trunc_ln700_99_reg_2943_reg is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_99_reg_2943_reg.
DSP Report: operator convDSPOpt_2_U0/ultra_net_mul_mulbml_U640/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_2_U0/trunc_ln700_99_reg_2943_reg.
DSP Report: Generating DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg, operation Mode is (post resource management): (C+(A:0xb0)*B)'.
DSP Report: register conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg is absorbed into DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding527716_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding527716_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
INFO: [Synth 8-4471] merging register 'convDSPOpt_3_U0/wpacks_0_1_V_reg_2855_reg[25:0]' into 'convDSPOpt_3_U0/wpacks_0_1_V_reg_2855_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:760]
INFO: [Synth 8-4471] merging register 'convDSPOpt_3_U0/wpacks_0_3_V_reg_2865_reg[25:0]' into 'convDSPOpt_3_U0/wpacks_0_3_V_reg_2865_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:784]
INFO: [Synth 8-4471] merging register 'convDSPOpt_3_U0/wpacks_0_0_V_reg_2850_reg[25:0]' into 'convDSPOpt_3_U0/wpacks_0_0_V_reg_2850_reg[25:0]' [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/convDSPOpt_3.v:748]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_90_reg_2925_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U601/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_90_reg_2925_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_0_3_V_reg_2865_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_90_reg_2925_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_90_reg_2925_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_90_reg_2925_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U601/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_90_reg_2925_reg.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_89_reg_2915_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U600/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_89_reg_2915_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_0_2_V_reg_2860_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_89_reg_2915_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_89_reg_2915_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_89_reg_2915_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U600/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_89_reg_2915_reg.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_reg_2900_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U598/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_reg_2900_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_0_0_V_reg_2850_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_reg_2900_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_reg_2900_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_reg_2900_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U598/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_reg_2900_reg.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_88_reg_2905_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U599/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_88_reg_2905_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_0_1_V_reg_2855_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_88_reg_2905_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_88_reg_2905_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_88_reg_2905_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U599/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_88_reg_2905_reg.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_94_reg_2965_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U601/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_94_reg_2965_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_1_3_V_reg_2885_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_94_reg_2965_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_94_reg_2965_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_94_reg_2965_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U605/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_94_reg_2965_reg.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_93_reg_2955_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U600/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_93_reg_2955_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_1_2_V_reg_2880_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_93_reg_2955_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_93_reg_2955_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_93_reg_2955_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U604/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_93_reg_2955_reg.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_91_reg_2940_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U598/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_91_reg_2940_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_1_0_V_reg_2870_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_91_reg_2940_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_91_reg_2940_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_91_reg_2940_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U602/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_91_reg_2940_reg.
DSP Report: Generating DSP convDSPOpt_3_U0/trunc_ln700_92_reg_2945_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register convDSPOpt_3_U0/ultra_net_mul_mulbml_U599/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_92_reg_2945_reg.
DSP Report: register convDSPOpt_3_U0/wpacks_1_1_V_reg_2875_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_92_reg_2945_reg.
DSP Report: register convDSPOpt_3_U0/trunc_ln700_92_reg_2945_reg is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_92_reg_2945_reg.
DSP Report: operator convDSPOpt_3_U0/ultra_net_mul_mulbml_U603/ultra_net_mul_mulbml_DSP48_4_U/p is absorbed into DSP convDSPOpt_3_U0/trunc_ln700_92_reg_2945_reg.
DSP Report: Generating DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg, operation Mode is (post resource management): (C+(A:0xb0)*B)'.
DSP Report: register conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg is absorbed into DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding526715_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/p is absorbed into DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
DSP Report: operator conv3padding526715_U0/grp_stream_out_data_4_fu_149/ultra_net_mac_mulcyx_U585/ultra_net_mac_mulcyx_DSP48_10_U/m is absorbed into DSP conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|convDSPOpt_l0_conudo_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_convdy_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conwdI_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conxdS_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conyd2_rom | p_0_out    | 4x21          | LUT            | 
|convDSPOpt_l0_conzec_rom | p_0_out    | 4x21          | LUT            | 
|convDSPOpt_l0_conAem_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conBew_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conCeG_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conDeQ_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conEe0_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conFfa_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conGfk_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conHfu_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conIfE_rom | p_0_out    | 4x20          | LUT            | 
|convDSPOpt_l0_conJfO_rom | p_0_out    | 4x23          | LUT            | 
|convDSPOpt_l0_conKfY_rom | p_0_out    | 4x23          | LUT            | 
|convDSPOpt_l0_conLf8_rom | p_0_out    | 4x20          | LUT            | 
|convDSPOpt_l0_conMgi_rom | p_0_out    | 4x23          | LUT            | 
|convDSPOpt_l0_conNgs_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conOgC_rom | p_0_out    | 4x23          | LUT            | 
|convDSPOpt_l0_conPgM_rom | p_0_out    | 4x23          | LUT            | 
|convDSPOpt_l0_conQgW_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conRg6_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conShg_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conThq_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conUhA_rom | p_0_out    | 4x21          | LUT            | 
|convDSPOpt_l0_conVhK_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conWhU_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conXh4_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conYie_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conZio_rom | p_0_out    | 4x23          | LUT            | 
|convDSPOpt_l0_con0iy_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con1iI_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con2iS_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con3i2_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con4jc_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con5jm_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con6jw_rom | p_0_out    | 4x23          | LUT            | 
|convDSPOpt_l0_con7jG_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con8jQ_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_con9j0_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conbak_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conbbk_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conbck_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conbdk_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conbek_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_l0_conbfk_rom | p_0_out    | 4x24          | LUT            | 
|convDSPOpt_5_convbnm_rom | p_0_out    | 8x12          | LUT            | 
|convDSPOpt_5_convbnm_rom | p_0_out    | 8x12          | LUT            | 
|convDSPOpt_5_convbom_rom | p_0_out    | 8x23          | LUT            | 
|convDSPOpt_5_convbom_rom | p_0_out    | 8x23          | LUT            | 
|convDSPOpt_5_convbpm_rom | p_0_out    | 8x13          | LUT            | 
|convDSPOpt_5_convbpm_rom | p_0_out    | 8x13          | LUT            | 
|convDSPOpt_5_convbqm_rom | p_0_out    | 8x23          | LUT            | 
|convDSPOpt_5_convbqm_rom | p_0_out    | 8x23          | LUT            | 
|convDSPOpt_5_convbrm_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_5_convbrm_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_5_convbsm_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_5_convbsm_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_5_convbtn_rom | p_0_out    | 8x12          | LUT            | 
|convDSPOpt_5_convbtn_rom | p_0_out    | 8x12          | LUT            | 
|convDSPOpt_5_convbun_rom | p_0_out    | 8x23          | LUT            | 
|convDSPOpt_5_convbun_rom | p_0_out    | 8x23          | LUT            | 
|convDSPOpt_4_convbRq_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbRq_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbSr_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convbSr_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convbTr_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbTr_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbUr_rom | p_0_out    | 8x20          | LUT            | 
|convDSPOpt_4_convbUr_rom | p_0_out    | 8x20          | LUT            | 
|convDSPOpt_4_convbVr_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbVr_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbWr_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convbWr_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convbXr_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbXr_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbYs_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convbYs_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convbZs_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convbZs_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convb0s_rom | p_0_out    | 8x20          | LUT            | 
|convDSPOpt_4_convb0s_rom | p_0_out    | 8x20          | LUT            | 
|convDSPOpt_4_convb1s_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convb1s_rom | p_0_out    | 8x11          | LUT            | 
|convDSPOpt_4_convb2s_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convb2s_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convb3s_rom | p_0_out    | 8x12          | LUT            | 
|convDSPOpt_4_convb3s_rom | p_0_out    | 8x12          | LUT            | 
|convDSPOpt_4_convb4t_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convb4t_rom | p_0_out    | 8x21          | LUT            | 
|convDSPOpt_4_convb5t_rom | p_0_out    | 8x10          | LUT            | 
|convDSPOpt_4_convb5t_rom | p_0_out    | 8x10          | LUT            | 
|convDSPOpt_4_convb6t_rom | p_0_out    | 8x20          | LUT            | 
|convDSPOpt_4_convb6t_rom | p_0_out    | 8x20          | LUT            | 
|convDSPOpt_conv_3cAy_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cAy_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cBy_rom | p_0_out    | 16x19         | LUT            | 
|convDSPOpt_conv_3cBy_rom | p_0_out    | 16x19         | LUT            | 
|convDSPOpt_conv_3cCy_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cCy_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cDy_rom | p_0_out    | 16x20         | LUT            | 
|convDSPOpt_conv_3cDy_rom | p_0_out    | 16x20         | LUT            | 
|convDSPOpt_conv_3cEy_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cEy_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cFz_rom | p_0_out    | 16x20         | LUT            | 
|convDSPOpt_conv_3cFz_rom | p_0_out    | 16x20         | LUT            | 
|convDSPOpt_conv_3cGz_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cGz_rom | p_0_out    | 16x10         | LUT            | 
|convDSPOpt_conv_3cHz_rom | p_0_out    | 16x20         | LUT            | 
|convDSPOpt_conv_3cHz_rom | p_0_out    | 16x20         | LUT            | 
|convDSPOpt525_concYC_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt525_concYC_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt525_concZC_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt525_concZC_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt525_conc0C_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt525_conc0C_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt525_conc1C_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt525_conc1C_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt_3_convdcE_rom | p_0_out    | 32x10         | LUT            | 
|convDSPOpt_3_convdcE_rom | p_0_out    | 32x10         | LUT            | 
|convDSPOpt_3_convddE_rom | p_0_out    | 32x21         | LUT            | 
|convDSPOpt_3_convddE_rom | p_0_out    | 32x21         | LUT            | 
|convDSPOpt_3_convdeE_rom | p_0_out    | 32x10         | LUT            | 
|convDSPOpt_3_convdeE_rom | p_0_out    | 32x10         | LUT            | 
|convDSPOpt_3_convdfE_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt_3_convdfE_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt_2_convdpG_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt_2_convdpG_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt_2_convdqG_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt_2_convdqG_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt_2_convdrG_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt_2_convdrG_rom | p_0_out    | 32x11         | LUT            | 
|convDSPOpt_2_convdsG_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt_2_convdsG_rom | p_0_out    | 32x20         | LUT            | 
|convDSPOpt_1_convdCI_rom | p_0_out    | 32x12         | LUT            | 
|convDSPOpt_1_convdCI_rom | p_0_out    | 32x12         | LUT            | 
|convDSPOpt_1_convdDI_rom | p_0_out    | 32x21         | LUT            | 
|convDSPOpt_1_convdDI_rom | p_0_out    | 32x21         | LUT            | 
|convDSPOpt_1_convdEI_rom | p_0_out    | 32x12         | LUT            | 
|convDSPOpt_1_convdEI_rom | p_0_out    | 32x12         | LUT            | 
|convDSPOpt_1_convdFJ_rom | p_0_out    | 32x22         | LUT            | 
|convDSPOpt_1_convdFJ_rom | p_0_out    | 32x22         | LUT            | 
|conv1x1DSP2_conv_dRK_rom | p_0_out    | 32x10         | LUT            | 
|conv1x1DSP2_conv_dRK_rom | p_0_out    | 32x10         | LUT            | 
|conv1x1DSP2_conv_dSL_rom | p_0_out    | 32x10         | LUT            | 
|conv1x1DSP2_conv_dSL_rom | p_0_out    | 32x10         | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x23          | LUT            | 
|ultra_net                | p_0_out    | 4x24          | LUT            | 
|ultra_net                | p_0_out    | 4x23          | LUT            | 
|ultra_net                | p_0_out    | 4x20          | LUT            | 
|ultra_net                | p_0_out    | 4x20          | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                   | RTL Object                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_0_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_1_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_2_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_3_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding711_U0/row_buffer_0_V_U/conv3padding711_rbll_ram_U/ram_reg                           | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst                                                                                          | conv3padding712_U0/row_buffer_0_V_U/conv3padding712_rbOq_ram_U/ram_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst                                                                                          | conv3padding712_U0/row_buffer_1_V_U/conv3padding712_rbOq_ram_U/ram_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst                                                                                          | conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg                           | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|conv_3_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|max_pool2x2_3_U0                                                                              | row_store_V_U/max_pool2x2_3_rowbjl_ram_U/ram_reg                                                 | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|max_pool2x2_U0                                                                                | row_store_V_U/max_pool2x2_row_sbMq_ram_U/ram_reg                                                 | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|max_pool2x2_2_U0                                                                              | row_store_V_U/max_pool2x2_2_rowcWB_ram_U/ram_reg                                                 | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_4_U0                                                                     | conv3padding714_U0/row_buffer_0_V_U/conv3padding714_rcXB_ram_U/ram_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|conv_8_out_V_V_U                                                                              | mem_reg                                                                                          | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|conv1x1_DSPopt_U0                                                                             | conv1x1convert718_U0/row_buffer_0_V_U/conv1x1convert718dOK_ram_U/ram_reg                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv1x1_DSPopt_U0                                                                             | conv1x1convert718_U0/row_buffer_1_V_U/conv1x1convert718dOK_ram_U/ram_reg                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|pool_3_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|in_stream0_V_V_U                                                                              | mem_reg                                                                                          | 1 K x 192(READ_FIRST)  | W |   | 1 K x 192(WRITE_FIRST) |   | R | Port A and B     | 1      | 5      | 1,1,1,1,1,1     | 
|pool_1_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|conv_1_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|conv_0_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|pool_0_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_0_0_U/Resize_opr_lineardEe_ram_U/ram_reg                                           | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_0_1_U/Resize_opr_lineardEe_ram_U/ram_reg                                           | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_0_2_U/Resize_opr_lineardEe_ram_U/ram_reg                                           | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_1_0_U/Resize_opr_linearg8j_ram_U/ram_reg                                           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_1_1_U/Resize_opr_linearg8j_ram_U/ram_reg                                           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_1_2_U/Resize_opr_linearg8j_ram_U/ram_reg                                           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_s_U  | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_1_U  | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_2_U  | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_U   | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_1_U | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_2_U | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv_4_out_V_V_U/mem_reg                                                                         | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv_6_out_V_V_U/mem_reg                                                                         | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv_7_out_V_V_U/mem_reg                                                                         | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_5_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|pool_2_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|conv_2_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|in_stream_extract_V_s_U                                                                       | mem_reg                                                                                          | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|conv3x3_bn_act_DSPop_5_U0                                                                     | conv3padding527716_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_5_U0                                                                     | conv3padding527716_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_6_U0                                                                     | conv3padding526715_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_6_U0                                                                     | conv3padding526715_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|max_pool2x2_1_U0                                                                              | row_store_V_U/max_pool2x2_1_rowcxx_ram_U/ram_reg                                                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|ultra_net                    | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 25     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 26     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 30     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 32     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 31     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 30     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 30     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|streamBnRelu_l0              | (C+A*B)'                 | 26     | 16     | 28     | -      | 40     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_2                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ultra_net                    | (C'+(A:0x51)*B)'         | 3      | 8      | 9      | -      | 9      | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|ultra_net                    | (C+(A:0xa4)*B)'          | 3      | 9      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|ultra_net                    | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net                    | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net                    | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net                    | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net                    | (A*B'')'                 | 18     | 11     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net                    | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net                    | (C+(A:0xa8)*B)'          | 3      | 9      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|ultra_net_mul_27njbC_MulnS_2 | A*(B:0x38e4)             | 26     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_27njbC_MulnS_2 | (PCIN>>17)+A*(B:0x1c7)   | 26     | 10     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear            | (A*B'')'                 | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B2)'                  | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B2)'                  | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B'')'                 | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B'')'                 | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B2)'                  | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B2)'                  | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B'')'                 | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B'')'                 | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B2)'                  | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B2)'                  | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear            | (A*B'')'                 | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | A*B                      | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_net_mul_20skbM_MulnS_3 | (PCIN>>17)+A*B           | 20     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|simd_mac9_DSP2               | (C' or 0)+A2*B''         | 27     | 9      | 8      | -      | 36     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 13     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 14     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 13     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 13     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 14     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_5__GC0            | (A2*B'')'                | 16     | 13     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_qurelu_fixed_1            | (A*B)'                   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC                     | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|simd_MAC_1                   | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convDSPOpt__GB0              | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt__GB0              | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ExtractPixels                | A*(B:0x15180)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ExtractPixels                | (PCIN>>17)+(A:0x15180)*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|StreamingDataWidthCo         | A2*(B:0x15180)           | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|StreamingDataWidthCo         | (PCIN>>17)+(A:0x15180)*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|StreamingDataWidthCo_1       | (A:0x38400)*B2           | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|StreamingDataWidthCo_1       | (PCIN>>17)+(A:0x38400)*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt525                | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv3x3_bn_act_DSPop_4       | (C+(A:0xb0)*B)'          | 3      | 9      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_mac_DSP2                | (D'+A'')*B''             | 22     | 5      | -      | 8      | 28     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|simd_mac_DSP2                | (D'+A'')*B''             | 22     | 5      | -      | 8      | 28     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|simd_mac_DSP2                | ((D'+A2)*B'')'           | 8      | 5      | -      | 22     | 28     | 1    | 2    | -    | 1    | 1     | 1    | 0    | 
|conv1x1_DSPopt               | PCIN+(D'+A'')*B''        | 22     | 5      | -      | 8      | 27     | 2    | 2    | -    | 1    | 0     | 0    | 0    | 
|simd_mac_DSP2                | (D'+A'')*B''             | 22     | 5      | -      | 8      | 28     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|simd_mac_DSP2                | (D'+A'')*B''             | 22     | 5      | -      | 8      | 28     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | (A2*B'')'                | 18     | 13     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | (A2*B'')'                | 18     | 13     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | (A2*B'')'                | 18     | 13     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_1                 | (A2*B'')'                | 18     | 13     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|do_compute2__GCB2            | (C+(A:0xb0)*B)'          | 3      | 9      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_2                 | (A2*B'')'                | 18     | 12     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv3x3_bn_act_DSPop_5       | (C+(A:0xb0)*B)'          | 3      | 9      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | A2*B2                    | 26     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|convDSPOpt_3                 | (A2*B'')'                | 18     | 11     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv3x3_bn_act_DSPop_6       | (C+(A:0xb0)*B)'          | 3      | 9      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |convDSPOpt_l0__GB0          |           1|      7689|
|2     |convDSPOpt_l0__GB1          |           1|      5847|
|3     |convDSPOpt_l0__GB2          |           1|      4203|
|4     |conv3x3_l0_bn_act_DS__GC0   |           1|      5191|
|5     |simd_MAC_2                  |           4|      3731|
|6     |convDSPOpt_5__GC0           |           1|     15263|
|7     |conv3x3_bn_act_DSPop__GC0   |           1|      1777|
|8     |convDSPOpt_4__GB0           |           1|     11099|
|9     |convDSPOpt_4__GB1           |           1|      9271|
|10    |convDSPOpt_4__GB2           |           1|     13477|
|11    |conv3x3_bn_act_DSPop_1__GC0 |           1|      1482|
|12    |convDSPOpt__GB0             |           1|     12863|
|13    |convDSPOpt__GB1             |           1|     11624|
|14    |conv3x3_bn_act_DSPop_2__GC0 |           1|      1439|
|15    |do_compute2__GCB0           |           1|     26591|
|16    |do_compute2__GCB1           |           1|      8929|
|17    |do_compute2__GCB2           |           1|      6912|
|18    |do_compute2__GCB3           |           1|     24206|
|19    |ultra_net__GC0              |           1|       845|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:02:25 . Memory (MB): peak = 3391.551 ; gain = 1042.578 ; free physical = 10551 ; free virtual = 19618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/grp_do_compute2_fu_390i_2_17/\grp_do_compute2_fu_390/in_stream_extract_V_s_U /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/grp_do_compute2_fu_390i_2_17/\grp_do_compute2_fu_390/in_stream_extract_V_s_U /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/grp_do_compute2_fu_390i_2_17/\grp_do_compute2_fu_390/in_stream_extract_V_s_U /mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:47 . Memory (MB): peak = 3589.590 ; gain = 1240.617 ; free physical = 10364 ; free virtual = 19424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                   | RTL Object                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_0_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_1_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_2_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding_l0710_U0/row_buffer_3_V_U/conv3padding_l071pcA_ram_U/ram_reg                        | 512 x 24(READ_FIRST)   | W |   | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                                          | conv3padding711_U0/row_buffer_0_V_U/conv3padding711_rbll_ram_U/ram_reg                           | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst                                                                                          | conv3padding712_U0/row_buffer_0_V_U/conv3padding712_rbOq_ram_U/ram_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst                                                                                          | conv3padding712_U0/row_buffer_1_V_U/conv3padding712_rbOq_ram_U/ram_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst                                                                                          | conv3padding713_U0/row_buffer_0_V_U/conv3padding713_rczy_ram_U/ram_reg                           | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|conv_3_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|max_pool2x2_3_U0                                                                              | row_store_V_U/max_pool2x2_3_rowbjl_ram_U/ram_reg                                                 | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|max_pool2x2_U0                                                                                | row_store_V_U/max_pool2x2_row_sbMq_ram_U/ram_reg                                                 | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|max_pool2x2_2_U0                                                                              | row_store_V_U/max_pool2x2_2_rowcWB_ram_U/ram_reg                                                 | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_4_U0                                                                     | conv3padding714_U0/row_buffer_0_V_U/conv3padding714_rcXB_ram_U/ram_reg                           | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|conv_8_out_V_V_U                                                                              | mem_reg                                                                                          | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|conv1x1_DSPopt_U0                                                                             | conv1x1convert718_U0/row_buffer_0_V_U/conv1x1convert718dOK_ram_U/ram_reg                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv1x1_DSPopt_U0                                                                             | conv1x1convert718_U0/row_buffer_1_V_U/conv1x1convert718dOK_ram_U/ram_reg                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|pool_3_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|in_stream0_V_V_U                                                                              | mem_reg                                                                                          | 1 K x 192(READ_FIRST)  | W |   | 1 K x 192(WRITE_FIRST) |   | R | Port A and B     | 1      | 5      | 1,1,1,1,1,1     | 
|pool_1_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|conv_1_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|conv_0_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|pool_0_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_0_0_U/Resize_opr_lineardEe_ram_U/ram_reg                                           | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_0_1_U/Resize_opr_lineardEe_ram_U/ram_reg                                           | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_0_2_U/Resize_opr_lineardEe_ram_U/ram_reg                                           | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_1_0_U/Resize_opr_linearg8j_ram_U/ram_reg                                           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_1_1_U/Resize_opr_linearg8j_ram_U/ram_reg                                           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /Resize_opr_linear_U0     | k_buf_val_val_1_2_U/Resize_opr_linearg8j_ram_U/ram_reg                                           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_s_U  | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_1_U  | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /raw_img_data_stream_2_U  | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_U   | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_1_U | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/grp_do_compute2_fu_390i_2_15/\resize_batch_U0/grp_resize_fu_55 /resize_img_data_stre_2_U | mem_reg                                                                                          | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv_4_out_V_V_U/mem_reg                                                                         | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv_6_out_V_V_U/mem_reg                                                                         | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|do_compute2__GCB2                                                                             | conv_7_out_V_V_U/mem_reg                                                                         | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_5_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|pool_2_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|conv_2_out_V_V_U                                                                              | mem_reg                                                                                          | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/grp_do_compute2_fu_390i_2_17/\grp_do_compute2_fu_390/in_stream_extract_V_s_U             | mem_reg                                                                                          | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|conv3x3_bn_act_DSPop_5_U0                                                                     | conv3padding527716_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_5_U0                                                                     | conv3padding527716_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_6_U0                                                                     | conv3padding526715_U0/row_buffer_0_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|conv3x3_bn_act_DSPop_6_U0                                                                     | conv3padding526715_U0/row_buffer_1_V_U/conv3padding52671daE_ram_U/ram_reg                        | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|max_pool2x2_1_U0                                                                              | row_store_V_U/max_pool2x2_1_rowcxx_ram_U/ram_reg                                                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |convDSPOpt_l0__GB0          |           1|      6694|
|2     |convDSPOpt_l0__GB1          |           1|      5242|
|3     |convDSPOpt_l0__GB2          |           1|      4329|
|4     |conv3x3_l0_bn_act_DS__GC0   |           1|      5241|
|5     |simd_MAC_2                  |           1|      3187|
|6     |convDSPOpt_5__GC0           |           1|     14716|
|7     |conv3x3_bn_act_DSPop__GC0   |           1|      1782|
|8     |convDSPOpt_4__GB0           |           1|     11309|
|9     |convDSPOpt_4__GB1           |           1|      9397|
|10    |convDSPOpt_4__GB2           |           1|     12512|
|11    |conv3x3_bn_act_DSPop_1__GC0 |           1|      1487|
|12    |convDSPOpt__GB0             |           1|     11654|
|13    |convDSPOpt__GB1             |           1|     11112|
|14    |conv3x3_bn_act_DSPop_2__GC0 |           1|      1444|
|15    |do_compute2__GCB0           |           1|     26630|
|16    |do_compute2__GCB1           |           1|      8817|
|17    |do_compute2__GCB2           |           1|      6977|
|18    |do_compute2__GCB3           |           1|     23886|
|19    |ultra_net__GC0              |           1|       778|
|20    |simd_MAC_2__1               |           3|      3187|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ipshared/ea3a/hdl/verilog/ultra_net_mul_multde.v:9]
INFO: [Common 17-14] Message 'Synth 8-5842' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance inst/conv3x3_l0_bn_act_DS_U0i_2_4/conv3padding_l0710_U0/row_buffer_0_V_U/conv3padding_l071pcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv3x3_l0_bn_act_DS_U0i_2_4/conv3padding_l0710_U0/row_buffer_1_V_U/conv3padding_l071pcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv3x3_l0_bn_act_DS_U0i_2_4/conv3padding_l0710_U0/row_buffer_2_V_U/conv3padding_l071pcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv3x3_l0_bn_act_DS_U0i_2_4/conv3padding_l0710_U0/row_buffer_3_V_U/conv3padding_l071pcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/conv_7_w_new_V_0_2_U/convDSPOpt_1_convdGJ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/conv_7_w_new_V_0_1_U/convDSPOpt_1_convdHJ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/conv_7_w_new_V_0_0_U/convDSPOpt_1_convdIJ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/conv_7_w_new_V_1_2_U/convDSPOpt_1_convdJJ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/conv_7_w_new_V_1_1_U/convDSPOpt_1_convdKJ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/conv_7_w_new_V_1_0_U/convDSPOpt_1_convdLJ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv_4_out_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv_6_out_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_do_compute2_fu_390i_2_16/conv_7_out_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_2_U/convDSPOpt_5_convbvn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_2_U/convDSPOpt_5_convbvn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_2_U/convDSPOpt_5_convbvn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_2_U/convDSPOpt_5_convbvn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_1_U/convDSPOpt_5_convbwn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_1_U/convDSPOpt_5_convbwn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_1_U/convDSPOpt_5_convbwn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_1_U/convDSPOpt_5_convbwn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_0_U/convDSPOpt_5_convbxn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_0_U/convDSPOpt_5_convbxn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_0_U/convDSPOpt_5_convbxn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_0_U/convDSPOpt_5_convbxn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_2_U/convDSPOpt_5_convbyn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_2_U/convDSPOpt_5_convbyn_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_2_U/convDSPOpt_5_convbyn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_2_U/convDSPOpt_5_convbyn_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_1_U/convDSPOpt_5_convbzo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_1_U/convDSPOpt_5_convbzo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_1_U/convDSPOpt_5_convbzo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_1_U/convDSPOpt_5_convbzo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_0_U/convDSPOpt_5_convbAo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_0_U/convDSPOpt_5_convbAo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_0_U/convDSPOpt_5_convbAo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_0_U/convDSPOpt_5_convbAo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_2_U/convDSPOpt_5_convbBo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_2_U/convDSPOpt_5_convbBo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_2_U/convDSPOpt_5_convbBo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_2_U/convDSPOpt_5_convbBo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_1_U/convDSPOpt_5_convbCo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_1_U/convDSPOpt_5_convbCo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_1_U/convDSPOpt_5_convbCo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_1_U/convDSPOpt_5_convbCo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_0_U/convDSPOpt_5_convbDo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_0_U/convDSPOpt_5_convbDo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_0_U/convDSPOpt_5_convbDo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_0_U/convDSPOpt_5_convbDo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_2_U/convDSPOpt_5_convbEo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_2_U/convDSPOpt_5_convbEo_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_2_U/convDSPOpt_5_convbEo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_2_U/convDSPOpt_5_convbEo_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_1_U/convDSPOpt_5_convbFp_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_1_U/convDSPOpt_5_convbFp_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_1_U/convDSPOpt_5_convbFp_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_1_U/convDSPOpt_5_convbFp_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_0_U/convDSPOpt_5_convbGp_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_0_U/convDSPOpt_5_convbGp_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_0_U/convDSPOpt_5_convbGp_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_5_U0i_5/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_0_U/convDSPOpt_5_convbGp_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_2_U/convDSPOpt_4_convcgu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_2_U/convDSPOpt_4_convcgu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_1_U/convDSPOpt_4_convchv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_1_U/convDSPOpt_4_convchv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_0_U/convDSPOpt_4_convciv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_0_U/convDSPOpt_4_convciv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_2_U/convDSPOpt_4_convcjv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_2_U/convDSPOpt_4_convcjv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_1_U/convDSPOpt_4_convckv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_1_U/convDSPOpt_4_convckv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_0_U/convDSPOpt_4_convclv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_0_U/convDSPOpt_4_convclv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_2_U/convDSPOpt_4_convcmv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_2_U/convDSPOpt_4_convcmv_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_1_U/convDSPOpt_4_convcnw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_1_U/convDSPOpt_4_convcnw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_0_U/convDSPOpt_4_convcow_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_7/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_0_U/convDSPOpt_4_convcow_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_0_U/convDSPOpt_4_convcux_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_0_U/convDSPOpt_4_convcux_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_1_U/convDSPOpt_4_convctx_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_1_U/convDSPOpt_4_convctx_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_2_U/convDSPOpt_4_convcsw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_2_U/convDSPOpt_4_convcsw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_0_U/convDSPOpt_4_convcrw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_0_U/convDSPOpt_4_convcrw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_1_U/convDSPOpt_4_convcqw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_1_U/convDSPOpt_4_convcqw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_2_U/convDSPOpt_4_convcpw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_8/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_2_U/convDSPOpt_4_convcpw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_0_U/convDSPOpt_4_convcfu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_0_U/convDSPOpt_4_convcfu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_1_U/convDSPOpt_4_convceu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_1_U/convDSPOpt_4_convceu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_2_U/convDSPOpt_4_convcdu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_2_U/convDSPOpt_4_convcdu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_1_0_U/convDSPOpt_4_convccu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_1_0_U/convDSPOpt_4_convccu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/convDSPOpt_4_U0i_9/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_1_1_U/convDSPOpt_4_convcbu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:03:40 . Memory (MB): peak = 3609.523 ; gain = 1260.551 ; free physical = 7512 ; free virtual = 16545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |convDSPOpt_l0__GB0          |           1|      3266|
|2     |convDSPOpt_l0__GB1          |           1|      3136|
|3     |convDSPOpt_l0__GB2          |           1|      2184|
|4     |conv3x3_l0_bn_act_DS__GC0   |           1|      4020|
|5     |simd_MAC_2                  |           1|      2110|
|6     |convDSPOpt_5__GC0           |           1|      8144|
|7     |conv3x3_bn_act_DSPop__GC0   |           1|      1179|
|8     |convDSPOpt_4__GB0           |           1|      6286|
|9     |convDSPOpt_4__GB1           |           1|      4618|
|10    |convDSPOpt_4__GB2           |           1|      6879|
|11    |conv3x3_bn_act_DSPop_1__GC0 |           1|       902|
|12    |convDSPOpt__GB0             |           1|      6470|
|13    |convDSPOpt__GB1             |           1|      4942|
|14    |conv3x3_bn_act_DSPop_2__GC0 |           1|       938|
|15    |do_compute2__GCB0           |           1|     14533|
|16    |do_compute2__GCB1           |           1|      3767|
|17    |do_compute2__GCB2           |           1|      4882|
|18    |do_compute2__GCB3           |           1|     12776|
|19    |ultra_net__GC0              |           1|       620|
|20    |simd_MAC_2__1               |           1|      2110|
|21    |simd_MAC_2__2               |           1|      2110|
|22    |simd_MAC_2__3               |           1|      2110|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:04:04 . Memory (MB): peak = 3747.227 ; gain = 1398.254 ; free physical = 7289 ; free virtual = 16451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:04:04 . Memory (MB): peak = 3747.227 ; gain = 1398.254 ; free physical = 7288 ; free virtual = 16450
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:04:21 . Memory (MB): peak = 3747.227 ; gain = 1398.254 ; free physical = 7176 ; free virtual = 16358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:04:22 . Memory (MB): peak = 3747.227 ; gain = 1398.254 ; free physical = 7175 ; free virtual = 16357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:04:23 . Memory (MB): peak = 3747.227 ; gain = 1398.254 ; free physical = 7227 ; free virtual = 16350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:04:23 . Memory (MB): peak = 3747.227 ; gain = 1398.254 ; free physical = 7200 ; free virtual = 16349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ultra_net   | grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/convDSPOpt_l0_U0/icmp_ln176_reg_3441_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/convDSPOpt_l0_U0/icmp_ln209_reg_3690_pp0_iter5_reg_reg[0]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/convDSPOpt_l0_U0/icmp_ln219_reg_3710_pp0_iter5_reg_reg[0]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/o_out_reg_3688_pp0_iter7_reg_reg[0]               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_34_reg_3762_pp0_iter8_reg_reg[22]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_34_reg_3762_pp0_iter8_reg_reg[21]    | 6      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_35_reg_3767_pp0_iter8_reg_reg[22]    | 6      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_38_reg_3782_pp0_iter8_reg_reg[22]    | 6      | 23    | NO           | NO                 | YES               | 23     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_36_reg_3772_pp0_iter5_reg_reg[12]    | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_41_reg_3797_pp0_iter8_reg_reg[20]    | 6      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_44_reg_3812_pp0_iter8_reg_reg[22]    | 6      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_37_reg_3777_pp0_iter8_reg_reg[20]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_37_reg_3777_pp0_iter8_reg_reg[19]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_40_reg_3792_pp0_iter8_reg_reg[20]    | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_43_reg_3807_pp0_iter8_reg_reg[21]    | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/icmp_ln392_reg_3490_pp0_iter5_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln399_reg_3678_pp0_iter6_reg_reg[1]        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_42_reg_3802_pp0_iter5_reg_reg[2]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_43_reg_3807_pp0_iter7_reg_reg[17]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/ret_V_reg_4537_reg[-1111111100]__0                | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/ret_V_33_reg_4559_reg[-1111111101]__0             | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/ret_V_39_reg_4569_reg[-1111111101]__0             | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_37_reg_3777_pp0_iter7_reg_reg[22]    | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_34_reg_3762_pp0_iter7_reg_reg[20]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/select_ln393_40_reg_3792_pp0_iter7_reg_reg[0]     | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_76_reg_4464_pp0_iter6_reg_reg[18]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_76_reg_4464_pp0_iter6_reg_reg[12]  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_74_reg_4454_pp0_iter6_reg_reg[19]  | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_74_reg_4454_pp0_iter6_reg_reg[12]  | 4      | 7     | NO           | NO                 | NO                | 7      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/o_out_reg_4287_pp0_iter7_reg_reg[0]             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/icmp_ln392_reg_4012_pp0_iter5_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln399_reg_4100_pp0_iter5_reg_reg[3]      | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_72_reg_4443_pp0_iter6_reg_reg[20]  | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_72_reg_4443_pp0_iter6_reg_reg[12]  | 4      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_79_reg_4481_pp0_iter6_reg_reg[18]  | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_79_reg_4481_pp0_iter6_reg_reg[9]   | 4      | 6     | NO           | NO                 | NO                | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_80_reg_4487_pp0_iter6_reg_reg[19]  | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_80_reg_4487_pp0_iter6_reg_reg[10]  | 4      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_78_reg_4475_pp0_iter6_reg_reg[11]  | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_70_reg_4432_pp0_iter6_reg_reg[20]  | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_70_reg_4432_pp0_iter6_reg_reg[10]  | 4      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_68_reg_4422_pp0_iter6_reg_reg[19]  | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_68_reg_4422_pp0_iter6_reg_reg[12]  | 4      | 10    | NO           | NO                 | NO                | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_66_reg_4411_pp0_iter6_reg_reg[19]  | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_66_reg_4411_pp0_iter6_reg_reg[8]   | 4      | 7     | NO           | NO                 | NO                | 7      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/select_ln393_67_reg_4417_pp0_iter6_reg_reg[10]  | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_158_reg_3382_pp0_iter7_reg_reg[19]   | 5      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_157_reg_3377_pp0_iter7_reg_reg[19]   | 5      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/ret_V_109_reg_3770_reg[-1111111102]__0            | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_151_reg_3347_pp0_iter7_reg_reg[18]   | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_152_reg_3352_pp0_iter7_reg_reg[18]   | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_155_reg_3367_pp0_iter7_reg_reg[19]   | 5      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_161_reg_3397_pp0_iter7_reg_reg[19]   | 5      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_154_reg_3362_pp0_iter7_reg_reg[19]   | 5      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/o_out_reg_3278_pp0_iter6_reg_reg[0]               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln393_160_reg_3392_pp0_iter7_reg_reg[19]   | 5      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/icmp_ln392_reg_3071_pp0_iter5_reg_reg[0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/select_ln399_reg_3151_pp0_iter5_reg_reg[4]        | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/ret_V_reg_3746_reg[-1111111102]__0                | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/ret_V_103_reg_3758_reg[-1111111102]__0            | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/ret_V_115_reg_3782_reg[-1111111103]__0            | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/o_out_reg_2744_pp0_iter5_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/select_ln393_11_reg_2783_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/select_ln393_12_reg_2788_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/select_ln393_15_reg_2803_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/select_ln393_14_reg_2798_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/select_ln399_reg_2667_pp0_iter4_reg_reg[5]     | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/ret_V_reg_3080_reg[-1111111101]__0             | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/ret_V_12_reg_3092_reg[-1111111101]__0          | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/icmp_ln213_reg_776_pp0_iter6_reg_reg[0]                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/select_ln215_4_reg_833_pp0_iter6_reg_reg[4]              | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/select_ln215_6_reg_885_pp0_iter7_reg_reg[12]             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/select_ln215_7_reg_890_pp0_iter7_reg_reg[9]              | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/o_out_reg_2748_pp0_iter5_reg_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/select_ln393_128_reg_2787_pp0_iter6_reg_reg[20] | 4      | 21    | NO           | NO                 | YES               | 21     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/select_ln393_129_reg_2792_pp0_iter6_reg_reg[20] | 4      | 21    | NO           | NO                 | YES               | 21     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/select_ln393_132_reg_2807_pp0_iter6_reg_reg[21] | 4      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/select_ln393_131_reg_2802_pp0_iter6_reg_reg[21] | 4      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/select_ln399_reg_2671_pp0_iter4_reg_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/o_out_reg_2744_pp0_iter5_reg_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/select_ln393_111_reg_2783_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/select_ln393_112_reg_2788_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/select_ln393_115_reg_2803_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/select_ln393_114_reg_2798_pp0_iter6_reg_reg[19] | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/select_ln399_reg_2667_pp0_iter4_reg_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/ret_V_reg_3080_reg[-1111111101]__0              | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/ret_V_73_reg_3092_reg[-1111111101]__0           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/o_out_reg_2746_pp0_iter5_reg_reg[0]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/select_ln393_94_reg_2785_pp0_iter6_reg_reg[20]  | 4      | 21    | NO           | NO                 | YES               | 21     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/select_ln393_95_reg_2790_pp0_iter6_reg_reg[20]  | 4      | 21    | NO           | NO                 | YES               | 21     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/select_ln393_98_reg_2805_pp0_iter6_reg_reg[19]  | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/select_ln393_97_reg_2800_pp0_iter6_reg_reg[19]  | 4      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/select_ln399_reg_2669_pp0_iter4_reg_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/ret_V_reg_3082_reg[-1111111102]__0              | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|ultra_net   | grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/convDSPOpt_3_U0/ret_V_58_reg_3094_reg[-1111111102]__0           | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |  5329|
|2     |DSP_ALU           |   328|
|3     |DSP_A_B_DATA      |    93|
|4     |DSP_A_B_DATA_1    |    15|
|5     |DSP_A_B_DATA_2    |    41|
|6     |DSP_A_B_DATA_3    |     5|
|7     |DSP_A_B_DATA_4    |   164|
|8     |DSP_A_B_DATA_5    |     9|
|9     |DSP_A_B_DATA_6    |     1|
|10    |DSP_C_DATA        |   264|
|11    |DSP_C_DATA_1      |    64|
|12    |DSP_MULTIPLIER    |   326|
|13    |DSP_MULTIPLIER_1  |     2|
|14    |DSP_M_DATA        |   328|
|15    |DSP_OUTPUT        |   313|
|16    |DSP_OUTPUT_1      |    15|
|17    |DSP_PREADD        |   328|
|18    |DSP_PREADD_DATA   |   326|
|19    |DSP_PREADD_DATA_1 |     1|
|20    |DSP_PREADD_DATA_2 |     1|
|21    |LUT1              |  2038|
|22    |LUT2              | 24006|
|23    |LUT3              |  7937|
|24    |LUT4              |  6833|
|25    |LUT5              |  5135|
|26    |LUT6              |  9619|
|27    |RAMB18E2          |     9|
|28    |RAMB18E2_1        |     1|
|29    |RAMB18E2_10       |     1|
|30    |RAMB18E2_11       |     1|
|31    |RAMB18E2_12       |     1|
|32    |RAMB18E2_13       |     1|
|33    |RAMB18E2_14       |     1|
|34    |RAMB18E2_15       |     1|
|35    |RAMB18E2_16       |     1|
|36    |RAMB18E2_17       |     1|
|37    |RAMB18E2_18       |     1|
|38    |RAMB18E2_19       |     1|
|39    |RAMB18E2_2        |     1|
|40    |RAMB18E2_20       |     1|
|41    |RAMB18E2_21       |     1|
|42    |RAMB18E2_22       |     1|
|43    |RAMB18E2_23       |     1|
|44    |RAMB18E2_24       |     1|
|45    |RAMB18E2_25       |     1|
|46    |RAMB18E2_26       |     1|
|47    |RAMB18E2_27       |     1|
|48    |RAMB18E2_28       |     1|
|49    |RAMB18E2_29       |     1|
|50    |RAMB18E2_3        |     1|
|51    |RAMB18E2_30       |     1|
|52    |RAMB18E2_31       |     1|
|53    |RAMB18E2_32       |     1|
|54    |RAMB18E2_33       |     1|
|55    |RAMB18E2_34       |     1|
|56    |RAMB18E2_35       |     1|
|57    |RAMB18E2_36       |     1|
|58    |RAMB18E2_37       |     1|
|59    |RAMB18E2_38       |     1|
|60    |RAMB18E2_39       |     1|
|61    |RAMB18E2_4        |     1|
|62    |RAMB18E2_40       |     1|
|63    |RAMB18E2_41       |     1|
|64    |RAMB18E2_42       |     1|
|65    |RAMB18E2_43       |     1|
|66    |RAMB18E2_44       |     1|
|67    |RAMB18E2_45       |     1|
|68    |RAMB18E2_46       |     1|
|69    |RAMB18E2_47       |     1|
|70    |RAMB18E2_48       |     1|
|71    |RAMB18E2_49       |     1|
|72    |RAMB18E2_5        |     1|
|73    |RAMB18E2_50       |     1|
|74    |RAMB18E2_51       |     1|
|75    |RAMB18E2_52       |     1|
|76    |RAMB18E2_53       |     1|
|77    |RAMB18E2_54       |     1|
|78    |RAMB18E2_55       |     1|
|79    |RAMB18E2_56       |     1|
|80    |RAMB18E2_57       |     1|
|81    |RAMB18E2_58       |     1|
|82    |RAMB18E2_59       |     1|
|83    |RAMB18E2_6        |     1|
|84    |RAMB18E2_60       |     1|
|85    |RAMB18E2_61       |    16|
|86    |RAMB18E2_64       |     3|
|87    |RAMB18E2_65       |     6|
|88    |RAMB18E2_66       |     2|
|89    |RAMB18E2_67       |     1|
|90    |RAMB18E2_68       |     1|
|91    |RAMB18E2_7        |     1|
|92    |RAMB18E2_8        |     1|
|93    |RAMB18E2_9        |     1|
|94    |RAMB36E2          |     8|
|95    |RAMB36E2_1        |     5|
|96    |RAMB36E2_10       |     1|
|97    |RAMB36E2_11       |     1|
|98    |RAMB36E2_12       |     1|
|99    |RAMB36E2_13       |     1|
|100   |RAMB36E2_14       |     1|
|101   |RAMB36E2_15       |     1|
|102   |RAMB36E2_16       |     1|
|103   |RAMB36E2_17       |     1|
|104   |RAMB36E2_18       |     1|
|105   |RAMB36E2_19       |     1|
|106   |RAMB36E2_2        |     1|
|107   |RAMB36E2_20       |     1|
|108   |RAMB36E2_21       |     1|
|109   |RAMB36E2_22       |     1|
|110   |RAMB36E2_23       |     1|
|111   |RAMB36E2_24       |     1|
|112   |RAMB36E2_25       |     1|
|113   |RAMB36E2_26       |     2|
|114   |RAMB36E2_27       |     2|
|115   |RAMB36E2_28       |     3|
|116   |RAMB36E2_29       |     2|
|117   |RAMB36E2_3        |     1|
|118   |RAMB36E2_4        |     1|
|119   |RAMB36E2_5        |     1|
|120   |RAMB36E2_6        |     1|
|121   |RAMB36E2_7        |     1|
|122   |RAMB36E2_8        |     1|
|123   |RAMB36E2_9        |     1|
|124   |SRL16E            |  1038|
|125   |FDRE              | 28900|
|126   |FDSE              |   614|
+------+------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                         |Module                                                                                                                                                         |Cells |
+------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                              |                                                                                                                                                               | 94217|
|2     |  inst                                           |ultra_net                                                                                                                                                      | 94217|
|3     |    grp_do_compute2_fu_390                       |do_compute2                                                                                                                                                    | 89201|
|4     |      AddLast_3600u_U0                           |AddLast_3600u_s                                                                                                                                                |   257|
|5     |        ultra_net_mul_32sdXL_U751                |ultra_net_mul_32sdXL                                                                                                                                           |    76|
|6     |          ultra_net_mul_32sdXL_MulnS_7_U         |ultra_net_mul_32sdXL_MulnS_7                                                                                                                                   |    76|
|7     |      ExtractPixels_U0                           |ExtractPixels                                                                                                                                                  |   209|
|8     |        ultra_net_mul_32sbkb_U1                  |ultra_net_mul_32sbkb_547                                                                                                                                       |    34|
|9     |          ultra_net_mul_32sbkb_MulnS_0_U         |ultra_net_mul_32sbkb_MulnS_0_548                                                                                                                               |    34|
|10    |            tmp_product                          |\grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product_funnel                                             |     8|
|11    |            p_reg                                |\grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg_funnel                                                   |     8|
|12    |      StreamingDataWidthCo_1_U0                  |StreamingDataWidthCo_1                                                                                                                                         |   775|
|13    |        ultra_net_mul_32scud_U14                 |ultra_net_mul_32scud                                                                                                                                           |    69|
|14    |          ultra_net_mul_32scud_MulnS_1_U         |ultra_net_mul_32scud_MulnS_1                                                                                                                                   |    69|
|15    |      StreamingDataWidthCo_U0                    |StreamingDataWidthCo                                                                                                                                           |   326|
|16    |        ultra_net_mul_32sbkb_U9                  |ultra_net_mul_32sbkb                                                                                                                                           |    33|
|17    |          ultra_net_mul_32sbkb_MulnS_0_U         |ultra_net_mul_32sbkb_MulnS_0                                                                                                                                   |    33|
|18    |            tmp_product                          |\ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product_funnel                                                                                     |     8|
|19    |            p_reg                                |\ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg_funnel                                                                                           |     8|
|20    |      conv1x1_DSPopt_U0                          |conv1x1_DSPopt                                                                                                                                                 |  2339|
|21    |        conv1in_V_V_U                            |fifo_w16_d2_A                                                                                                                                                  |    39|
|22    |          U_fifo_w16_d2_A_ram                    |fifo_w16_d2_A_shiftReg                                                                                                                                         |    32|
|23    |        conv1x1DSP2_U0                           |conv1x1DSP2                                                                                                                                                    |  1642|
|24    |          conv_8_bias_new_V_0_U                  |conv1x1DSP2_conv_dRK                                                                                                                                           |    20|
|25    |            conv1x1DSP2_conv_dRK_rom_U           |conv1x1DSP2_conv_dRK_rom                                                                                                                                       |    20|
|26    |          conv_8_bias_new_V_1_U                  |conv1x1DSP2_conv_dSL                                                                                                                                           |    23|
|27    |            conv1x1DSP2_conv_dSL_rom_U           |conv1x1DSP2_conv_dSL_rom                                                                                                                                       |    23|
|28    |          conv_8_w_new_V_0_U                     |conv1x1DSP2_conv_dTL                                                                                                                                           |     9|
|29    |            conv1x1DSP2_conv_dTL_rom_U           |conv1x1DSP2_conv_dTL_rom                                                                                                                                       |     9|
|30    |          conv_8_w_new_V_1_U                     |conv1x1DSP2_conv_dUL                                                                                                                                           |     2|
|31    |            conv1x1DSP2_conv_dUL_rom_U           |conv1x1DSP2_conv_dUL_rom                                                                                                                                       |     2|
|32    |          grp_simd_mac_DSP2_fu_274               |simd_mac_DSP2                                                                                                                                                  |   600|
|33    |            mul_ln1352_1_reg_391_reg             |\grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/mul_ln1352_1_reg_391_reg_funnel                                              |     8|
|34    |            ultra_net_ama_adddQK_U721            |ultra_net_ama_adddQK                                                                                                                                           |    78|
|35    |              ultra_net_ama_adddQK_DSP48_14_U    |ultra_net_ama_adddQK_DSP48_14                                                                                                                                  |    78|
|36    |                p                                |\grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p_funnel           |     8|
|37    |          ultra_net_mul_14ndVL_U735              |ultra_net_mul_14ndVL                                                                                                                                           |   133|
|38    |            ultra_net_mul_14ndVL_MulnS_6_U       |ultra_net_mul_14ndVL_MulnS_6                                                                                                                                   |   133|
|39    |        conv1x1convert718_U0                     |conv1x1convert718                                                                                                                                              |   502|
|40    |          grp_streamInOneRowTwoPix_fu_121        |streamInOneRowTwoPix                                                                                                                                           |   195|
|41    |          grp_streamOutOneRowTwoPi_fu_132        |streamOutOneRowTwoPi                                                                                                                                           |   123|
|42    |          row_buffer_0_V_U                       |conv1x1convert718dOK                                                                                                                                           |     1|
|43    |            conv1x1convert718dOK_ram_U           |conv1x1convert718dOK_ram_546                                                                                                                                   |     1|
|44    |          row_buffer_1_V_U                       |conv1x1convert718dOK_545                                                                                                                                       |     1|
|45    |            conv1x1convert718dOK_ram_U           |conv1x1convert718dOK_ram                                                                                                                                       |     1|
|46    |        reps_c_i_U                               |fifo_w32_d2_A_x6                                                                                                                                               |   127|
|47    |          U_fifo_w32_d2_A_x6_ram                 |fifo_w32_d2_A_x6_shiftReg                                                                                                                                      |   119|
|48    |        start_for_conv1x1dWL_U                   |start_for_conv1x1dWL                                                                                                                                           |    12|
|49    |      conv3x3_bn_act_DSPop_1_U0                  |conv3x3_bn_act_DSPop_1                                                                                                                                         | 16907|
|50    |        conv3padding712_U0                       |conv3padding712                                                                                                                                                |   559|
|51    |          grp_stream_in_row_fu_164               |stream_in_row                                                                                                                                                  |   171|
|52    |          grp_stream_out_data_1_fu_151           |stream_out_data_1                                                                                                                                              |   164|
|53    |            add_ln321_reg_450_reg                |\conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg_funnel                                                                                  |     8|
|54    |          row_buffer_0_V_U                       |conv3padding712_rbOq                                                                                                                                           |     1|
|55    |            conv3padding712_rbOq_ram_U           |conv3padding712_rbOq_ram_544                                                                                                                                   |     1|
|56    |          row_buffer_1_V_U                       |conv3padding712_rbOq_543                                                                                                                                       |     1|
|57    |            conv3padding712_rbOq_ram_U           |conv3padding712_rbOq_ram                                                                                                                                       |     1|
|58    |        convDSPOpt_4_U0                          |convDSPOpt_4                                                                                                                                                   | 16009|
|59    |          call_ret40_i_pack_weight_data_fu_1423  |pack_weight_data_384                                                                                                                                           |     8|
|60    |          call_ret39_i_pack_weight_data_fu_1413  |pack_weight_data                                                                                                                                               |     8|
|61    |          conv_2_bias_new_V_0_U                  |convDSPOpt_4_convbSr                                                                                                                                           |    65|
|62    |            convDSPOpt_4_convbSr_rom_U           |convDSPOpt_4_convbSr_rom                                                                                                                                       |    65|
|63    |          conv_2_bias_new_V_1_U                  |convDSPOpt_4_convbUr                                                                                                                                           |    87|
|64    |            convDSPOpt_4_convbUr_rom_U           |convDSPOpt_4_convbUr_rom                                                                                                                                       |    87|
|65    |          conv_2_bias_new_V_2_U                  |convDSPOpt_4_convbWr                                                                                                                                           |    82|
|66    |            convDSPOpt_4_convbWr_rom_U           |convDSPOpt_4_convbWr_rom                                                                                                                                       |    82|
|67    |          conv_2_bias_new_V_3_U                  |convDSPOpt_4_convbYs                                                                                                                                           |    99|
|68    |            convDSPOpt_4_convbYs_rom_U           |convDSPOpt_4_convbYs_rom                                                                                                                                       |    99|
|69    |          conv_2_bias_new_V_4_U                  |convDSPOpt_4_convb0s                                                                                                                                           |    81|
|70    |            convDSPOpt_4_convb0s_rom_U           |convDSPOpt_4_convb0s_rom                                                                                                                                       |    81|
|71    |          conv_2_bias_new_V_5_U                  |convDSPOpt_4_convb2s                                                                                                                                           |    62|
|72    |            convDSPOpt_4_convb2s_rom_U           |convDSPOpt_4_convb2s_rom                                                                                                                                       |    62|
|73    |          conv_2_bias_new_V_6_U                  |convDSPOpt_4_convb4t                                                                                                                                           |    56|
|74    |            convDSPOpt_4_convb4t_rom_U           |convDSPOpt_4_convb4t_rom                                                                                                                                       |    56|
|75    |          conv_2_bias_new_V_7_U                  |convDSPOpt_4_convb6t                                                                                                                                           |    98|
|76    |            convDSPOpt_4_convb6t_rom_U           |convDSPOpt_4_convb6t_rom                                                                                                                                       |    98|
|77    |          conv_2_inc_new_V_0_U                   |convDSPOpt_4_convbRq                                                                                                                                           |    30|
|78    |            convDSPOpt_4_convbRq_rom_U           |convDSPOpt_4_convbRq_rom                                                                                                                                       |    30|
|79    |          conv_2_inc_new_V_1_U                   |convDSPOpt_4_convbTr                                                                                                                                           |    30|
|80    |            convDSPOpt_4_convbTr_rom_U           |convDSPOpt_4_convbTr_rom                                                                                                                                       |    30|
|81    |          conv_2_inc_new_V_2_U                   |convDSPOpt_4_convbVr                                                                                                                                           |    50|
|82    |            convDSPOpt_4_convbVr_rom_U           |convDSPOpt_4_convbVr_rom                                                                                                                                       |    50|
|83    |          conv_2_inc_new_V_3_U                   |convDSPOpt_4_convbXr                                                                                                                                           |    46|
|84    |            convDSPOpt_4_convbXr_rom_U           |convDSPOpt_4_convbXr_rom                                                                                                                                       |    46|
|85    |          conv_2_inc_new_V_4_U                   |convDSPOpt_4_convbZs                                                                                                                                           |    37|
|86    |            convDSPOpt_4_convbZs_rom_U           |convDSPOpt_4_convbZs_rom                                                                                                                                       |    37|
|87    |          conv_2_inc_new_V_5_U                   |convDSPOpt_4_convb1s                                                                                                                                           |    46|
|88    |            convDSPOpt_4_convb1s_rom_U           |convDSPOpt_4_convb1s_rom                                                                                                                                       |    46|
|89    |          conv_2_inc_new_V_6_U                   |convDSPOpt_4_convb3s                                                                                                                                           |    40|
|90    |            convDSPOpt_4_convb3s_rom_U           |convDSPOpt_4_convb3s_rom                                                                                                                                       |    40|
|91    |          conv_2_inc_new_V_7_U                   |convDSPOpt_4_convb5t                                                                                                                                           |    48|
|92    |            convDSPOpt_4_convb5t_rom_U           |convDSPOpt_4_convb5t_rom                                                                                                                                       |    48|
|93    |          conv_2_w_new_V_0_0_U                   |convDSPOpt_4_convb9t                                                                                                                                           |    41|
|94    |            convDSPOpt_4_convb9t_rom_U           |convDSPOpt_4_convb9t_rom                                                                                                                                       |    41|
|95    |          conv_2_w_new_V_0_1_U                   |convDSPOpt_4_convb8t                                                                                                                                           |    41|
|96    |            convDSPOpt_4_convb8t_rom_U           |convDSPOpt_4_convb8t_rom                                                                                                                                       |    41|
|97    |          conv_2_w_new_V_0_2_U                   |convDSPOpt_4_convb7t                                                                                                                                           |    26|
|98    |            convDSPOpt_4_convb7t_rom_U           |convDSPOpt_4_convb7t_rom                                                                                                                                       |    26|
|99    |          conv_2_w_new_V_1_0_U                   |convDSPOpt_4_convccu                                                                                                                                           |    41|
|100   |            convDSPOpt_4_convccu_rom_U           |convDSPOpt_4_convccu_rom                                                                                                                                       |    41|
|101   |          conv_2_w_new_V_1_1_U                   |convDSPOpt_4_convcbu                                                                                                                                           |    41|
|102   |            convDSPOpt_4_convcbu_rom_U           |convDSPOpt_4_convcbu_rom                                                                                                                                       |    41|
|103   |          conv_2_w_new_V_1_2_U                   |convDSPOpt_4_convcau                                                                                                                                           |     9|
|104   |            convDSPOpt_4_convcau_rom_U           |convDSPOpt_4_convcau_rom                                                                                                                                       |     9|
|105   |          conv_2_w_new_V_2_0_U                   |convDSPOpt_4_convcfu                                                                                                                                           |    41|
|106   |            convDSPOpt_4_convcfu_rom_U           |convDSPOpt_4_convcfu_rom                                                                                                                                       |    41|
|107   |          conv_2_w_new_V_2_1_U                   |convDSPOpt_4_convceu                                                                                                                                           |    41|
|108   |            convDSPOpt_4_convceu_rom_U           |convDSPOpt_4_convceu_rom                                                                                                                                       |    41|
|109   |          conv_2_w_new_V_2_2_U                   |convDSPOpt_4_convcdu                                                                                                                                           |     9|
|110   |            convDSPOpt_4_convcdu_rom_U           |convDSPOpt_4_convcdu_rom                                                                                                                                       |     9|
|111   |          conv_2_w_new_V_3_0_U                   |convDSPOpt_4_convciv                                                                                                                                           |    41|
|112   |            convDSPOpt_4_convciv_rom_U           |convDSPOpt_4_convciv_rom                                                                                                                                       |    41|
|113   |          conv_2_w_new_V_3_1_U                   |convDSPOpt_4_convchv                                                                                                                                           |    41|
|114   |            convDSPOpt_4_convchv_rom_U           |convDSPOpt_4_convchv_rom                                                                                                                                       |    41|
|115   |          conv_2_w_new_V_3_2_U                   |convDSPOpt_4_convcgu                                                                                                                                           |     9|
|116   |            convDSPOpt_4_convcgu_rom_U           |convDSPOpt_4_convcgu_rom                                                                                                                                       |     9|
|117   |          conv_2_w_new_V_4_0_U                   |convDSPOpt_4_convclv                                                                                                                                           |    41|
|118   |            convDSPOpt_4_convclv_rom_U           |convDSPOpt_4_convclv_rom                                                                                                                                       |    41|
|119   |          conv_2_w_new_V_4_1_U                   |convDSPOpt_4_convckv                                                                                                                                           |    41|
|120   |            convDSPOpt_4_convckv_rom_U           |convDSPOpt_4_convckv_rom                                                                                                                                       |    41|
|121   |          conv_2_w_new_V_4_2_U                   |convDSPOpt_4_convcjv                                                                                                                                           |     9|
|122   |            convDSPOpt_4_convcjv_rom_U           |convDSPOpt_4_convcjv_rom                                                                                                                                       |     9|
|123   |          conv_2_w_new_V_5_0_U                   |convDSPOpt_4_convcow                                                                                                                                           |    41|
|124   |            convDSPOpt_4_convcow_rom_U           |convDSPOpt_4_convcow_rom                                                                                                                                       |    41|
|125   |          conv_2_w_new_V_5_1_U                   |convDSPOpt_4_convcnw                                                                                                                                           |    41|
|126   |            convDSPOpt_4_convcnw_rom_U           |convDSPOpt_4_convcnw_rom                                                                                                                                       |    41|
|127   |          conv_2_w_new_V_5_2_U                   |convDSPOpt_4_convcmv                                                                                                                                           |     9|
|128   |            convDSPOpt_4_convcmv_rom_U           |convDSPOpt_4_convcmv_rom                                                                                                                                       |     9|
|129   |          conv_2_w_new_V_6_0_U                   |convDSPOpt_4_convcrw                                                                                                                                           |    33|
|130   |            convDSPOpt_4_convcrw_rom_U           |convDSPOpt_4_convcrw_rom                                                                                                                                       |    33|
|131   |          conv_2_w_new_V_6_1_U                   |convDSPOpt_4_convcqw                                                                                                                                           |    41|
|132   |            convDSPOpt_4_convcqw_rom_U           |convDSPOpt_4_convcqw_rom                                                                                                                                       |    41|
|133   |          conv_2_w_new_V_6_2_U                   |convDSPOpt_4_convcpw                                                                                                                                           |     9|
|134   |            convDSPOpt_4_convcpw_rom_U           |convDSPOpt_4_convcpw_rom                                                                                                                                       |     9|
|135   |          conv_2_w_new_V_7_0_U                   |convDSPOpt_4_convcux                                                                                                                                           |    33|
|136   |            convDSPOpt_4_convcux_rom_U           |convDSPOpt_4_convcux_rom                                                                                                                                       |    33|
|137   |          conv_2_w_new_V_7_1_U                   |convDSPOpt_4_convctx                                                                                                                                           |    41|
|138   |            convDSPOpt_4_convctx_rom_U           |convDSPOpt_4_convctx_rom                                                                                                                                       |    41|
|139   |          conv_2_w_new_V_7_2_U                   |convDSPOpt_4_convcsw                                                                                                                                           |     9|
|140   |            convDSPOpt_4_convcsw_rom_U           |convDSPOpt_4_convcsw_rom                                                                                                                                       |     9|
|141   |          grp_bn_qurelu_fixed_1_fu_1433          |bn_qurelu_fixed_1                                                                                                                                              |   304|
|142   |            ultra_net_mul_mulbQq_U381            |ultra_net_mul_mulbQq_541                                                                                                                                       |   207|
|143   |              ultra_net_mul_mulbQq_DSP48_9_U     |ultra_net_mul_mulbQq_DSP48_9_542                                                                                                                               |   207|
|144   |          grp_bn_qurelu_fixed_1_fu_1440          |bn_qurelu_fixed_1_385                                                                                                                                          |   386|
|145   |            ultra_net_mul_mulbQq_U381            |ultra_net_mul_mulbQq_539                                                                                                                                       |   207|
|146   |              ultra_net_mul_mulbQq_DSP48_9_U     |ultra_net_mul_mulbQq_DSP48_9_540                                                                                                                               |   207|
|147   |          grp_bn_qurelu_fixed_1_fu_1447          |bn_qurelu_fixed_1_386                                                                                                                                          |   286|
|148   |            ultra_net_mul_mulbQq_U381            |ultra_net_mul_mulbQq_537                                                                                                                                       |   189|
|149   |              ultra_net_mul_mulbQq_DSP48_9_U     |ultra_net_mul_mulbQq_DSP48_9_538                                                                                                                               |   189|
|150   |          grp_bn_qurelu_fixed_1_fu_1454          |bn_qurelu_fixed_1_387                                                                                                                                          |   163|
|151   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1468/ret_V_reg_145_reg_funnel__2                                    |     8|
|152   |          grp_bn_qurelu_fixed_1_fu_1461          |bn_qurelu_fixed_1_388                                                                                                                                          |    77|
|153   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1468/ret_V_reg_145_reg_funnel__1                                    |     8|
|154   |          grp_bn_qurelu_fixed_1_fu_1468          |bn_qurelu_fixed_1_389                                                                                                                                          |   160|
|155   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1468/ret_V_reg_145_reg_funnel                                       |     8|
|156   |          grp_bn_qurelu_fixed_1_fu_1475          |bn_qurelu_fixed_1_390                                                                                                                                          |   263|
|157   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg_funnel__1                                    |     8|
|158   |          grp_bn_qurelu_fixed_1_fu_1482          |bn_qurelu_fixed_1_391                                                                                                                                          |    76|
|159   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg_funnel__4                                    |     8|
|160   |          grp_bn_qurelu_fixed_1_fu_1489          |bn_qurelu_fixed_1_392                                                                                                                                          |   157|
|161   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg_funnel__5                                    |     8|
|162   |          grp_bn_qurelu_fixed_1_fu_1496          |bn_qurelu_fixed_1_393                                                                                                                                          |    76|
|163   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg_funnel__3                                    |     8|
|164   |          grp_bn_qurelu_fixed_1_fu_1503          |bn_qurelu_fixed_1_394                                                                                                                                          |   155|
|165   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg_funnel                                       |     8|
|166   |          grp_bn_qurelu_fixed_1_fu_1510          |bn_qurelu_fixed_1_395                                                                                                                                          |    77|
|167   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg_funnel__2                                    |     8|
|168   |          grp_bn_qurelu_fixed_1_fu_1517          |bn_qurelu_fixed_1_396                                                                                                                                          |   352|
|169   |            ultra_net_mul_mulbQq_U381            |ultra_net_mul_mulbQq_535                                                                                                                                       |   219|
|170   |              ultra_net_mul_mulbQq_DSP48_9_U     |ultra_net_mul_mulbQq_DSP48_9_536                                                                                                                               |   219|
|171   |          grp_bn_qurelu_fixed_1_fu_1524          |bn_qurelu_fixed_1_397                                                                                                                                          |   400|
|172   |            ultra_net_mul_mulbQq_U381            |ultra_net_mul_mulbQq                                                                                                                                           |   219|
|173   |              ultra_net_mul_mulbQq_DSP48_9_U     |ultra_net_mul_mulbQq_DSP48_9                                                                                                                                   |   219|
|174   |          grp_bn_qurelu_fixed_1_fu_1531          |bn_qurelu_fixed_1_398                                                                                                                                          |   128|
|175   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg_funnel__1                                    |     8|
|176   |          grp_bn_qurelu_fixed_1_fu_1538          |bn_qurelu_fixed_1_399                                                                                                                                          |   299|
|177   |            ret_V_reg_145_reg                    |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg_funnel                                       |     8|
|178   |          grp_simd_MAC_fu_1193                   |simd_MAC                                                                                                                                                       |  1115|
|179   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_519                                                                                                                                       |    60|
|180   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_534                                                                                                                               |    60|
|181   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__41   |     8|
|182   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_520                                                                                                                                       |    46|
|183   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_533                                                                                                                               |    46|
|184   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__50   |     8|
|185   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_521                                                                                                                                       |   127|
|186   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_532                                                                                                                               |   127|
|187   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__108  |     8|
|188   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_522                                                                                                                                       |    52|
|189   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_531                                                                                                                               |    52|
|190   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__21   |     8|
|191   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_523                                                                                                                                       |    62|
|192   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_530                                                                                                                               |    62|
|193   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__57   |     8|
|194   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_524                                                                                                                                       |    46|
|195   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_529                                                                                                                               |    46|
|196   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__153  |     8|
|197   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_525                                                                                                                                       |   127|
|198   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_528                                                                                                                               |   127|
|199   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__159  |     8|
|200   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_526                                                                                                                                       |    52|
|201   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_527                                                                                                                               |    52|
|202   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__128  |     8|
|203   |          grp_simd_MAC_fu_1213                   |simd_MAC_400                                                                                                                                                   |  1113|
|204   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_503                                                                                                                                       |    60|
|205   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_518                                                                                                                               |    60|
|206   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__139  |     8|
|207   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_504                                                                                                                                       |    46|
|208   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_517                                                                                                                               |    46|
|209   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__123  |     8|
|210   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_505                                                                                                                                       |   127|
|211   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_516                                                                                                                               |   127|
|212   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__132  |     8|
|213   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_506                                                                                                                                       |    52|
|214   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_515                                                                                                                               |    52|
|215   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__22   |     8|
|216   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_507                                                                                                                                       |    60|
|217   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_514                                                                                                                               |    60|
|218   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__49   |     8|
|219   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_508                                                                                                                                       |    46|
|220   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_513                                                                                                                               |    46|
|221   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__87   |     8|
|222   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_509                                                                                                                                       |   127|
|223   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_512                                                                                                                               |   127|
|224   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__110  |     8|
|225   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_510                                                                                                                                       |    52|
|226   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_511                                                                                                                               |    52|
|227   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__120  |     8|
|228   |          grp_simd_MAC_fu_1233                   |simd_MAC_401                                                                                                                                                   |  1113|
|229   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_487                                                                                                                                       |    60|
|230   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_502                                                                                                                               |    60|
|231   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__38   |     8|
|232   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_488                                                                                                                                       |    46|
|233   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_501                                                                                                                               |    46|
|234   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__84   |     8|
|235   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_489                                                                                                                                       |   127|
|236   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_500                                                                                                                               |   127|
|237   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__104  |     8|
|238   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_490                                                                                                                                       |    52|
|239   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_499                                                                                                                               |    52|
|240   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__129  |     8|
|241   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_491                                                                                                                                       |    60|
|242   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_498                                                                                                                               |    60|
|243   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__136  |     8|
|244   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_492                                                                                                                                       |    46|
|245   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_497                                                                                                                               |    46|
|246   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__46   |     8|
|247   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_493                                                                                                                                       |   127|
|248   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_496                                                                                                                               |   127|
|249   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__72   |     8|
|250   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_494                                                                                                                                       |    52|
|251   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_495                                                                                                                               |    52|
|252   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__79   |     8|
|253   |          grp_simd_MAC_fu_1253                   |simd_MAC_402                                                                                                                                                   |  1113|
|254   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_471                                                                                                                                       |    60|
|255   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_486                                                                                                                               |    60|
|256   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__18   |     8|
|257   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_472                                                                                                                                       |    46|
|258   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_485                                                                                                                               |    46|
|259   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__109  |     8|
|260   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_473                                                                                                                                       |   127|
|261   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_484                                                                                                                               |   127|
|262   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__61   |     8|
|263   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_474                                                                                                                                       |    52|
|264   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_483                                                                                                                               |    52|
|265   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__115  |     8|
|266   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_475                                                                                                                                       |    60|
|267   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_482                                                                                                                               |    60|
|268   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__25   |     8|
|269   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_476                                                                                                                                       |    46|
|270   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_481                                                                                                                               |    46|
|271   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__113  |     8|
|272   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_477                                                                                                                                       |   127|
|273   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_480                                                                                                                               |   127|
|274   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__89   |     8|
|275   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_478                                                                                                                                       |    52|
|276   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_479                                                                                                                               |    52|
|277   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__35   |     8|
|278   |          grp_simd_MAC_fu_1273                   |simd_MAC_403                                                                                                                                                   |  1113|
|279   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_455                                                                                                                                       |    60|
|280   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_470                                                                                                                               |    60|
|281   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__55   |     8|
|282   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_456                                                                                                                                       |    46|
|283   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_469                                                                                                                               |    46|
|284   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__118  |     8|
|285   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_457                                                                                                                                       |   127|
|286   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_468                                                                                                                               |   127|
|287   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__54   |     8|
|288   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_458                                                                                                                                       |    52|
|289   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_467                                                                                                                               |    52|
|290   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__126  |     8|
|291   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_459                                                                                                                                       |    60|
|292   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_466                                                                                                                               |    60|
|293   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__74   |     8|
|294   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_460                                                                                                                                       |    46|
|295   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_465                                                                                                                               |    46|
|296   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__114  |     8|
|297   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_461                                                                                                                                       |   127|
|298   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_464                                                                                                                               |   127|
|299   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__135  |     8|
|300   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_462                                                                                                                                       |    52|
|301   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_463                                                                                                                               |    52|
|302   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__10   |     8|
|303   |          grp_simd_MAC_fu_1293                   |simd_MAC_404                                                                                                                                                   |  1113|
|304   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_439                                                                                                                                       |    60|
|305   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_454                                                                                                                               |    60|
|306   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__45   |     8|
|307   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_440                                                                                                                                       |    46|
|308   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_453                                                                                                                               |    46|
|309   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__7    |     8|
|310   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_441                                                                                                                                       |   127|
|311   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_452                                                                                                                               |   127|
|312   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__102  |     8|
|313   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_442                                                                                                                                       |    52|
|314   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_451                                                                                                                               |    52|
|315   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__4    |     8|
|316   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_443                                                                                                                                       |    60|
|317   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_450                                                                                                                               |    60|
|318   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel       |     8|
|319   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_444                                                                                                                                       |    46|
|320   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_449                                                                                                                               |    46|
|321   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__117  |     8|
|322   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_445                                                                                                                                       |   127|
|323   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_448                                                                                                                               |   127|
|324   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__75   |     8|
|325   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_446                                                                                                                                       |    52|
|326   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_447                                                                                                                               |    52|
|327   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__144  |     8|
|328   |          grp_simd_MAC_fu_1313                   |simd_MAC_405                                                                                                                                                   |  1178|
|329   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_423                                                                                                                                       |    52|
|330   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_438                                                                                                                               |    52|
|331   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__71   |     8|
|332   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_424                                                                                                                                       |    41|
|333   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_437                                                                                                                               |    41|
|334   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__97   |     8|
|335   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_425                                                                                                                                       |   118|
|336   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_436                                                                                                                               |   118|
|337   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__154  |     8|
|338   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_426                                                                                                                                       |    47|
|339   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_435                                                                                                                               |    47|
|340   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__148  |     8|
|341   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_427                                                                                                                                       |    52|
|342   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_434                                                                                                                               |    52|
|343   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__8    |     8|
|344   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_428                                                                                                                                       |    41|
|345   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_433                                                                                                                               |    41|
|346   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__37   |     8|
|347   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_429                                                                                                                                       |   118|
|348   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_432                                                                                                                               |   118|
|349   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__101  |     8|
|350   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_430                                                                                                                                       |    47|
|351   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_431                                                                                                                               |    47|
|352   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__161  |     8|
|353   |          grp_simd_MAC_fu_1333                   |simd_MAC_406                                                                                                                                                   |  1178|
|354   |            ultra_net_mul_mulbml_U357            |ultra_net_mul_mulbml_407                                                                                                                                       |    52|
|355   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_422                                                                                                                               |    52|
|356   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__32   |     8|
|357   |            ultra_net_mul_mulbml_U358            |ultra_net_mul_mulbml_408                                                                                                                                       |    41|
|358   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_421                                                                                                                               |    41|
|359   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__24   |     8|
|360   |            ultra_net_mul_mulbml_U359            |ultra_net_mul_mulbml_409                                                                                                                                       |   118|
|361   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_420                                                                                                                               |   118|
|362   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__99   |     8|
|363   |            ultra_net_mul_mulbml_U360            |ultra_net_mul_mulbml_410                                                                                                                                       |    47|
|364   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_419                                                                                                                               |    47|
|365   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__76   |     8|
|366   |            ultra_net_mul_mulbml_U361            |ultra_net_mul_mulbml_411                                                                                                                                       |    52|
|367   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_418                                                                                                                               |    52|
|368   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__127  |     8|
|369   |            ultra_net_mul_mulbml_U362            |ultra_net_mul_mulbml_412                                                                                                                                       |    41|
|370   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_417                                                                                                                               |    41|
|371   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__155  |     8|
|372   |            ultra_net_mul_mulbml_U363            |ultra_net_mul_mulbml_413                                                                                                                                       |   118|
|373   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_416                                                                                                                               |   118|
|374   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__64   |     8|
|375   |            ultra_net_mul_mulbml_U364            |ultra_net_mul_mulbml_414                                                                                                                                       |    47|
|376   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_415                                                                                                                               |    47|
|377   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__91   |     8|
|378   |          ultra_net_mul_13ncvx_U386              |ultra_net_mul_13ncvx                                                                                                                                           |   104|
|379   |            ultra_net_mul_13ncvx_MulnS_5_U       |ultra_net_mul_13ncvx_MulnS_5                                                                                                                                   |   104|
|380   |        padding_out_V_V_U                        |fifo_w64_d2_A                                                                                                                                                  |   200|
|381   |          U_fifo_w64_d2_A_ram                    |fifo_w64_d2_A_shiftReg                                                                                                                                         |   192|
|382   |        reps_c_i_U                               |fifo_w32_d2_A_x0                                                                                                                                               |   126|
|383   |          U_fifo_w32_d2_A_x0_ram                 |fifo_w32_d2_A_x0_shiftReg                                                                                                                                      |   117|
|384   |        start_for_convDSPcwx_U                   |start_for_convDSPcwx                                                                                                                                           |    11|
|385   |      conv3x3_bn_act_DSPop_2_U0                  |conv3x3_bn_act_DSPop_2                                                                                                                                         | 10743|
|386   |        conv3padding713_U0                       |conv3padding713                                                                                                                                                |   592|
|387   |          grp_stream_in_row_1_fu_157             |stream_in_row_1                                                                                                                                                |   211|
|388   |          grp_stream_out_data_2_fu_145           |stream_out_data_2                                                                                                                                              |   157|
|389   |            add_ln321_reg_402_reg                |\conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg_funnel                                                                                  |     8|
|390   |          row_buffer_0_V_U                       |conv3padding713_rczy                                                                                                                                           |     2|
|391   |            conv3padding713_rczy_ram_U           |conv3padding713_rczy_ram                                                                                                                                       |     2|
|392   |        convDSPOpt_U0                            |convDSPOpt                                                                                                                                                     |  9837|
|393   |          conv_3_bias_new_V_0_U                  |convDSPOpt_conv_3cBy                                                                                                                                           |   112|
|394   |            convDSPOpt_conv_3cBy_rom_U           |convDSPOpt_conv_3cBy_rom                                                                                                                                       |   112|
|395   |          conv_3_bias_new_V_1_U                  |convDSPOpt_conv_3cDy                                                                                                                                           |   120|
|396   |            convDSPOpt_conv_3cDy_rom_U           |convDSPOpt_conv_3cDy_rom                                                                                                                                       |   120|
|397   |          conv_3_bias_new_V_2_U                  |convDSPOpt_conv_3cFz                                                                                                                                           |   117|
|398   |            convDSPOpt_conv_3cFz_rom_U           |convDSPOpt_conv_3cFz_rom                                                                                                                                       |   117|
|399   |          conv_3_bias_new_V_3_U                  |convDSPOpt_conv_3cHz                                                                                                                                           |   117|
|400   |            convDSPOpt_conv_3cHz_rom_U           |convDSPOpt_conv_3cHz_rom                                                                                                                                       |   117|
|401   |          conv_3_inc_new_V_0_U                   |convDSPOpt_conv_3cAy                                                                                                                                           |    50|
|402   |            convDSPOpt_conv_3cAy_rom_U           |convDSPOpt_conv_3cAy_rom                                                                                                                                       |    50|
|403   |          conv_3_inc_new_V_1_U                   |convDSPOpt_conv_3cCy                                                                                                                                           |    50|
|404   |            convDSPOpt_conv_3cCy_rom_U           |convDSPOpt_conv_3cCy_rom                                                                                                                                       |    50|
|405   |          conv_3_inc_new_V_2_U                   |convDSPOpt_conv_3cEy                                                                                                                                           |    50|
|406   |            convDSPOpt_conv_3cEy_rom_U           |convDSPOpt_conv_3cEy_rom                                                                                                                                       |    50|
|407   |          conv_3_inc_new_V_3_U                   |convDSPOpt_conv_3cGz                                                                                                                                           |    45|
|408   |            convDSPOpt_conv_3cGz_rom_U           |convDSPOpt_conv_3cGz_rom                                                                                                                                       |    45|
|409   |          conv_3_w_new_V_0_0_U                   |convDSPOpt_conv_3cKz                                                                                                                                           |    41|
|410   |            convDSPOpt_conv_3cKz_rom_U           |convDSPOpt_conv_3cKz_rom                                                                                                                                       |    41|
|411   |          conv_3_w_new_V_0_1_U                   |convDSPOpt_conv_3cJz                                                                                                                                           |    41|
|412   |            convDSPOpt_conv_3cJz_rom_U           |convDSPOpt_conv_3cJz_rom                                                                                                                                       |    41|
|413   |          conv_3_w_new_V_0_2_U                   |convDSPOpt_conv_3cIz                                                                                                                                           |     9|
|414   |            convDSPOpt_conv_3cIz_rom_U           |convDSPOpt_conv_3cIz_rom                                                                                                                                       |     9|
|415   |          conv_3_w_new_V_1_0_U                   |convDSPOpt_conv_3cNA                                                                                                                                           |    41|
|416   |            convDSPOpt_conv_3cNA_rom_U           |convDSPOpt_conv_3cNA_rom                                                                                                                                       |    41|
|417   |          conv_3_w_new_V_1_1_U                   |convDSPOpt_conv_3cMA                                                                                                                                           |    41|
|418   |            convDSPOpt_conv_3cMA_rom_U           |convDSPOpt_conv_3cMA_rom                                                                                                                                       |    41|
|419   |          conv_3_w_new_V_1_2_U                   |convDSPOpt_conv_3cLz                                                                                                                                           |     9|
|420   |            convDSPOpt_conv_3cLz_rom_U           |convDSPOpt_conv_3cLz_rom                                                                                                                                       |     9|
|421   |          conv_3_w_new_V_2_0_U                   |convDSPOpt_conv_3cQA                                                                                                                                           |    41|
|422   |            convDSPOpt_conv_3cQA_rom_U           |convDSPOpt_conv_3cQA_rom                                                                                                                                       |    41|
|423   |          conv_3_w_new_V_2_1_U                   |convDSPOpt_conv_3cPA                                                                                                                                           |    41|
|424   |            convDSPOpt_conv_3cPA_rom_U           |convDSPOpt_conv_3cPA_rom                                                                                                                                       |    41|
|425   |          conv_3_w_new_V_2_2_U                   |convDSPOpt_conv_3cOA                                                                                                                                           |     9|
|426   |            convDSPOpt_conv_3cOA_rom_U           |convDSPOpt_conv_3cOA_rom                                                                                                                                       |     9|
|427   |          conv_3_w_new_V_3_0_U                   |convDSPOpt_conv_3cTB                                                                                                                                           |    64|
|428   |            convDSPOpt_conv_3cTB_rom_U           |convDSPOpt_conv_3cTB_rom                                                                                                                                       |    64|
|429   |          conv_3_w_new_V_3_1_U                   |convDSPOpt_conv_3cSB                                                                                                                                           |    41|
|430   |            convDSPOpt_conv_3cSB_rom_U           |convDSPOpt_conv_3cSB_rom                                                                                                                                       |    41|
|431   |          conv_3_w_new_V_3_2_U                   |convDSPOpt_conv_3cRA                                                                                                                                           |     9|
|432   |            convDSPOpt_conv_3cRA_rom_U           |convDSPOpt_conv_3cRA_rom                                                                                                                                       |     9|
|433   |          grp_simd_MAC_1_fu_743                  |simd_MAC_1                                                                                                                                                     |  1326|
|434   |            ultra_net_mul_mulbml_U463            |ultra_net_mul_mulbml_368                                                                                                                                       |    60|
|435   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_383                                                                                                                               |    60|
|436   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__95   |     8|
|437   |            ultra_net_mul_mulbml_U464            |ultra_net_mul_mulbml_369                                                                                                                                       |    46|
|438   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_382                                                                                                                               |    46|
|439   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__30   |     8|
|440   |            ultra_net_mul_mulbml_U465            |ultra_net_mul_mulbml_370                                                                                                                                       |   127|
|441   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_381                                                                                                                               |   127|
|442   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__105  |     8|
|443   |            ultra_net_mul_mulbml_U466            |ultra_net_mul_mulbml_371                                                                                                                                       |    52|
|444   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_380                                                                                                                               |    52|
|445   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__33   |     8|
|446   |            ultra_net_mul_mulbml_U467            |ultra_net_mul_mulbml_372                                                                                                                                       |    60|
|447   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_379                                                                                                                               |    60|
|448   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__48   |     8|
|449   |            ultra_net_mul_mulbml_U468            |ultra_net_mul_mulbml_373                                                                                                                                       |    47|
|450   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_378                                                                                                                               |    47|
|451   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__68   |     8|
|452   |            ultra_net_mul_mulbml_U469            |ultra_net_mul_mulbml_374                                                                                                                                       |   127|
|453   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_377                                                                                                                               |   127|
|454   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__66   |     8|
|455   |            ultra_net_mul_mulbml_U470            |ultra_net_mul_mulbml_375                                                                                                                                       |    52|
|456   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_376                                                                                                                               |    52|
|457   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__13   |     8|
|458   |          grp_simd_MAC_1_fu_763                  |simd_MAC_1_301                                                                                                                                                 |  1099|
|459   |            ultra_net_mul_mulbml_U463            |ultra_net_mul_mulbml_352                                                                                                                                       |    60|
|460   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_367                                                                                                                               |    60|
|461   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__15   |     8|
|462   |            ultra_net_mul_mulbml_U464            |ultra_net_mul_mulbml_353                                                                                                                                       |    46|
|463   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_366                                                                                                                               |    46|
|464   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__20   |     8|
|465   |            ultra_net_mul_mulbml_U465            |ultra_net_mul_mulbml_354                                                                                                                                       |   127|
|466   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_365                                                                                                                               |   127|
|467   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__116  |     8|
|468   |            ultra_net_mul_mulbml_U466            |ultra_net_mul_mulbml_355                                                                                                                                       |    52|
|469   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_364                                                                                                                               |    52|
|470   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__29   |     8|
|471   |            ultra_net_mul_mulbml_U467            |ultra_net_mul_mulbml_356                                                                                                                                       |    60|
|472   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_363                                                                                                                               |    60|
|473   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__122  |     8|
|474   |            ultra_net_mul_mulbml_U468            |ultra_net_mul_mulbml_357                                                                                                                                       |    46|
|475   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_362                                                                                                                               |    46|
|476   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__69   |     8|
|477   |            ultra_net_mul_mulbml_U469            |ultra_net_mul_mulbml_358                                                                                                                                       |   127|
|478   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_361                                                                                                                               |   127|
|479   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__44   |     8|
|480   |            ultra_net_mul_mulbml_U470            |ultra_net_mul_mulbml_359                                                                                                                                       |    52|
|481   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_360                                                                                                                               |    52|
|482   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__39   |     8|
|483   |          grp_simd_MAC_1_fu_783                  |simd_MAC_1_302                                                                                                                                                 |  1119|
|484   |            ultra_net_mul_mulbml_U463            |ultra_net_mul_mulbml_336                                                                                                                                       |    60|
|485   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_351                                                                                                                               |    60|
|486   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__111  |     8|
|487   |            ultra_net_mul_mulbml_U464            |ultra_net_mul_mulbml_337                                                                                                                                       |    46|
|488   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_350                                                                                                                               |    46|
|489   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__94   |     8|
|490   |            ultra_net_mul_mulbml_U465            |ultra_net_mul_mulbml_338                                                                                                                                       |   127|
|491   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_349                                                                                                                               |   127|
|492   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__77   |     8|
|493   |            ultra_net_mul_mulbml_U466            |ultra_net_mul_mulbml_339                                                                                                                                       |    52|
|494   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_348                                                                                                                               |    52|
|495   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__19   |     8|
|496   |            ultra_net_mul_mulbml_U467            |ultra_net_mul_mulbml_340                                                                                                                                       |    60|
|497   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_347                                                                                                                               |    60|
|498   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__5    |     8|
|499   |            ultra_net_mul_mulbml_U468            |ultra_net_mul_mulbml_341                                                                                                                                       |    46|
|500   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_346                                                                                                                               |    46|
|501   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__12   |     8|
|502   |            ultra_net_mul_mulbml_U469            |ultra_net_mul_mulbml_342                                                                                                                                       |   127|
|503   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_345                                                                                                                               |   127|
|504   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__17   |     8|
|505   |            ultra_net_mul_mulbml_U470            |ultra_net_mul_mulbml_343                                                                                                                                       |    52|
|506   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_344                                                                                                                               |    52|
|507   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__51   |     8|
|508   |          grp_simd_MAC_1_fu_803                  |simd_MAC_1_303                                                                                                                                                 |  1042|
|509   |            ultra_net_mul_mulbml_U463            |ultra_net_mul_mulbml_320                                                                                                                                       |    60|
|510   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_335                                                                                                                               |    60|
|511   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__27   |     8|
|512   |            ultra_net_mul_mulbml_U464            |ultra_net_mul_mulbml_321                                                                                                                                       |    46|
|513   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_334                                                                                                                               |    46|
|514   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__112  |     8|
|515   |            ultra_net_mul_mulbml_U465            |ultra_net_mul_mulbml_322                                                                                                                                       |   127|
|516   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_333                                                                                                                               |   127|
|517   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__121  |     8|
|518   |            ultra_net_mul_mulbml_U466            |ultra_net_mul_mulbml_323                                                                                                                                       |    52|
|519   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_332                                                                                                                               |    52|
|520   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__1    |     8|
|521   |            ultra_net_mul_mulbml_U467            |ultra_net_mul_mulbml_324                                                                                                                                       |    61|
|522   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_331                                                                                                                               |    61|
|523   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__143  |     8|
|524   |            ultra_net_mul_mulbml_U468            |ultra_net_mul_mulbml_325                                                                                                                                       |    46|
|525   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_330                                                                                                                               |    46|
|526   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__131  |     8|
|527   |            ultra_net_mul_mulbml_U469            |ultra_net_mul_mulbml_326                                                                                                                                       |   127|
|528   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_329                                                                                                                               |   127|
|529   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__133  |     8|
|530   |            ultra_net_mul_mulbml_U470            |ultra_net_mul_mulbml_327                                                                                                                                       |    52|
|531   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_328                                                                                                                               |    52|
|532   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__2    |     8|
|533   |          ultra_net_mul_mulcUB_U487              |ultra_net_mul_mulcUB_304                                                                                                                                       |   198|
|534   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_319                                                                                                                              |   198|
|535   |          ultra_net_mul_mulcUB_U488              |ultra_net_mul_mulcUB_305                                                                                                                                       |   198|
|536   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_318                                                                                                                              |   198|
|537   |          ultra_net_mul_mulcUB_U489              |ultra_net_mul_mulcUB_306                                                                                                                                       |   198|
|538   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_317                                                                                                                              |   198|
|539   |          ultra_net_mul_mulcUB_U490              |ultra_net_mul_mulcUB_307                                                                                                                                       |   192|
|540   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_316                                                                                                                              |   192|
|541   |          ultra_net_mul_mulcUB_U491              |ultra_net_mul_mulcUB_308                                                                                                                                       |   198|
|542   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_315                                                                                                                              |   198|
|543   |          ultra_net_mul_mulcUB_U492              |ultra_net_mul_mulcUB_309                                                                                                                                       |   198|
|544   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_314                                                                                                                              |   198|
|545   |          ultra_net_mul_mulcUB_U493              |ultra_net_mul_mulcUB_310                                                                                                                                       |   196|
|546   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_313                                                                                                                              |   196|
|547   |          ultra_net_mul_mulcUB_U494              |ultra_net_mul_mulcUB_311                                                                                                                                       |   196|
|548   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_312                                                                                                                              |   196|
|549   |        padding_out_V_V_U                        |fifo_w64_d2_A_x                                                                                                                                                |   201|
|550   |          U_fifo_w64_d2_A_x_ram                  |fifo_w64_d2_A_x_shiftReg                                                                                                                                       |   192|
|551   |        reps_c_i_U                               |fifo_w32_d2_A_x1                                                                                                                                               |    99|
|552   |          U_fifo_w32_d2_A_x1_ram                 |fifo_w32_d2_A_x1_shiftReg                                                                                                                                      |    90|
|553   |        start_for_convDSPcVB_U                   |start_for_convDSPcVB                                                                                                                                           |    12|
|554   |      conv3x3_bn_act_DSPop_3_U0                  |conv3x3_bn_act_DSPop_3                                                                                                                                         |  3772|
|555   |        conv3padding717_U0                       |conv3padding717                                                                                                                                                |   571|
|556   |          grp_stream_in_row_3_fu_162             |stream_in_row_3_295                                                                                                                                            |   148|
|557   |          grp_stream_out_data_4_fu_149           |stream_out_data_4_296                                                                                                                                          |   157|
|558   |            add_ln321_reg_456_reg                |\conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg_funnel                                                        |     8|
|559   |          row_buffer_0_V_U                       |conv3padding52671daE_297                                                                                                                                       |     1|
|560   |            conv3padding52671daE_ram_U           |conv3padding52671daE_ram_300                                                                                                                                   |     1|
|561   |          row_buffer_1_V_U                       |conv3padding52671daE_298                                                                                                                                       |     1|
|562   |            conv3padding52671daE_ram_U           |conv3padding52671daE_ram_299                                                                                                                                   |     1|
|563   |        convDSPOpt_1_U0                          |convDSPOpt_1                                                                                                                                                   |  3074|
|564   |          trunc_ln700_104_reg_2927_reg           |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel__4                                                                              |     8|
|565   |          trunc_ln700_103_reg_2917_reg           |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel__1                                                                              |     8|
|566   |          trunc_ln700_reg_2902_reg               |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel__2                                                                              |     8|
|567   |          trunc_ln700_102_reg_2907_reg           |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel                                                                                 |     8|
|568   |          ret_V_reg_3084_reg                     |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/ret_V_91_reg_3102_reg_funnel__1                                                                                     |     8|
|569   |          trunc_ln700_108_reg_2967_reg           |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel__5                                                                              |     8|
|570   |          trunc_ln700_107_reg_2957_reg           |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel__6                                                                              |     8|
|571   |          trunc_ln700_105_reg_2942_reg           |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel__3                                                                              |     8|
|572   |          trunc_ln700_106_reg_2947_reg           |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/trunc_ln700_102_reg_2907_reg_funnel__7                                                                              |     8|
|573   |          ret_V_88_reg_3096_reg                  |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/ret_V_91_reg_3102_reg_funnel__3                                                                                     |     8|
|574   |          ret_V_85_reg_3090_reg                  |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/ret_V_91_reg_3102_reg_funnel__2                                                                                     |     8|
|575   |          ret_V_91_reg_3102_reg                  |\conv3x3_bn_act_DSPop_3_U0/convDSPOpt_1_U0/ret_V_91_reg_3102_reg_funnel                                                                                        |     8|
|576   |          conv_7_bias_new_V_0_U                  |convDSPOpt_1_convdDI                                                                                                                                           |    78|
|577   |            convDSPOpt_1_convdDI_rom_U           |convDSPOpt_1_convdDI_rom                                                                                                                                       |    78|
|578   |          conv_7_bias_new_V_1_U                  |convDSPOpt_1_convdFJ                                                                                                                                           |    85|
|579   |            convDSPOpt_1_convdFJ_rom_U           |convDSPOpt_1_convdFJ_rom                                                                                                                                       |    85|
|580   |          conv_7_inc_new_V_0_U                   |convDSPOpt_1_convdCI                                                                                                                                           |    36|
|581   |            convDSPOpt_1_convdCI_rom_U           |convDSPOpt_1_convdCI_rom                                                                                                                                       |    36|
|582   |          conv_7_inc_new_V_1_U                   |convDSPOpt_1_convdEI                                                                                                                                           |    36|
|583   |            convDSPOpt_1_convdEI_rom_U           |convDSPOpt_1_convdEI_rom                                                                                                                                       |    36|
|584   |          conv_7_w_new_V_0_0_U                   |convDSPOpt_1_convdIJ                                                                                                                                           |    21|
|585   |            convDSPOpt_1_convdIJ_rom_U           |convDSPOpt_1_convdIJ_rom                                                                                                                                       |    21|
|586   |          conv_7_w_new_V_0_1_U                   |convDSPOpt_1_convdHJ                                                                                                                                           |    21|
|587   |            convDSPOpt_1_convdHJ_rom_U           |convDSPOpt_1_convdHJ_rom                                                                                                                                       |    21|
|588   |          conv_7_w_new_V_0_2_U                   |convDSPOpt_1_convdGJ                                                                                                                                           |     5|
|589   |            convDSPOpt_1_convdGJ_rom_U           |convDSPOpt_1_convdGJ_rom                                                                                                                                       |     5|
|590   |          conv_7_w_new_V_1_0_U                   |convDSPOpt_1_convdLJ                                                                                                                                           |    50|
|591   |            convDSPOpt_1_convdLJ_rom_U           |convDSPOpt_1_convdLJ_rom                                                                                                                                       |    50|
|592   |          conv_7_w_new_V_1_1_U                   |convDSPOpt_1_convdKJ                                                                                                                                           |    21|
|593   |            convDSPOpt_1_convdKJ_rom_U           |convDSPOpt_1_convdKJ_rom                                                                                                                                       |    21|
|594   |          conv_7_w_new_V_1_2_U                   |convDSPOpt_1_convdJJ                                                                                                                                           |     5|
|595   |            convDSPOpt_1_convdJJ_rom_U           |convDSPOpt_1_convdJJ_rom                                                                                                                                       |     5|
|596   |        padding_out_V_V_U                        |fifo_w32_d2_A_x5                                                                                                                                               |   104|
|597   |          U_fifo_w32_d2_A_x5_ram                 |fifo_w32_d2_A_x5_shiftReg                                                                                                                                      |    96|
|598   |        reps_c_i_U                               |fifo_w32_d2_A_x5_294                                                                                                                                           |     8|
|599   |        start_for_convDSPdNK_U                   |start_for_convDSPdNK                                                                                                                                           |    12|
|600   |      conv3x3_bn_act_DSPop_4_U0                  |conv3x3_bn_act_DSPop_4                                                                                                                                         |  4908|
|601   |        conv3padding714_U0                       |conv3padding714                                                                                                                                                |   642|
|602   |          grp_stream_in_row_2_fu_157             |stream_in_row_2                                                                                                                                                |   161|
|603   |          grp_stream_out_data_3_fu_145           |stream_out_data_3                                                                                                                                              |   158|
|604   |            add_ln321_reg_406_reg                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg_funnel                                 |     8|
|605   |          row_buffer_0_V_U                       |conv3padding714_rcXB                                                                                                                                           |     1|
|606   |            conv3padding714_rcXB_ram_U           |conv3padding714_rcXB_ram                                                                                                                                       |     1|
|607   |        convDSPOpt525_U0                         |convDSPOpt525                                                                                                                                                  |  4072|
|608   |          trunc_ln700_83_reg_2923_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel__6                                                       |     8|
|609   |          trunc_ln700_82_reg_2913_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel__4                                                       |     8|
|610   |          trunc_ln700_reg_2898_reg               |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel__2                                                       |     8|
|611   |          trunc_ln700_81_reg_2903_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel                                                          |     8|
|612   |          trunc_ln700_87_reg_2963_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel__3                                                       |     8|
|613   |          trunc_ln700_86_reg_2953_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel__1                                                       |     8|
|614   |          trunc_ln700_84_reg_2938_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel__7                                                       |     8|
|615   |          trunc_ln700_85_reg_2943_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/convDSPOpt525_U0/trunc_ln700_81_reg_2903_reg_funnel__5                                                       |     8|
|616   |          conv_4_bias_new_V_0_U                  |convDSPOpt525_concZC                                                                                                                                           |    74|
|617   |            convDSPOpt525_concZC_rom_U           |convDSPOpt525_concZC_rom                                                                                                                                       |    74|
|618   |          conv_4_bias_new_V_1_U                  |convDSPOpt525_conc1C                                                                                                                                           |    78|
|619   |            convDSPOpt525_conc1C_rom_U           |convDSPOpt525_conc1C_rom                                                                                                                                       |    78|
|620   |          conv_4_inc_new_V_0_U                   |convDSPOpt525_concYC                                                                                                                                           |    33|
|621   |            convDSPOpt525_concYC_rom_U           |convDSPOpt525_concYC_rom                                                                                                                                       |    33|
|622   |          conv_4_inc_new_V_1_U                   |convDSPOpt525_conc0C                                                                                                                                           |    33|
|623   |            convDSPOpt525_conc0C_rom_U           |convDSPOpt525_conc0C_rom                                                                                                                                       |    33|
|624   |          ultra_net_mul_mulc8D_U555              |ultra_net_mul_mulc8D_286                                                                                                                                       |   220|
|625   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12_293                                                                                                                              |   220|
|626   |          ultra_net_mul_mulc8D_U556              |ultra_net_mul_mulc8D_287                                                                                                                                       |   220|
|627   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12_292                                                                                                                              |   220|
|628   |          ultra_net_mul_mulc8D_U557              |ultra_net_mul_mulc8D_288                                                                                                                                       |   220|
|629   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12_291                                                                                                                              |   220|
|630   |          ultra_net_mul_mulc8D_U558              |ultra_net_mul_mulc8D_289                                                                                                                                       |   220|
|631   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12_290                                                                                                                              |   220|
|632   |        padding_out_V_V_U                        |fifo_w32_d2_A_x2                                                                                                                                               |   103|
|633   |          U_fifo_w32_d2_A_x2_ram                 |fifo_w32_d2_A_x2_shiftReg_285                                                                                                                                  |    96|
|634   |        reps_c_i_U                               |fifo_w32_d2_A_x2_284                                                                                                                                           |    70|
|635   |          U_fifo_w32_d2_A_x2_ram                 |fifo_w32_d2_A_x2_shiftReg                                                                                                                                      |    62|
|636   |        start_for_convDSPc9D_U                   |start_for_convDSPc9D                                                                                                                                           |    13|
|637   |      conv3x3_bn_act_DSPop_5_U0                  |conv3x3_bn_act_DSPop_5                                                                                                                                         |  4889|
|638   |        conv3padding527716_U0                    |conv3padding527716                                                                                                                                             |   626|
|639   |          grp_stream_in_row_3_fu_162             |stream_in_row_3_278                                                                                                                                            |   144|
|640   |          grp_stream_out_data_4_fu_149           |stream_out_data_4_279                                                                                                                                          |   158|
|641   |            add_ln321_reg_456_reg                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg_funnel                              |     8|
|642   |          row_buffer_0_V_U                       |conv3padding52671daE_280                                                                                                                                       |     1|
|643   |            conv3padding52671daE_ram_U           |conv3padding52671daE_ram_283                                                                                                                                   |     1|
|644   |          row_buffer_1_V_U                       |conv3padding52671daE_281                                                                                                                                       |     1|
|645   |            conv3padding52671daE_ram_U           |conv3padding52671daE_ram_282                                                                                                                                   |     1|
|646   |        convDSPOpt_2_U0                          |convDSPOpt_2                                                                                                                                                   |  4069|
|647   |          trunc_ln700_97_reg_2923_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__5                                                       |     8|
|648   |          trunc_ln700_96_reg_2913_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__8                                                       |     8|
|649   |          trunc_ln700_reg_2898_reg               |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__11                                                      |     8|
|650   |          trunc_ln700_95_reg_2903_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__13                                                      |     8|
|651   |          trunc_ln700_101_reg_2963_reg           |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__14                                                      |     8|
|652   |          trunc_ln700_100_reg_2953_reg           |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel                                                          |     8|
|653   |          trunc_ln700_98_reg_2938_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__3                                                       |     8|
|654   |          trunc_ln700_99_reg_2943_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__6                                                       |     8|
|655   |          conv_6_bias_new_V_0_U                  |convDSPOpt_2_convdqG                                                                                                                                           |    74|
|656   |            convDSPOpt_2_convdqG_rom_U           |convDSPOpt_2_convdqG_rom                                                                                                                                       |    74|
|657   |          conv_6_bias_new_V_1_U                  |convDSPOpt_2_convdsG                                                                                                                                           |    78|
|658   |            convDSPOpt_2_convdsG_rom_U           |convDSPOpt_2_convdsG_rom                                                                                                                                       |    78|
|659   |          conv_6_inc_new_V_0_U                   |convDSPOpt_2_convdpG                                                                                                                                           |    33|
|660   |            convDSPOpt_2_convdpG_rom_U           |convDSPOpt_2_convdpG_rom                                                                                                                                       |    33|
|661   |          conv_6_inc_new_V_1_U                   |convDSPOpt_2_convdrG                                                                                                                                           |    33|
|662   |            convDSPOpt_2_convdrG_rom_U           |convDSPOpt_2_convdrG_rom                                                                                                                                       |    33|
|663   |          ultra_net_mul_mulc8D_U643              |ultra_net_mul_mulc8D                                                                                                                                           |   220|
|664   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12_277                                                                                                                              |   220|
|665   |          ultra_net_mul_mulc8D_U644              |ultra_net_mul_mulc8D_272                                                                                                                                       |   220|
|666   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12_276                                                                                                                              |   220|
|667   |          ultra_net_mul_mulc8D_U645              |ultra_net_mul_mulc8D_273                                                                                                                                       |   220|
|668   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12_275                                                                                                                              |   220|
|669   |          ultra_net_mul_mulc8D_U646              |ultra_net_mul_mulc8D_274                                                                                                                                       |   220|
|670   |            ultra_net_mul_mulc8D_DSP48_12_U      |ultra_net_mul_mulc8D_DSP48_12                                                                                                                                  |   220|
|671   |        padding_out_V_V_U                        |fifo_w32_d2_A_x4                                                                                                                                               |   103|
|672   |          U_fifo_w32_d2_A_x4_ram                 |fifo_w32_d2_A_x4_shiftReg_271                                                                                                                                  |    96|
|673   |        reps_c_i_U                               |fifo_w32_d2_A_x4_270                                                                                                                                           |    70|
|674   |          U_fifo_w32_d2_A_x4_ram                 |fifo_w32_d2_A_x4_shiftReg                                                                                                                                      |    62|
|675   |        start_for_convDSPdzI_U                   |start_for_convDSPdzI                                                                                                                                           |    13|
|676   |      conv3x3_bn_act_DSPop_6_U0                  |conv3x3_bn_act_DSPop_6                                                                                                                                         |  4767|
|677   |        conv3padding526715_U0                    |conv3padding526715                                                                                                                                             |   626|
|678   |          grp_stream_in_row_3_fu_162             |stream_in_row_3                                                                                                                                                |   144|
|679   |          grp_stream_out_data_4_fu_149           |stream_out_data_4                                                                                                                                              |   158|
|680   |            add_ln321_reg_456_reg                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg_funnel__1                           |     8|
|681   |          row_buffer_0_V_U                       |conv3padding52671daE                                                                                                                                           |     1|
|682   |            conv3padding52671daE_ram_U           |conv3padding52671daE_ram_269                                                                                                                                   |     1|
|683   |          row_buffer_1_V_U                       |conv3padding52671daE_268                                                                                                                                       |     1|
|684   |            conv3padding52671daE_ram_U           |conv3padding52671daE_ram                                                                                                                                       |     1|
|685   |        convDSPOpt_3_U0                          |convDSPOpt_3                                                                                                                                                   |  3948|
|686   |          trunc_ln700_90_reg_2925_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__9                                                       |     8|
|687   |          trunc_ln700_89_reg_2915_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__12                                                      |     8|
|688   |          trunc_ln700_reg_2900_reg               |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__15                                                      |     8|
|689   |          trunc_ln700_88_reg_2905_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__1                                                       |     8|
|690   |          trunc_ln700_94_reg_2965_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__2                                                       |     8|
|691   |          trunc_ln700_93_reg_2955_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__4                                                       |     8|
|692   |          trunc_ln700_91_reg_2940_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__7                                                       |     8|
|693   |          trunc_ln700_92_reg_2945_reg            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/convDSPOpt_2_U0/trunc_ln700_100_reg_2953_reg_funnel__10                                                      |     8|
|694   |          conv_5_bias_new_V_0_U                  |convDSPOpt_3_convddE                                                                                                                                           |    81|
|695   |            convDSPOpt_3_convddE_rom_U           |convDSPOpt_3_convddE_rom                                                                                                                                       |    81|
|696   |          conv_5_bias_new_V_1_U                  |convDSPOpt_3_convdfE                                                                                                                                           |    74|
|697   |            convDSPOpt_3_convdfE_rom_U           |convDSPOpt_3_convdfE_rom                                                                                                                                       |    74|
|698   |          conv_5_inc_new_V_0_U                   |convDSPOpt_3_convdcE                                                                                                                                           |    30|
|699   |            convDSPOpt_3_convdcE_rom_U           |convDSPOpt_3_convdcE_rom                                                                                                                                       |    30|
|700   |          conv_5_inc_new_V_1_U                   |convDSPOpt_3_convdeE                                                                                                                                           |    30|
|701   |            convDSPOpt_3_convdeE_rom_U           |convDSPOpt_3_convdeE_rom                                                                                                                                       |    30|
|702   |          ultra_net_mul_mulcUB_U606              |ultra_net_mul_mulcUB                                                                                                                                           |   189|
|703   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_267                                                                                                                              |   189|
|704   |          ultra_net_mul_mulcUB_U607              |ultra_net_mul_mulcUB_262                                                                                                                                       |   189|
|705   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_266                                                                                                                              |   189|
|706   |          ultra_net_mul_mulcUB_U608              |ultra_net_mul_mulcUB_263                                                                                                                                       |   189|
|707   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11_265                                                                                                                              |   189|
|708   |          ultra_net_mul_mulcUB_U609              |ultra_net_mul_mulcUB_264                                                                                                                                       |   189|
|709   |            ultra_net_mul_mulcUB_DSP48_11_U      |ultra_net_mul_mulcUB_DSP48_11                                                                                                                                  |   189|
|710   |        padding_out_V_V_U                        |fifo_w32_d2_A_x3                                                                                                                                               |   103|
|711   |          U_fifo_w32_d2_A_x3_ram                 |fifo_w32_d2_A_x3_shiftReg_261                                                                                                                                  |    96|
|712   |        reps_c_i_U                               |fifo_w32_d2_A_x3_260                                                                                                                                           |    70|
|713   |          U_fifo_w32_d2_A_x3_ram                 |fifo_w32_d2_A_x3_shiftReg                                                                                                                                      |    62|
|714   |        start_for_convDSPdmF_U                   |start_for_convDSPdmF                                                                                                                                           |    13|
|715   |      conv3x3_bn_act_DSPop_U0                    |conv3x3_bn_act_DSPop                                                                                                                                           | 15158|
|716   |        conv3padding711_U0                       |conv3padding711                                                                                                                                                |   649|
|717   |          grp_stream_in_row_4_fu_159             |stream_in_row_4                                                                                                                                                |   267|
|718   |          grp_stream_out_data_fu_147             |stream_out_data                                                                                                                                                |   163|
|719   |            add_ln321_reg_376_reg                |\conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg_funnel                                                                                    |     8|
|720   |          row_buffer_0_V_U                       |conv3padding711_rbll                                                                                                                                           |     2|
|721   |            conv3padding711_rbll_ram_U           |conv3padding711_rbll_ram                                                                                                                                       |     2|
|722   |        convDSPOpt_5_U0                          |convDSPOpt_5                                                                                                                                                   | 13981|
|723   |          ret_V_27_reg_4547_reg                  |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/ret_V_30_reg_4553_reg_funnel__1                                                                |     8|
|724   |          ret_V_30_reg_4553_reg                  |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/ret_V_30_reg_4553_reg_funnel                                                                   |     8|
|725   |          call_ret49_i_pack_weight_data_2_fu_955 |pack_weight_data_2                                                                                                                                             |    16|
|726   |          call_ret50_i_pack_weight_data_2_fu_965 |pack_weight_data_2_120                                                                                                                                         |    16|
|727   |          call_ret51_i_pack_weight_data_2_fu_974 |pack_weight_data_2_121                                                                                                                                         |    16|
|728   |          call_ret52_i_pack_weight_data_2_fu_984 |pack_weight_data_2_122                                                                                                                                         |    16|
|729   |          conv_1_bias_new_V_0_U                  |convDSPOpt_5_convbom                                                                                                                                           |    79|
|730   |            convDSPOpt_5_convbom_rom_U           |convDSPOpt_5_convbom_rom                                                                                                                                       |    79|
|731   |          conv_1_bias_new_V_1_U                  |convDSPOpt_5_convbqm                                                                                                                                           |    88|
|732   |            convDSPOpt_5_convbqm_rom_U           |convDSPOpt_5_convbqm_rom                                                                                                                                       |    88|
|733   |          conv_1_bias_new_V_2_U                  |convDSPOpt_5_convbsm                                                                                                                                           |    94|
|734   |            convDSPOpt_5_convbsm_rom_U           |convDSPOpt_5_convbsm_rom                                                                                                                                       |    94|
|735   |          conv_1_bias_new_V_3_U                  |convDSPOpt_5_convbun                                                                                                                                           |   109|
|736   |            convDSPOpt_5_convbun_rom_U           |convDSPOpt_5_convbun_rom                                                                                                                                       |   109|
|737   |          conv_1_inc_new_V_0_U                   |convDSPOpt_5_convbnm                                                                                                                                           |    52|
|738   |            convDSPOpt_5_convbnm_rom_U           |convDSPOpt_5_convbnm_rom                                                                                                                                       |    52|
|739   |          conv_1_inc_new_V_1_U                   |convDSPOpt_5_convbpm                                                                                                                                           |    45|
|740   |            convDSPOpt_5_convbpm_rom_U           |convDSPOpt_5_convbpm_rom                                                                                                                                       |    45|
|741   |          conv_1_inc_new_V_2_U                   |convDSPOpt_5_convbrm                                                                                                                                           |    57|
|742   |            convDSPOpt_5_convbrm_rom_U           |convDSPOpt_5_convbrm_rom                                                                                                                                       |    57|
|743   |          conv_1_inc_new_V_3_U                   |convDSPOpt_5_convbtn                                                                                                                                           |    56|
|744   |            convDSPOpt_5_convbtn_rom_U           |convDSPOpt_5_convbtn_rom                                                                                                                                       |    56|
|745   |          conv_1_w_new_V_0_0_U                   |convDSPOpt_5_convbxn                                                                                                                                           |    66|
|746   |            convDSPOpt_5_convbxn_rom_U           |convDSPOpt_5_convbxn_rom                                                                                                                                       |    66|
|747   |          conv_1_w_new_V_0_1_U                   |convDSPOpt_5_convbwn                                                                                                                                           |    82|
|748   |            convDSPOpt_5_convbwn_rom_U           |convDSPOpt_5_convbwn_rom                                                                                                                                       |    82|
|749   |          conv_1_w_new_V_0_2_U                   |convDSPOpt_5_convbvn                                                                                                                                           |    20|
|750   |            convDSPOpt_5_convbvn_rom_U           |convDSPOpt_5_convbvn_rom                                                                                                                                       |    20|
|751   |          conv_1_w_new_V_1_0_U                   |convDSPOpt_5_convbAo                                                                                                                                           |    66|
|752   |            convDSPOpt_5_convbAo_rom_U           |convDSPOpt_5_convbAo_rom                                                                                                                                       |    66|
|753   |          conv_1_w_new_V_1_1_U                   |convDSPOpt_5_convbzo                                                                                                                                           |    82|
|754   |            convDSPOpt_5_convbzo_rom_U           |convDSPOpt_5_convbzo_rom                                                                                                                                       |    82|
|755   |          conv_1_w_new_V_1_2_U                   |convDSPOpt_5_convbyn                                                                                                                                           |    18|
|756   |            convDSPOpt_5_convbyn_rom_U           |convDSPOpt_5_convbyn_rom                                                                                                                                       |    18|
|757   |          conv_1_w_new_V_2_0_U                   |convDSPOpt_5_convbDo                                                                                                                                           |    66|
|758   |            convDSPOpt_5_convbDo_rom_U           |convDSPOpt_5_convbDo_rom                                                                                                                                       |    66|
|759   |          conv_1_w_new_V_2_1_U                   |convDSPOpt_5_convbCo                                                                                                                                           |    82|
|760   |            convDSPOpt_5_convbCo_rom_U           |convDSPOpt_5_convbCo_rom                                                                                                                                       |    82|
|761   |          conv_1_w_new_V_2_2_U                   |convDSPOpt_5_convbBo                                                                                                                                           |    18|
|762   |            convDSPOpt_5_convbBo_rom_U           |convDSPOpt_5_convbBo_rom                                                                                                                                       |    18|
|763   |          conv_1_w_new_V_3_0_U                   |convDSPOpt_5_convbGp                                                                                                                                           |    81|
|764   |            convDSPOpt_5_convbGp_rom_U           |convDSPOpt_5_convbGp_rom                                                                                                                                       |    81|
|765   |          conv_1_w_new_V_3_1_U                   |convDSPOpt_5_convbFp                                                                                                                                           |    82|
|766   |            convDSPOpt_5_convbFp_rom_U           |convDSPOpt_5_convbFp_rom                                                                                                                                       |    82|
|767   |          conv_1_w_new_V_3_2_U                   |convDSPOpt_5_convbEo                                                                                                                                           |    18|
|768   |            convDSPOpt_5_convbEo_rom_U           |convDSPOpt_5_convbEo_rom                                                                                                                                       |    18|
|769   |          grp_simd_MAC_2_fu_811                  |simd_MAC_2                                                                                                                                                     |  1993|
|770   |            ultra_net_mul_mulbml_U238            |ultra_net_mul_mulbml_228                                                                                                                                       |    59|
|771   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_259                                                                                                                               |    59|
|772   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__65   |     8|
|773   |            ultra_net_mul_mulbml_U239            |ultra_net_mul_mulbml_229                                                                                                                                       |    46|
|774   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_258                                                                                                                               |    46|
|775   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__73   |     8|
|776   |            ultra_net_mul_mulbml_U240            |ultra_net_mul_mulbml_230                                                                                                                                       |   126|
|777   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_257                                                                                                                               |   126|
|778   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__62   |     8|
|779   |            ultra_net_mul_mulbml_U241            |ultra_net_mul_mulbml_231                                                                                                                                       |    52|
|780   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_256                                                                                                                               |    52|
|781   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__11   |     8|
|782   |            ultra_net_mul_mulbml_U242            |ultra_net_mul_mulbml_232                                                                                                                                       |    59|
|783   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_255                                                                                                                               |    59|
|784   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__149  |     8|
|785   |            ultra_net_mul_mulbml_U243            |ultra_net_mul_mulbml_233                                                                                                                                       |    46|
|786   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_254                                                                                                                               |    46|
|787   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__70   |     8|
|788   |            ultra_net_mul_mulbml_U244            |ultra_net_mul_mulbml_234                                                                                                                                       |   126|
|789   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_253                                                                                                                               |   126|
|790   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__152  |     8|
|791   |            ultra_net_mul_mulbml_U245            |ultra_net_mul_mulbml_235                                                                                                                                       |    52|
|792   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_252                                                                                                                               |    52|
|793   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__6    |     8|
|794   |            ultra_net_mul_mulbml_U246            |ultra_net_mul_mulbml_236                                                                                                                                       |    59|
|795   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_251                                                                                                                               |    59|
|796   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__34   |     8|
|797   |            ultra_net_mul_mulbml_U247            |ultra_net_mul_mulbml_237                                                                                                                                       |    46|
|798   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_250                                                                                                                               |    46|
|799   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__36   |     8|
|800   |            ultra_net_mul_mulbml_U248            |ultra_net_mul_mulbml_238                                                                                                                                       |   126|
|801   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_249                                                                                                                               |   126|
|802   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__146  |     8|
|803   |            ultra_net_mul_mulbml_U249            |ultra_net_mul_mulbml_239                                                                                                                                       |    52|
|804   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_248                                                                                                                               |    52|
|805   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__130  |     8|
|806   |            ultra_net_mul_mulbml_U250            |ultra_net_mul_mulbml_240                                                                                                                                       |    59|
|807   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_247                                                                                                                               |    59|
|808   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__63   |     8|
|809   |            ultra_net_mul_mulbml_U251            |ultra_net_mul_mulbml_241                                                                                                                                       |    46|
|810   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_246                                                                                                                               |    46|
|811   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__156  |     8|
|812   |            ultra_net_mul_mulbml_U252            |ultra_net_mul_mulbml_242                                                                                                                                       |   126|
|813   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_245                                                                                                                               |   126|
|814   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__58   |     8|
|815   |            ultra_net_mul_mulbml_U253            |ultra_net_mul_mulbml_243                                                                                                                                       |    52|
|816   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_244                                                                                                                               |    52|
|817   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__162  |     8|
|818   |          grp_simd_MAC_2_fu_847                  |simd_MAC_2_123                                                                                                                                                 |  2171|
|819   |            ultra_net_mul_mulbml_U238            |ultra_net_mul_mulbml_196                                                                                                                                       |    59|
|820   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_227                                                                                                                               |    59|
|821   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__125  |     8|
|822   |            ultra_net_mul_mulbml_U239            |ultra_net_mul_mulbml_197                                                                                                                                       |    46|
|823   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_226                                                                                                                               |    46|
|824   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__124  |     8|
|825   |            ultra_net_mul_mulbml_U240            |ultra_net_mul_mulbml_198                                                                                                                                       |   126|
|826   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_225                                                                                                                               |   126|
|827   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__82   |     8|
|828   |            ultra_net_mul_mulbml_U241            |ultra_net_mul_mulbml_199                                                                                                                                       |    52|
|829   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_224                                                                                                                               |    52|
|830   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__47   |     8|
|831   |            ultra_net_mul_mulbml_U242            |ultra_net_mul_mulbml_200                                                                                                                                       |    59|
|832   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_223                                                                                                                               |    59|
|833   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__14   |     8|
|834   |            ultra_net_mul_mulbml_U243            |ultra_net_mul_mulbml_201                                                                                                                                       |    46|
|835   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_222                                                                                                                               |    46|
|836   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__60   |     8|
|837   |            ultra_net_mul_mulbml_U244            |ultra_net_mul_mulbml_202                                                                                                                                       |   126|
|838   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_221                                                                                                                               |   126|
|839   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__86   |     8|
|840   |            ultra_net_mul_mulbml_U245            |ultra_net_mul_mulbml_203                                                                                                                                       |    52|
|841   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_220                                                                                                                               |    52|
|842   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__150  |     8|
|843   |            ultra_net_mul_mulbml_U246            |ultra_net_mul_mulbml_204                                                                                                                                       |    60|
|844   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_219                                                                                                                               |    60|
|845   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__3    |     8|
|846   |            ultra_net_mul_mulbml_U247            |ultra_net_mul_mulbml_205                                                                                                                                       |    46|
|847   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_218                                                                                                                               |    46|
|848   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__53   |     8|
|849   |            ultra_net_mul_mulbml_U248            |ultra_net_mul_mulbml_206                                                                                                                                       |   126|
|850   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_217                                                                                                                               |   126|
|851   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__78   |     8|
|852   |            ultra_net_mul_mulbml_U249            |ultra_net_mul_mulbml_207                                                                                                                                       |    52|
|853   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_216                                                                                                                               |    52|
|854   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__141  |     8|
|855   |            ultra_net_mul_mulbml_U250            |ultra_net_mul_mulbml_208                                                                                                                                       |    59|
|856   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_215                                                                                                                               |    59|
|857   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__9    |     8|
|858   |            ultra_net_mul_mulbml_U251            |ultra_net_mul_mulbml_209                                                                                                                                       |    46|
|859   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_214                                                                                                                               |    46|
|860   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__56   |     8|
|861   |            ultra_net_mul_mulbml_U252            |ultra_net_mul_mulbml_210                                                                                                                                       |   126|
|862   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_213                                                                                                                               |   126|
|863   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__80   |     8|
|864   |            ultra_net_mul_mulbml_U253            |ultra_net_mul_mulbml_211                                                                                                                                       |    52|
|865   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_212                                                                                                                               |    52|
|866   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__145  |     8|
|867   |          grp_simd_MAC_2_fu_883                  |simd_MAC_2_124                                                                                                                                                 |  1993|
|868   |            ultra_net_mul_mulbml_U238            |ultra_net_mul_mulbml_164                                                                                                                                       |    59|
|869   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_195                                                                                                                               |    59|
|870   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__92   |     8|
|871   |            ultra_net_mul_mulbml_U239            |ultra_net_mul_mulbml_165                                                                                                                                       |    46|
|872   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_194                                                                                                                               |    46|
|873   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__107  |     8|
|874   |            ultra_net_mul_mulbml_U240            |ultra_net_mul_mulbml_166                                                                                                                                       |   126|
|875   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_193                                                                                                                               |   126|
|876   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__138  |     8|
|877   |            ultra_net_mul_mulbml_U241            |ultra_net_mul_mulbml_167                                                                                                                                       |    52|
|878   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_192                                                                                                                               |    52|
|879   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__142  |     8|
|880   |            ultra_net_mul_mulbml_U242            |ultra_net_mul_mulbml_168                                                                                                                                       |    59|
|881   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_191                                                                                                                               |    59|
|882   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__151  |     8|
|883   |            ultra_net_mul_mulbml_U243            |ultra_net_mul_mulbml_169                                                                                                                                       |    46|
|884   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_190                                                                                                                               |    46|
|885   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__23   |     8|
|886   |            ultra_net_mul_mulbml_U244            |ultra_net_mul_mulbml_170                                                                                                                                       |   126|
|887   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_189                                                                                                                               |   126|
|888   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__100  |     8|
|889   |            ultra_net_mul_mulbml_U245            |ultra_net_mul_mulbml_171                                                                                                                                       |    52|
|890   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_188                                                                                                                               |    52|
|891   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__83   |     8|
|892   |            ultra_net_mul_mulbml_U246            |ultra_net_mul_mulbml_172                                                                                                                                       |    59|
|893   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_187                                                                                                                               |    59|
|894   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__43   |     8|
|895   |            ultra_net_mul_mulbml_U247            |ultra_net_mul_mulbml_173                                                                                                                                       |    46|
|896   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_186                                                                                                                               |    46|
|897   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__90   |     8|
|898   |            ultra_net_mul_mulbml_U248            |ultra_net_mul_mulbml_174                                                                                                                                       |   126|
|899   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_185                                                                                                                               |   126|
|900   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__160  |     8|
|901   |            ultra_net_mul_mulbml_U249            |ultra_net_mul_mulbml_175                                                                                                                                       |    52|
|902   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_184                                                                                                                               |    52|
|903   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__81   |     8|
|904   |            ultra_net_mul_mulbml_U250            |ultra_net_mul_mulbml_176                                                                                                                                       |    59|
|905   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_183                                                                                                                               |    59|
|906   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__158  |     8|
|907   |            ultra_net_mul_mulbml_U251            |ultra_net_mul_mulbml_177                                                                                                                                       |    46|
|908   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_182                                                                                                                               |    46|
|909   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__157  |     8|
|910   |            ultra_net_mul_mulbml_U252            |ultra_net_mul_mulbml_178                                                                                                                                       |   126|
|911   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_181                                                                                                                               |   126|
|912   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__26   |     8|
|913   |            ultra_net_mul_mulbml_U253            |ultra_net_mul_mulbml_179                                                                                                                                       |    52|
|914   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_180                                                                                                                               |    52|
|915   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__140  |     8|
|916   |          grp_simd_MAC_2_fu_919                  |simd_MAC_2_125                                                                                                                                                 |  1994|
|917   |            ultra_net_mul_mulbml_U238            |ultra_net_mul_mulbml                                                                                                                                           |    59|
|918   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_163                                                                                                                               |    59|
|919   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__93   |     8|
|920   |            ultra_net_mul_mulbml_U239            |ultra_net_mul_mulbml_134                                                                                                                                       |    46|
|921   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_162                                                                                                                               |    46|
|922   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__42   |     8|
|923   |            ultra_net_mul_mulbml_U240            |ultra_net_mul_mulbml_135                                                                                                                                       |   126|
|924   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_161                                                                                                                               |   126|
|925   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__137  |     8|
|926   |            ultra_net_mul_mulbml_U241            |ultra_net_mul_mulbml_136                                                                                                                                       |    52|
|927   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_160                                                                                                                               |    52|
|928   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__52   |     8|
|929   |            ultra_net_mul_mulbml_U242            |ultra_net_mul_mulbml_137                                                                                                                                       |    59|
|930   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_159                                                                                                                               |    59|
|931   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__96   |     8|
|932   |            ultra_net_mul_mulbml_U243            |ultra_net_mul_mulbml_138                                                                                                                                       |    46|
|933   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_158                                                                                                                               |    46|
|934   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__28   |     8|
|935   |            ultra_net_mul_mulbml_U244            |ultra_net_mul_mulbml_139                                                                                                                                       |   126|
|936   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_157                                                                                                                               |   126|
|937   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__16   |     8|
|938   |            ultra_net_mul_mulbml_U245            |ultra_net_mul_mulbml_140                                                                                                                                       |    52|
|939   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_156                                                                                                                               |    52|
|940   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__106  |     8|
|941   |            ultra_net_mul_mulbml_U246            |ultra_net_mul_mulbml_141                                                                                                                                       |    60|
|942   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_155                                                                                                                               |    60|
|943   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__98   |     8|
|944   |            ultra_net_mul_mulbml_U247            |ultra_net_mul_mulbml_142                                                                                                                                       |    46|
|945   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_154                                                                                                                               |    46|
|946   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__85   |     8|
|947   |            ultra_net_mul_mulbml_U248            |ultra_net_mul_mulbml_143                                                                                                                                       |   126|
|948   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_153                                                                                                                               |   126|
|949   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__67   |     8|
|950   |            ultra_net_mul_mulbml_U249            |ultra_net_mul_mulbml_144                                                                                                                                       |    52|
|951   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_152                                                                                                                               |    52|
|952   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__31   |     8|
|953   |            ultra_net_mul_mulbml_U250            |ultra_net_mul_mulbml_145                                                                                                                                       |    59|
|954   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_151                                                                                                                               |    59|
|955   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__134  |     8|
|956   |            ultra_net_mul_mulbml_U251            |ultra_net_mul_mulbml_146                                                                                                                                       |    46|
|957   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_150                                                                                                                               |    46|
|958   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__103  |     8|
|959   |            ultra_net_mul_mulbml_U252            |ultra_net_mul_mulbml_147                                                                                                                                       |   126|
|960   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4_149                                                                                                                               |   126|
|961   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__88   |     8|
|962   |            ultra_net_mul_mulbml_U253            |ultra_net_mul_mulbml_148                                                                                                                                       |    52|
|963   |              ultra_net_mul_mulbml_DSP48_4_U     |ultra_net_mul_mulbml_DSP48_4                                                                                                                                   |    52|
|964   |                p                                |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__59   |     8|
|965   |          ultra_net_mul_12nbHp_U287              |ultra_net_mul_12nbHp                                                                                                                                           |   133|
|966   |            ultra_net_mul_12nbHp_MulnS_4_U       |ultra_net_mul_12nbHp_MulnS_4                                                                                                                                   |   133|
|967   |          ultra_net_mul_mulbIp_U288              |ultra_net_mul_mulbIp                                                                                                                                           |   206|
|968   |            ultra_net_mul_mulbIp_DSP48_5_U       |ultra_net_mul_mulbIp_DSP48_5_133                                                                                                                               |   206|
|969   |          ultra_net_mul_mulbIp_U289              |ultra_net_mul_mulbIp_126                                                                                                                                       |   206|
|970   |            ultra_net_mul_mulbIp_DSP48_5_U       |ultra_net_mul_mulbIp_DSP48_5_132                                                                                                                               |   206|
|971   |          ultra_net_mul_mulbIp_U294              |ultra_net_mul_mulbIp_127                                                                                                                                       |   198|
|972   |            ultra_net_mul_mulbIp_DSP48_5_U       |ultra_net_mul_mulbIp_DSP48_5_131                                                                                                                               |   198|
|973   |          ultra_net_mul_mulbIp_U295              |ultra_net_mul_mulbIp_128                                                                                                                                       |   198|
|974   |            ultra_net_mul_mulbIp_DSP48_5_U       |ultra_net_mul_mulbIp_DSP48_5                                                                                                                                   |   198|
|975   |          ultra_net_mul_mulbKp_U292              |ultra_net_mul_mulbKp                                                                                                                                           |   194|
|976   |            ultra_net_mul_mulbKp_DSP48_7_U       |ultra_net_mul_mulbKp_DSP48_7_130                                                                                                                               |   194|
|977   |          ultra_net_mul_mulbKp_U293              |ultra_net_mul_mulbKp_129                                                                                                                                       |   194|
|978   |            ultra_net_mul_mulbKp_DSP48_7_U       |ultra_net_mul_mulbKp_DSP48_7                                                                                                                                   |   194|
|979   |        padding_out_V_V_U                        |fifo_w128_d2_A                                                                                                                                                 |   393|
|980   |          U_fifo_w128_d2_A_ram                   |fifo_w128_d2_A_shiftReg                                                                                                                                        |   384|
|981   |        reps_c_i_U                               |fifo_w32_d2_A_x                                                                                                                                                |   121|
|982   |          U_fifo_w32_d2_A_x_ram                  |fifo_w32_d2_A_x_shiftReg                                                                                                                                       |   112|
|983   |        start_for_convDSPbLp_U                   |start_for_convDSPbLp                                                                                                                                           |    12|
|984   |      conv3x3_l0_bn_act_DS_U0                    |conv3x3_l0_bn_act_DS                                                                                                                                           | 12365|
|985   |        conv3padding_l0710_U0                    |conv3padding_l0710                                                                                                                                             |   598|
|986   |          grp_stream_in_row_l0_fu_176            |stream_in_row_l0                                                                                                                                               |   110|
|987   |          grp_stream_out_data_l0_fu_161          |stream_out_data_l0                                                                                                                                             |   277|
|988   |            ultra_net_mux_42_ocq_U85             |ultra_net_mux_42_ocq                                                                                                                                           |    24|
|989   |            ultra_net_mux_42_ocq_U86             |ultra_net_mux_42_ocq_118                                                                                                                                       |    24|
|990   |            ultra_net_mux_42_ocq_U87             |ultra_net_mux_42_ocq_119                                                                                                                                       |    24|
|991   |          row_buffer_0_V_U                       |conv3padding_l071pcA                                                                                                                                           |     1|
|992   |            conv3padding_l071pcA_ram_U           |conv3padding_l071pcA_ram_117                                                                                                                                   |     1|
|993   |          row_buffer_1_V_U                       |conv3padding_l071pcA_112                                                                                                                                       |     1|
|994   |            conv3padding_l071pcA_ram_U           |conv3padding_l071pcA_ram_116                                                                                                                                   |     1|
|995   |          row_buffer_2_V_U                       |conv3padding_l071pcA_113                                                                                                                                       |     1|
|996   |            conv3padding_l071pcA_ram_U           |conv3padding_l071pcA_ram_115                                                                                                                                   |     1|
|997   |          row_buffer_3_V_U                       |conv3padding_l071pcA_114                                                                                                                                       |     1|
|998   |            conv3padding_l071pcA_ram_U           |conv3padding_l071pcA_ram                                                                                                                                       |     1|
|999   |        convDSPOpt_l0_U0                         |convDSPOpt_l0                                                                                                                                                  |  8372|
|1000  |          p_1_out                                |p_1_out_funnel                                                                                                                                                 |     8|
|1001  |          p_1_out__0                             |p_1_out_funnel__1                                                                                                                                              |     8|
|1002  |          p_1_out__1                             |p_1_out_funnel__2                                                                                                                                              |     8|
|1003  |          p_1_out__2                             |p_1_out_funnel__3                                                                                                                                              |     8|
|1004  |          p_1_out__3                             |p_1_out_funnel__4                                                                                                                                              |     8|
|1005  |          p_1_out__4                             |p_1_out_funnel__5                                                                                                                                              |     8|
|1006  |          p_1_out__5                             |p_1_out_funnel__6                                                                                                                                              |     8|
|1007  |          p_1_out__6                             |p_1_out_funnel__7                                                                                                                                              |     8|
|1008  |          p_1_out__7                             |p_1_out_funnel__8                                                                                                                                              |     8|
|1009  |          p_1_out__8                             |p_1_out_funnel__9                                                                                                                                              |     8|
|1010  |          p_1_out__9                             |p_1_out_funnel__10                                                                                                                                             |     8|
|1011  |          p_1_out__10                            |p_1_out_funnel__11                                                                                                                                             |     8|
|1012  |          p_1_out__11                            |p_1_out_funnel__12                                                                                                                                             |     8|
|1013  |          p_1_out__12                            |p_1_out_funnel__13                                                                                                                                             |     8|
|1014  |          p_1_out__13                            |p_1_out_funnel__14                                                                                                                                             |     8|
|1015  |          p_1_out__14                            |p_1_out_funnel__15                                                                                                                                             |     8|
|1016  |          p_1_out__15                            |p_1_out_funnel__16                                                                                                                                             |     8|
|1017  |          p_1_out__16                            |p_1_out_funnel__17                                                                                                                                             |     8|
|1018  |          conv_0_w_new_V_0_0_U                   |convDSPOpt_l0_conudo                                                                                                                                           |     1|
|1019  |            convDSPOpt_l0_conudo_rom_U           |convDSPOpt_l0_conudo_rom                                                                                                                                       |     1|
|1020  |          conv_0_w_new_V_12_2_U                  |convDSPOpt_l0_con6jw                                                                                                                                           |     1|
|1021  |            convDSPOpt_l0_con6jw_rom_U           |convDSPOpt_l0_con6jw_rom                                                                                                                                       |     1|
|1022  |          conv_0_w_new_V_14_0_U                  |convDSPOpt_l0_conbak                                                                                                                                           |     1|
|1023  |            convDSPOpt_l0_conbak_rom_U           |convDSPOpt_l0_conbak_rom                                                                                                                                       |     1|
|1024  |          conv_0_w_new_V_14_2_U                  |convDSPOpt_l0_conbck                                                                                                                                           |    17|
|1025  |            convDSPOpt_l0_conbck_rom_U           |convDSPOpt_l0_conbck_rom                                                                                                                                       |    17|
|1026  |          conv_0_w_new_V_15_2_U                  |convDSPOpt_l0_conbfk                                                                                                                                           |     5|
|1027  |            convDSPOpt_l0_conbfk_rom_U           |convDSPOpt_l0_conbfk_rom                                                                                                                                       |     5|
|1028  |          conv_0_w_new_V_4_2_U                   |convDSPOpt_l0_conIfE                                                                                                                                           |     4|
|1029  |            convDSPOpt_l0_conIfE_rom_U           |convDSPOpt_l0_conIfE_rom                                                                                                                                       |     4|
|1030  |          conv_0_w_new_V_5_2_U                   |convDSPOpt_l0_conLf8                                                                                                                                           |     2|
|1031  |            convDSPOpt_l0_conLf8_rom_U           |convDSPOpt_l0_conLf8_rom                                                                                                                                       |     2|
|1032  |          conv_0_w_new_V_8_2_U                   |convDSPOpt_l0_conUhA                                                                                                                                           |     7|
|1033  |            convDSPOpt_l0_conUhA_rom_U           |convDSPOpt_l0_conUhA_rom                                                                                                                                       |     7|
|1034  |          grp_simd_mac9_DSP2_fu_1014             |simd_mac9_DSP2                                                                                                                                                 |   836|
|1035  |          grp_simd_mac9_DSP2_fu_1045             |simd_mac9_DSP2_99                                                                                                                                              |   697|
|1036  |            p_1_out                              |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__18                                                                                                                  |     8|
|1037  |            p_1_out__0                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__19                                                                                                                  |     8|
|1038  |            p_1_out__1                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__20                                                                                                                  |     8|
|1039  |            p_1_out__2                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__21                                                                                                                  |     8|
|1040  |            p_1_out__3                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__22                                                                                                                  |     8|
|1041  |            p_1_out__4                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__23                                                                                                                  |     8|
|1042  |            p_1_out__5                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__24                                                                                                                  |     8|
|1043  |            p_1_out__6                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__25                                                                                                                  |     8|
|1044  |            p_1_out__7                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__26                                                                                                                  |     8|
|1045  |          grp_simd_mac9_DSP2_fu_1076             |simd_mac9_DSP2_100                                                                                                                                             |   700|
|1046  |            p_1_out                              |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__9                                                               |     8|
|1047  |            p_1_out__0                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__10                                                              |     8|
|1048  |            p_1_out__1                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__11                                                              |     8|
|1049  |            p_1_out__2                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__12                                                              |     8|
|1050  |            p_1_out__3                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__13                                                              |     8|
|1051  |            p_1_out__4                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__14                                                              |     8|
|1052  |            p_1_out__5                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__15                                                              |     8|
|1053  |            p_1_out__6                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__16                                                              |     8|
|1054  |            p_1_out__7                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__17                                                              |     8|
|1055  |          grp_simd_mac9_DSP2_fu_1107             |simd_mac9_DSP2_101                                                                                                                                             |   687|
|1056  |            p_1_out                              |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__1                                                               |     8|
|1057  |            p_1_out__0                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__2                                                               |     8|
|1058  |            p_1_out__1                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__3                                                               |     8|
|1059  |            p_1_out__2                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__4                                                               |     8|
|1060  |            p_1_out__3                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__5                                                               |     8|
|1061  |            p_1_out__4                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__6                                                               |     8|
|1062  |            p_1_out__5                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__7                                                               |     8|
|1063  |            p_1_out__6                           |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel__8                                                               |     8|
|1064  |            ultra_net_mul_multde_U104            |ultra_net_mul_multde_110                                                                                                                                       |    46|
|1065  |              ultra_net_mul_multde_DSP48_1_U     |ultra_net_mul_multde_DSP48_1_111                                                                                                                               |    46|
|1066  |                p                                |\grp_simd_mac9_DSP2_fu_1107/ultra_net_mul_multde_U104/ultra_net_mul_multde_DSP48_1_U/p_funnel                                                                  |     8|
|1067  |          grp_simd_mac9_DSP2_fu_1138             |simd_mac9_DSP2_102                                                                                                                                             |   886|
|1068  |            p_1_out                              |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__28                                                                                                                  |     8|
|1069  |            p_1_out__0                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__29                                                                                                                  |     8|
|1070  |            p_1_out__1                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__30                                                                                                                  |     8|
|1071  |            p_1_out__2                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__31                                                                                                                  |     8|
|1072  |            p_1_out__3                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__32                                                                                                                  |     8|
|1073  |            p_1_out__4                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__33                                                                                                                  |     8|
|1074  |            p_1_out__5                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__34                                                                                                                  |     8|
|1075  |            p_1_out__6                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__35                                                                                                                  |     8|
|1076  |            ultra_net_mul_multde_U104            |ultra_net_mul_multde_108                                                                                                                                       |    48|
|1077  |              ultra_net_mul_multde_DSP48_1_U     |ultra_net_mul_multde_DSP48_1_109                                                                                                                               |    48|
|1078  |                p                                |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__27                                                                                                                  |     8|
|1079  |          grp_simd_mac9_DSP2_fu_1169             |simd_mac9_DSP2_103                                                                                                                                             |   863|
|1080  |          grp_simd_mac9_DSP2_fu_952              |simd_mac9_DSP2_104                                                                                                                                             |   756|
|1081  |            p_1_out                              |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel                                                                                                                      |     8|
|1082  |            p_1_out__0                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__1                                                                                                                   |     8|
|1083  |            p_1_out__1                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__2                                                                                                                   |     8|
|1084  |            p_1_out__2                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__3                                                                                                                   |     8|
|1085  |            p_1_out__3                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__4                                                                                                                   |     8|
|1086  |            p_1_out__4                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__5                                                                                                                   |     8|
|1087  |            p_1_out__5                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__6                                                                                                                   |     8|
|1088  |            p_1_out__6                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__7                                                                                                                   |     8|
|1089  |            p_1_out__7                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__8                                                                                                                   |     8|
|1090  |          grp_simd_mac9_DSP2_fu_983              |simd_mac9_DSP2_105                                                                                                                                             |   708|
|1091  |            p_1_out                              |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__10                                                                                                                  |     8|
|1092  |            p_1_out__0                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__11                                                                                                                  |     8|
|1093  |            p_1_out__1                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__12                                                                                                                  |     8|
|1094  |            p_1_out__2                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__13                                                                                                                  |     8|
|1095  |            p_1_out__3                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__15                                                                                                                  |     8|
|1096  |            p_1_out__4                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__16                                                                                                                  |     8|
|1097  |            p_1_out__5                           |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__17                                                                                                                  |     8|
|1098  |            ultra_net_mul_multde_U104            |ultra_net_mul_multde                                                                                                                                           |    46|
|1099  |              ultra_net_mul_multde_DSP48_1_U     |ultra_net_mul_multde_DSP48_1_107                                                                                                                               |    46|
|1100  |                p                                |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__9                                                                                                                   |     8|
|1101  |            ultra_net_mul_multde_U109            |ultra_net_mul_multde_106                                                                                                                                       |    81|
|1102  |              ultra_net_mul_multde_DSP48_1_U     |ultra_net_mul_multde_DSP48_1                                                                                                                                   |    81|
|1103  |                p                                |\grp_simd_mac9_DSP2_fu_952/p_1_out_funnel__14                                                                                                                  |     8|
|1104  |        conv_l0_out_V_V_U                        |fifo_w416_d2_A                                                                                                                                                 |  1256|
|1105  |          U_fifo_w416_d2_A_ram                   |fifo_w416_d2_A_shiftReg                                                                                                                                        |  1248|
|1106  |        padding_out_V_V_U                        |fifo_w72_d2_A                                                                                                                                                  |   225|
|1107  |          U_fifo_w72_d2_A_ram                    |fifo_w72_d2_A_shiftReg                                                                                                                                         |   216|
|1108  |        reps_c1_i_U                              |fifo_w32_d2_A                                                                                                                                                  |    89|
|1109  |          U_fifo_w32_d2_A_ram                    |fifo_w32_d2_A_shiftReg_98                                                                                                                                      |    81|
|1110  |        reps_c_i_U                               |fifo_w32_d2_A_90                                                                                                                                               |    92|
|1111  |          U_fifo_w32_d2_A_ram                    |fifo_w32_d2_A_shiftReg                                                                                                                                         |    82|
|1112  |        start_for_convDSPbhl_U                   |start_for_convDSPbhl                                                                                                                                           |    12|
|1113  |        start_for_streamBbil_U                   |start_for_streamBbil                                                                                                                                           |    11|
|1114  |        streamBnRelu_l0_U0                       |streamBnRelu_l0                                                                                                                                                |  1708|
|1115  |          grp_bn_qurelu_fixed_fu_216             |bn_qurelu_fixed                                                                                                                                                |   107|
|1116  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel                                                                                    |     8|
|1117  |          grp_bn_qurelu_fixed_fu_225             |bn_qurelu_fixed_91                                                                                                                                             |   101|
|1118  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel__1                                                                                 |     8|
|1119  |          grp_bn_qurelu_fixed_fu_234             |bn_qurelu_fixed_92                                                                                                                                             |   102|
|1120  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel__2                                                                                 |     8|
|1121  |          grp_bn_qurelu_fixed_fu_243             |bn_qurelu_fixed_93                                                                                                                                             |   101|
|1122  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel__3                                                                                 |     8|
|1123  |          grp_bn_qurelu_fixed_fu_252             |bn_qurelu_fixed_94                                                                                                                                             |   102|
|1124  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel__4                                                                                 |     8|
|1125  |          grp_bn_qurelu_fixed_fu_261             |bn_qurelu_fixed_95                                                                                                                                             |   101|
|1126  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel__5                                                                                 |     8|
|1127  |          grp_bn_qurelu_fixed_fu_270             |bn_qurelu_fixed_96                                                                                                                                             |   101|
|1128  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel__6                                                                                 |     8|
|1129  |          grp_bn_qurelu_fixed_fu_279             |bn_qurelu_fixed_97                                                                                                                                             |   102|
|1130  |            ret_V_133_reg_124_reg                |\streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg_funnel__7                                                                                 |     8|
|1131  |      conv_0_out_V_V_U                           |fifo_w128_d128_A                                                                                                                                               |   443|
|1132  |      conv_1_out_V_V_U                           |fifo_w32_d128_A                                                                                                                                                |   174|
|1133  |      conv_2_out_V_V_U                           |fifo_w64_d128_A                                                                                                                                                |   290|
|1134  |      conv_3_out_V_V_U                           |fifo_w32_d128_A_3                                                                                                                                              |   174|
|1135  |      conv_4_out_V_V_U                           |fifo_w16_d128_A                                                                                                                                                |   110|
|1136  |      conv_5_out_V_V_U                           |fifo_w16_d128_A_4                                                                                                                                              |   109|
|1137  |      conv_6_out_V_V_U                           |fifo_w16_d128_A_5                                                                                                                                              |   110|
|1138  |      conv_7_out_V_V_U                           |fifo_w16_d128_A_6                                                                                                                                              |   110|
|1139  |      conv_8_out_V_V_U                           |fifo_w64_d64_A                                                                                                                                                 |   245|
|1140  |      in_stream0_V_V_U                           |fifo_w192_d1024_A                                                                                                                                              |   663|
|1141  |      in_stream1_V_V_U                           |fifo_w24_d16_A                                                                                                                                                 |    47|
|1142  |        U_fifo_w24_d16_A_ram                     |fifo_w24_d16_A_shiftReg_89                                                                                                                                     |    29|
|1143  |      in_stream2_V_V_U                           |fifo_w24_d16_A_7                                                                                                                                               |    45|
|1144  |        U_fifo_w24_d16_A_ram                     |fifo_w24_d16_A_shiftReg                                                                                                                                        |    28|
|1145  |      in_stream_extract_V_s_U                    |fifo_w64_d1024_A                                                                                                                                               |   277|
|1146  |      max_pool2x2_1_U0                           |max_pool2x2_1                                                                                                                                                  |   460|
|1147  |        row_store_V_U                            |max_pool2x2_1_rowcxx                                                                                                                                           |    52|
|1148  |          max_pool2x2_1_rowcxx_ram_U             |max_pool2x2_1_rowcxx_ram                                                                                                                                       |    52|
|1149  |      max_pool2x2_2_U0                           |max_pool2x2_2                                                                                                                                                  |   395|
|1150  |        row_store_V_U                            |max_pool2x2_2_rowcWB                                                                                                                                           |    30|
|1151  |          max_pool2x2_2_rowcWB_ram_U             |max_pool2x2_2_rowcWB_ram                                                                                                                                       |    30|
|1152  |      max_pool2x2_3_U0                           |max_pool2x2_3                                                                                                                                                  |   659|
|1153  |        row_store_V_U                            |max_pool2x2_3_rowbjl                                                                                                                                           |   197|
|1154  |          max_pool2x2_3_rowbjl_ram_U             |max_pool2x2_3_rowbjl_ram                                                                                                                                       |   197|
|1155  |      max_pool2x2_U0                             |max_pool2x2                                                                                                                                                    |   398|
|1156  |        row_store_V_U                            |max_pool2x2_row_sbMq                                                                                                                                           |    33|
|1157  |          max_pool2x2_row_sbMq_ram_U             |max_pool2x2_row_sbMq_ram                                                                                                                                       |    33|
|1158  |      pool_0_out_V_V_U                           |fifo_w128_d128_A_8                                                                                                                                             |   446|
|1159  |      pool_1_out_V_V_U                           |fifo_w32_d128_A_9                                                                                                                                              |   157|
|1160  |      pool_2_out_V_V_U                           |fifo_w64_d128_A_10                                                                                                                                             |   253|
|1161  |      pool_3_out_V_V_U                           |fifo_w32_d128_A_11                                                                                                                                             |   157|
|1162  |      reps_c10_U                                 |fifo_w32_d2_A_x7                                                                                                                                               |   104|
|1163  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_88                                                                                                                                   |    94|
|1164  |      reps_c11_U                                 |fifo_w32_d2_A_x7_12                                                                                                                                            |   103|
|1165  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_87                                                                                                                                   |    93|
|1166  |      reps_c12_U                                 |fifo_w32_d2_A_x7_13                                                                                                                                            |   104|
|1167  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_86                                                                                                                                   |    94|
|1168  |      reps_c13_U                                 |fifo_w32_d2_A_x7_14                                                                                                                                            |   103|
|1169  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_85                                                                                                                                   |    93|
|1170  |      reps_c14_U                                 |fifo_w32_d2_A_x7_15                                                                                                                                            |   102|
|1171  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_84                                                                                                                                   |    94|
|1172  |      reps_c15_U                                 |fifo_w32_d2_A_x7_16                                                                                                                                            |   193|
|1173  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_83                                                                                                                                   |   184|
|1174  |      reps_c16_U                                 |fifo_w32_d2_A_x7_17                                                                                                                                            |    95|
|1175  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_82                                                                                                                                   |    85|
|1176  |      reps_c1_U                                  |fifo_w32_d2_A_x7_18                                                                                                                                            |   108|
|1177  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_81                                                                                                                                   |    96|
|1178  |      reps_c2_U                                  |fifo_w32_d2_A_x7_19                                                                                                                                            |   105|
|1179  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_80                                                                                                                                   |    97|
|1180  |      reps_c3_U                                  |fifo_w32_d2_A_x7_20                                                                                                                                            |   129|
|1181  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_79                                                                                                                                   |   120|
|1182  |      reps_c4_U                                  |fifo_w32_d2_A_x7_21                                                                                                                                            |   104|
|1183  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_78                                                                                                                                   |    94|
|1184  |      reps_c5_U                                  |fifo_w32_d2_A_x7_22                                                                                                                                            |   166|
|1185  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_77                                                                                                                                   |   156|
|1186  |      reps_c6_U                                  |fifo_w32_d2_A_x7_23                                                                                                                                            |   104|
|1187  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_76                                                                                                                                   |    94|
|1188  |      reps_c7_U                                  |fifo_w32_d2_A_x7_24                                                                                                                                            |   132|
|1189  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_75                                                                                                                                   |   122|
|1190  |      reps_c8_U                                  |fifo_w32_d2_A_x7_25                                                                                                                                            |   104|
|1191  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_74                                                                                                                                   |    94|
|1192  |      reps_c9_U                                  |fifo_w32_d2_A_x7_26                                                                                                                                            |   133|
|1193  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg_73                                                                                                                                   |   123|
|1194  |      reps_c_U                                   |fifo_w32_d2_A_x7_27                                                                                                                                            |   107|
|1195  |        U_fifo_w32_d2_A_x7_ram                   |fifo_w32_d2_A_x7_shiftReg                                                                                                                                      |    97|
|1196  |      resize_batch_U0                            |resize_batch                                                                                                                                                   |  3332|
|1197  |        grp_resize_fu_55                         |resize                                                                                                                                                         |  3236|
|1198  |          Resize_opr_linear_U0                   |Resize_opr_linear                                                                                                                                              |  2465|
|1199  |            k_buf_val_val_0_0_U                  |Resize_opr_lineardEe                                                                                                                                           |    25|
|1200  |              Resize_opr_lineardEe_ram_U         |Resize_opr_lineardEe_ram_72                                                                                                                                    |    25|
|1201  |            k_buf_val_val_0_1_U                  |Resize_opr_lineardEe_33                                                                                                                                        |    25|
|1202  |              Resize_opr_lineardEe_ram_U         |Resize_opr_lineardEe_ram_71                                                                                                                                    |    25|
|1203  |            k_buf_val_val_0_2_U                  |Resize_opr_lineardEe_34                                                                                                                                        |    63|
|1204  |              Resize_opr_lineardEe_ram_U         |Resize_opr_lineardEe_ram                                                                                                                                       |    63|
|1205  |            k_buf_val_val_1_0_U                  |Resize_opr_linearg8j                                                                                                                                           |     1|
|1206  |              Resize_opr_linearg8j_ram_U         |Resize_opr_linearg8j_ram_70                                                                                                                                    |     1|
|1207  |            k_buf_val_val_1_1_U                  |Resize_opr_linearg8j_35                                                                                                                                        |     1|
|1208  |              Resize_opr_linearg8j_ram_U         |Resize_opr_linearg8j_ram_69                                                                                                                                    |     1|
|1209  |            k_buf_val_val_1_2_U                  |Resize_opr_linearg8j_36                                                                                                                                        |    14|
|1210  |              Resize_opr_linearg8j_ram_U         |Resize_opr_linearg8j_ram                                                                                                                                       |    14|
|1211  |            ultra_net_mul_20skbM_U25             |ultra_net_mul_20skbM                                                                                                                                           |    33|
|1212  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_68                                                                                                                                |    33|
|1213  |                tmp_product                      |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__2    |     8|
|1214  |                p_reg                            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__40   |     8|
|1215  |            ultra_net_mul_20skbM_U26             |ultra_net_mul_20skbM_37                                                                                                                                        |    33|
|1216  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_67                                                                                                                                |    33|
|1217  |                tmp_product                      |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel       |     8|
|1218  |                p_reg                            |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__2          |     8|
|1219  |            ultra_net_mul_20skbM_U27             |ultra_net_mul_20skbM_38                                                                                                                                        |    33|
|1220  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_66                                                                                                                                |    33|
|1221  |                tmp_product                      |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__3                                                                                 |     8|
|1222  |                p_reg                            |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__1                                                                                       |     8|
|1223  |            ultra_net_mul_20skbM_U28             |ultra_net_mul_20skbM_39                                                                                                                                        |    42|
|1224  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_65                                                                                                                                |    42|
|1225  |                tmp_product                      |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__2                                                                                 |     8|
|1226  |                p_reg                            |\ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__1                                                                                       |     8|
|1227  |            ultra_net_mul_20skbM_U29             |ultra_net_mul_20skbM_40                                                                                                                                        |    33|
|1228  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_64                                                                                                                                |    33|
|1229  |                tmp_product                      |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel       |     8|
|1230  |                p_reg                            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__119  |     8|
|1231  |            ultra_net_mul_20skbM_U30             |ultra_net_mul_20skbM_41                                                                                                                                        |    33|
|1232  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_63                                                                                                                                |    33|
|1233  |                tmp_product                      |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__2    |     8|
|1234  |                p_reg                            |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel             |     8|
|1235  |            ultra_net_mul_20skbM_U31             |ultra_net_mul_20skbM_42                                                                                                                                        |    33|
|1236  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_62                                                                                                                                |    33|
|1237  |                tmp_product                      |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__7                                                                                 |     8|
|1238  |                p_reg                            |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__3                                                                                       |     8|
|1239  |            ultra_net_mul_20skbM_U32             |ultra_net_mul_20skbM_43                                                                                                                                        |    42|
|1240  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_61                                                                                                                                |    42|
|1241  |                tmp_product                      |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__6                                                                                 |     8|
|1242  |                p_reg                            |\ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__3                                                                                       |     8|
|1243  |            ultra_net_mul_20skbM_U33             |ultra_net_mul_20skbM_44                                                                                                                                        |    42|
|1244  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_60                                                                                                                                |    42|
|1245  |                tmp_product                      |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__1    |     8|
|1246  |                p_reg                            |\grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p_funnel__147  |     8|
|1247  |            ultra_net_mul_20skbM_U34             |ultra_net_mul_20skbM_45                                                                                                                                        |    34|
|1248  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_59                                                                                                                                |    34|
|1249  |                tmp_product                      |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__3    |     8|
|1250  |                p_reg                            |\grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__1          |     8|
|1251  |            ultra_net_mul_20skbM_U35             |ultra_net_mul_20skbM_46                                                                                                                                        |    39|
|1252  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3_58                                                                                                                                |    39|
|1253  |                tmp_product                      |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__11                                                                                |     8|
|1254  |                p_reg                            |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__5                                                                                       |     8|
|1255  |            ultra_net_mul_20skbM_U36             |ultra_net_mul_20skbM_47                                                                                                                                        |    42|
|1256  |              ultra_net_mul_20skbM_MulnS_3_U     |ultra_net_mul_20skbM_MulnS_3                                                                                                                                   |    42|
|1257  |                tmp_product                      |\ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product_funnel__10                                                                                |     8|
|1258  |                p_reg                            |\ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/p_reg_funnel__5                                                                                       |     8|
|1259  |            ultra_net_mul_27njbC_U24             |ultra_net_mul_27njbC                                                                                                                                           |    18|
|1260  |              ultra_net_mul_27njbC_MulnS_2_U     |ultra_net_mul_27njbC_MulnS_2                                                                                                                                   |    18|
|1261  |                tmp_product                      |\ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product_funnel                                                                                    |     8|
|1262  |                tmp_product__0                   |\ultra_net_mul_27njbC_U24/ultra_net_mul_27njbC_MulnS_2_U/tmp_product__0_funnel                                                                                 |     8|
|1263  |            ultra_net_mul_mullbW_U38             |ultra_net_mul_mullbW                                                                                                                                           |    54|
|1264  |              ultra_net_mul_mullbW_DSP48_0_U     |ultra_net_mul_mullbW_DSP48_0_57                                                                                                                                |    54|
|1265  |            ultra_net_mul_mullbW_U40             |ultra_net_mul_mullbW_48                                                                                                                                        |     4|
|1266  |              ultra_net_mul_mullbW_DSP48_0_U     |ultra_net_mul_mullbW_DSP48_0_56                                                                                                                                |     4|
|1267  |            ultra_net_mul_mullbW_U42             |ultra_net_mul_mullbW_49                                                                                                                                        |    54|
|1268  |              ultra_net_mul_mullbW_DSP48_0_U     |ultra_net_mul_mullbW_DSP48_0_55                                                                                                                                |    54|
|1269  |            ultra_net_mul_mullbW_U44             |ultra_net_mul_mullbW_50                                                                                                                                        |     4|
|1270  |              ultra_net_mul_mullbW_DSP48_0_U     |ultra_net_mul_mullbW_DSP48_0_54                                                                                                                                |     4|
|1271  |            ultra_net_mul_mullbW_U46             |ultra_net_mul_mullbW_51                                                                                                                                        |    54|
|1272  |              ultra_net_mul_mullbW_DSP48_0_U     |ultra_net_mul_mullbW_DSP48_0_53                                                                                                                                |    54|
|1273  |            ultra_net_mul_mullbW_U48             |ultra_net_mul_mullbW_52                                                                                                                                        |     4|
|1274  |              ultra_net_mul_mullbW_DSP48_0_U     |ultra_net_mul_mullbW_DSP48_0                                                                                                                                   |     4|
|1275  |          mat_to_stream_U0                       |mat_to_stream                                                                                                                                                  |    62|
|1276  |          raw_img_data_stream_1_U                |fifo_w8_d1024_A                                                                                                                                                |   108|
|1277  |          raw_img_data_stream_2_U                |fifo_w8_d1024_A_28                                                                                                                                             |   108|
|1278  |          raw_img_data_stream_s_U                |fifo_w8_d1024_A_29                                                                                                                                             |   108|
|1279  |          resize_img_data_stre_1_U               |fifo_w8_d1024_A_30                                                                                                                                             |   105|
|1280  |          resize_img_data_stre_2_U               |fifo_w8_d1024_A_31                                                                                                                                             |   105|
|1281  |          resize_img_data_stre_U                 |fifo_w8_d1024_A_32                                                                                                                                             |   105|
|1282  |          start_for_Resize_mb6_U                 |start_for_Resize_mb6                                                                                                                                           |     8|
|1283  |          start_for_mat_to_ncg_U                 |start_for_mat_to_ncg                                                                                                                                           |    11|
|1284  |          stream_to_mat_U0                       |stream_to_mat                                                                                                                                                  |    51|
|1285  |      start_for_AddLasteeO_U                     |start_for_AddLasteeO                                                                                                                                           |    11|
|1286  |      start_for_StreamidYM_U                     |start_for_StreamidYM                                                                                                                                           |    13|
|1287  |      start_for_StreamidZM_U                     |start_for_StreamidZM                                                                                                                                           |    13|
|1288  |      start_for_conv1x1edO_U                     |start_for_conv1x1edO                                                                                                                                           |    12|
|1289  |      start_for_conv3x3d1M_U                     |start_for_conv3x3d1M                                                                                                                                           |    13|
|1290  |      start_for_conv3x3d3M_U                     |start_for_conv3x3d3M                                                                                                                                           |    12|
|1291  |      start_for_conv3x3d5N_U                     |start_for_conv3x3d5N                                                                                                                                           |    12|
|1292  |      start_for_conv3x3d7N_U                     |start_for_conv3x3d7N                                                                                                                                           |    14|
|1293  |      start_for_conv3x3d9N_U                     |start_for_conv3x3d9N                                                                                                                                           |    14|
|1294  |      start_for_conv3x3eaO_U                     |start_for_conv3x3eaO                                                                                                                                           |    12|
|1295  |      start_for_conv3x3ebO_U                     |start_for_conv3x3ebO                                                                                                                                           |    11|
|1296  |      start_for_conv3x3ecO_U                     |start_for_conv3x3ecO                                                                                                                                           |    11|
|1297  |      start_for_max_pood2M_U                     |start_for_max_pood2M                                                                                                                                           |    12|
|1298  |      start_for_max_pood4N_U                     |start_for_max_pood4N                                                                                                                                           |    11|
|1299  |      start_for_max_pood6N_U                     |start_for_max_pood6N                                                                                                                                           |    12|
|1300  |      start_for_max_pood8N_U                     |start_for_max_pood8N                                                                                                                                           |    12|
|1301  |      start_for_resize_d0M_U                     |start_for_resize_d0M                                                                                                                                           |    11|
|1302  |    regslice_both_in_V_data_V_U                  |regslice_both                                                                                                                                                  |   199|
|1303  |      ibuf_inst                                  |ibuf_1                                                                                                                                                         |   131|
|1304  |      obuf_inst                                  |obuf_2                                                                                                                                                         |    68|
|1305  |    regslice_both_out_V_data_V_U                 |regslice_both_0                                                                                                                                                |   208|
|1306  |      ibuf_inst                                  |ibuf                                                                                                                                                           |   131|
|1307  |      obuf_inst                                  |obuf                                                                                                                                                           |    68|
|1308  |    regslice_both_out_V_keep_V_U                 |regslice_both__parameterized1                                                                                                                                  |     9|
|1309  |      ibuf_inst                                  |ibuf__parameterized1                                                                                                                                           |     4|
|1310  |      obuf_inst                                  |obuf__parameterized1                                                                                                                                           |     5|
|1311  |    regslice_both_out_V_last_V_U                 |regslice_both__parameterized0                                                                                                                                  |     9|
|1312  |      ibuf_inst                                  |ibuf__parameterized0                                                                                                                                           |     4|
|1313  |      obuf_inst                                  |obuf__parameterized0                                                                                                                                           |     5|
|1314  |    ultra_net_control_s_axi_U                    |ultra_net_control_s_axi                                                                                                                                        |   149|
+------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:04:23 . Memory (MB): peak = 3747.227 ; gain = 1398.254 ; free physical = 7200 ; free virtual = 16350
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 577 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:50 ; elapsed = 00:04:15 . Memory (MB): peak = 3751.137 ; gain = 1067.070 ; free physical = 15137 ; free virtual = 24255
Synthesis Optimization Complete : Time (s): cpu = 00:03:05 ; elapsed = 00:04:28 . Memory (MB): peak = 3751.137 ; gain = 1402.164 ; free physical = 15150 ; free virtual = 24253
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3783.750 ; gain = 0.000 ; free physical = 15032 ; free virtual = 24138
INFO: [Netlist 29-17] Analyzing 5657 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/conv_8_w_new_V_0_U/conv1x1DSP2_conv_dTL_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/conv_8_w_new_V_1_U/conv1x1DSP2_conv_dUL_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_0_0_U/convDSPOpt_4_convb9t_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_0_1_U/convDSPOpt_4_convb8t_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_0_2_U/convDSPOpt_4_convb7t_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_1_0_U/convDSPOpt_4_convccu_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_1_1_U/convDSPOpt_4_convcbu_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_1_2_U/convDSPOpt_4_convcau_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_0_U/convDSPOpt_4_convcfu_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_1_U/convDSPOpt_4_convceu_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_2_2_U/convDSPOpt_4_convcdu_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_0_U/convDSPOpt_4_convciv_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_1_U/convDSPOpt_4_convchv_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_3_2_U/convDSPOpt_4_convcgu_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_0_U/convDSPOpt_4_convclv_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_1_U/convDSPOpt_4_convckv_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_4_2_U/convDSPOpt_4_convcjv_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_0_U/convDSPOpt_4_convcow_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_1_U/convDSPOpt_4_convcnw_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_5_2_U/convDSPOpt_4_convcmv_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_0_U/convDSPOpt_4_convcrw_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_1_U/convDSPOpt_4_convcqw_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_6_2_U/convDSPOpt_4_convcpw_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_0_U/convDSPOpt_4_convcux_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_1_U/convDSPOpt_4_convctx_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/conv_2_w_new_V_7_2_U/convDSPOpt_4_convcsw_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_0_0_U/convDSPOpt_conv_3cKz_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_0_1_U/convDSPOpt_conv_3cJz_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_0_2_U/convDSPOpt_conv_3cIz_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_1_0_U/convDSPOpt_conv_3cNA_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_1_1_U/convDSPOpt_conv_3cMA_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_1_2_U/convDSPOpt_conv_3cLz_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_2_0_U/convDSPOpt_conv_3cQA_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_2_1_U/convDSPOpt_conv_3cPA_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_2_2_U/convDSPOpt_conv_3cOA_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_3_0_U/convDSPOpt_conv_3cTB_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_3_1_U/convDSPOpt_conv_3cSB_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/conv_3_w_new_V_3_2_U/convDSPOpt_conv_3cRA_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_0_U/convDSPOpt_5_convbxn_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_0_U/convDSPOpt_5_convbxn_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_1_U/convDSPOpt_5_convbwn_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_1_U/convDSPOpt_5_convbwn_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_2_U/convDSPOpt_5_convbvn_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_0_2_U/convDSPOpt_5_convbvn_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_0_U/convDSPOpt_5_convbAo_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_0_U/convDSPOpt_5_convbAo_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_1_U/convDSPOpt_5_convbzo_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_1_U/convDSPOpt_5_convbzo_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_2_U/convDSPOpt_5_convbyn_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_1_2_U/convDSPOpt_5_convbyn_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_0_U/convDSPOpt_5_convbDo_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_0_U/convDSPOpt_5_convbDo_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_1_U/convDSPOpt_5_convbCo_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_1_U/convDSPOpt_5_convbCo_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_2_U/convDSPOpt_5_convbBo_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_2_2_U/convDSPOpt_5_convbBo_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_0_U/convDSPOpt_5_convbGp_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_0_U/convDSPOpt_5_convbGp_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_1_U/convDSPOpt_5_convbFp_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_1_U/convDSPOpt_5_convbFp_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_2_U/convDSPOpt_5_convbEo_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/convDSPOpt_5_U0/conv_1_w_new_V_3_2_U/convDSPOpt_5_convbEo_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4011.742 ; gain = 0.000 ; free physical = 14887 ; free virtual = 23987
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 328 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 328 instances

INFO: [Common 17-83] Releasing license: Synthesis
1354 Infos, 412 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:04:58 . Memory (MB): peak = 4011.742 ; gain = 2483.926 ; free physical = 15391 ; free virtual = 24492
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4011.742 ; gain = 0.000 ; free physical = 15391 ; free virtual = 24492
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_ultra_net_0_0_synth_1/ultranet_bd_ultra_net_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4035.754 ; gain = 24.012 ; free physical = 15377 ; free virtual = 24486
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ultranet_bd_ultra_net_0_0, cache-ID = 04fd942446ea4a6a
INFO: [Coretcl 2-1174] Renamed 985 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4035.754 ; gain = 0.000 ; free physical = 15267 ; free virtual = 24479
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_ultra_net_0_0_synth_1/ultranet_bd_ultra_net_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4035.754 ; gain = 0.000 ; free physical = 15283 ; free virtual = 24495
INFO: [runtcl-4] Executing : report_utilization -file ultranet_bd_ultra_net_0_0_utilization_synth.rpt -pb ultranet_bd_ultra_net_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 10 21:57:45 2022...
