

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_0_0_x0'
================================================================
* Date:           Sun Sep 18 14:03:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    18841|    18841|  62.797 us|  62.797 us|  18841|  18841|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_0_0_x0_loop_1_D_drain_IO_L1_out_wrapper_0_0_x0_loop_2   |    18840|    18840|       785|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_0_0_x0_loop_3_D_drain_IO_L1_out_wrapper_0_0_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_0_0_x0_loop_6                                          |      140|      140|        35|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_0_0_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_0_0_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      191|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      364|     -|
|Register             |        -|      -|      368|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      400|      588|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        4|   0|   0|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                      |        4|  32|  33|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1031_fu_424_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1032_fu_470_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1033_fu_458_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1034_fu_440_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_331_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_56_fu_307_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_319_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp2_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_452_p2               |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln890_936_fu_325_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_937_fu_337_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_938_fu_446_p2           |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_939_fu_476_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_940_fu_464_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_313_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln9390_fu_495_p2                |        or|   0|  0|   6|           6|           1|
    |select_ln890_24_fu_351_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_343_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 191|          89|          65|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         15|    1|         15|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_48_phi_fu_289_p4                |   9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_300_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_256_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_267_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_245_p4         |   9|          2|    8|         16|
    |c4_V_reg_274                                    |   9|          2|    3|          6|
    |c5_V_48_reg_285                                 |   9|          2|    5|         10|
    |c5_V_reg_296                                    |   9|          2|    5|         10|
    |c7_V_reg_252                                    |   9|          2|    4|          8|
    |c8_V_reg_263                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  20|          4|    2|          8|
    |data_split_V_d0                                 |  20|          4|   32|        128|
    |data_split_V_d1                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_din    |  20|          4|  128|        512|
    |fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_0_0_x0141_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten8_reg_230                         |   9|          2|    5|         10|
    |indvar_flatten_reg_241                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 364|         79|  276|        937|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_1031_reg_581                |    5|   0|    5|          0|
    |add_ln691_1032_reg_618                |    5|   0|    5|          0|
    |add_ln691_1033_reg_609                |    5|   0|    5|          0|
    |add_ln691_1034_reg_596                |    3|   0|    3|          0|
    |add_ln890_56_reg_532                  |    5|   0|    5|          0|
    |add_ln890_reg_541                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |   14|   0|   14|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |c4_V_reg_274                          |    3|   0|    3|          0|
    |c5_V_48_reg_285                       |    5|   0|    5|          0|
    |c5_V_reg_296                          |    5|   0|    5|          0|
    |c7_V_reg_252                          |    4|   0|    4|          0|
    |c8_V_reg_263                          |    5|   0|    5|          0|
    |icmp_ln890_936_reg_546                |    1|   0|    1|          0|
    |icmp_ln890_936_reg_546_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_939_reg_623                |    1|   0|    1|          0|
    |icmp_ln890_940_reg_614                |    1|   0|    1|          0|
    |indvar_flatten8_reg_230               |    5|   0|    5|          0|
    |indvar_flatten_reg_241                |    8|   0|    8|          0|
    |local_D_V_addr_reg_565                |    5|   0|    5|          0|
    |local_D_V_addr_reg_565_pp0_iter1_reg  |    5|   0|    5|          0|
    |local_D_V_load_1_reg_637              |  128|   0|  128|          0|
    |p_Result_2_reg_571                    |   32|   0|   32|          0|
    |p_Result_3_reg_576                    |   32|   0|   32|          0|
    |select_ln890_24_reg_555               |    4|   0|    4|          0|
    |select_ln890_reg_550                  |    5|   0|    5|          0|
    |trunc_ln890_reg_560                   |    2|   0|    2|          0|
    |v2_V_1799_reg_591                     |   32|   0|   32|          0|
    |v2_V_reg_586                          |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  368|   0|  368|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_0_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_0_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_0_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_0_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_0_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_0_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_0_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x0174|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x0174|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_1_x0174|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_0_x0173|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_0_x0173|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_0_x0173|       pointer|
|fifo_D_drain_PE_0_0_x0141_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_0_0_x0141|       pointer|
|fifo_D_drain_PE_0_0_x0141_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_0_0_x0141|       pointer|
|fifo_D_drain_PE_0_0_x0141_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_0_0_x0141|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 3
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 2, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 16 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 
16 --> 15 17 
17 --> 18 
18 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_0_x0141, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_0_x0141, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9343]   --->   Operation 25 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:9352]   --->   Operation 26 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln9343 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:9343]   --->   Operation 27 'specmemcore' 'specmemcore_ln9343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_213 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'data_split_V_addr_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_214 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 30 'getelementptr' 'data_split_V_addr_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_215 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'data_split_V_addr_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln9346 = br void" [./dut.cpp:9346]   --->   Operation 32 'br' 'br_ln9346' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_56, void %.loopexit421"   --->   Operation 33 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln890_56 = add i5 %indvar_flatten8, i5 1"   --->   Operation 34 'add' 'add_ln890_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 35 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 36 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_0_x0_loop_1_D_drain_IO_L1_out_wrapper_0_0_x0_loop_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_411"   --->   Operation 39 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void"   --->   Operation 40 'br' 'br_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln9413 = ret" [./dut.cpp:9413]   --->   Operation 41 'ret' 'ret_ln9413' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split24, i8 %add_ln890, void %.preheader5"   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split24, i4 %select_ln890_24, void %.preheader5"   --->   Operation 43 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split24, i5 %add_ln691_1031, void %.preheader5"   --->   Operation 44 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 45 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln890_936 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 46 'icmp' 'icmp_ln890_936' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_936, void %.preheader5, void %.preheader4.preheader"   --->   Operation 47 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 48 'add' 'add_ln691' <Predicate = (!icmp_ln890_936)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln890_937 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 49 'icmp' 'icmp_ln890_937' <Predicate = (!icmp_ln890_936)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_937, i5 0, i5 %c8_V"   --->   Operation 50 'select' 'select_ln890' <Predicate = (!icmp_ln890_936)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%select_ln890_24 = select i1 %icmp_ln890_937, i4 %add_ln691, i4 %c7_V"   --->   Operation 51 'select' 'select_ln890_24' <Predicate = (!icmp_ln890_936)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_24, i32 2"   --->   Operation 52 'bitselect' 'tmp_396' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_24"   --->   Operation 53 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_396" [./dut.cpp:9364]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln9364 = zext i6 %tmp_s" [./dut.cpp:9364]   --->   Operation 55 'zext' 'zext_ln9364' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9364" [./dut.cpp:9364]   --->   Operation 56 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9364]   --->   Operation 57 'load' 'out_data_V' <Predicate = (!icmp_ln890_936)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 58 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9364]   --->   Operation 58 'load' 'out_data_V' <Predicate = (!icmp_ln890_936)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 59 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln9366 = store i32 %trunc_ln674, i2 %data_split_V_addr_215" [./dut.cpp:9366]   --->   Operation 60 'store' 'store_ln9366' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 61 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln9366 = store i32 %p_Result_1, i2 %data_split_V_addr_214" [./dut.cpp:9366]   --->   Operation 62 'store' 'store_ln9366' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 63 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 64 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln9366 = store i32 %p_Result_2, i2 %data_split_V_addr_213" [./dut.cpp:9366]   --->   Operation 65 'store' 'store_ln9366' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%store_ln9366 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:9366]   --->   Operation 66 'store' 'store_ln9366' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 67 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_398 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_0_0_x0141" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'tmp_398' <Predicate = (!icmp_ln890_936)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%data_split_V_addr_216 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 69 'getelementptr' 'data_split_V_addr_216' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln9374 = store i32 %tmp_398, i2 %data_split_V_addr_216" [./dut.cpp:9374]   --->   Operation 70 'store' 'store_ln9374' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 71 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_215"   --->   Operation 71 'load' 'v2_V' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 72 [2/2] (0.69ns)   --->   "%v2_V_1799 = load i2 %data_split_V_addr_214"   --->   Operation 72 'load' 'v2_V_1799' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln691_1031 = add i5 %select_ln890, i5 1"   --->   Operation 73 'add' 'add_ln691_1031' <Predicate = (!icmp_ln890_936)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 74 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_215"   --->   Operation 74 'load' 'v2_V' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 75 [1/2] (0.69ns)   --->   "%v2_V_1799 = load i2 %data_split_V_addr_214"   --->   Operation 75 'load' 'v2_V_1799' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 76 [2/2] (0.69ns)   --->   "%v2_V_1800 = load i2 %data_split_V_addr_213"   --->   Operation 76 'load' 'v2_V_1800' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 77 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 77 'load' 'v1_V' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_0_0_x0_loop_3_D_drain_IO_L1_out_wrapper_0_0_x0_loop_4_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln9356 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9356]   --->   Operation 80 'specpipeline' 'specpipeline_ln9356' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln9356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_341" [./dut.cpp:9356]   --->   Operation 81 'specloopname' 'specloopname_ln9356' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.69ns)   --->   "%v2_V_1800 = load i2 %data_split_V_addr_213"   --->   Operation 82 'load' 'v2_V_1800' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 83 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 83 'load' 'v1_V' <Predicate = (!icmp_ln890_936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1800, i32 %v2_V_1799, i32 %v2_V"   --->   Operation 84 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.20ns)   --->   "%store_ln9376 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9376]   --->   Operation 85 'store' 'store_ln9376' <Predicate = (!icmp_ln890_936)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln890_936)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader4"   --->   Operation 87 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 0.61>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_1034, void %.loopexit, i3 0, void %.preheader4.preheader"   --->   Operation 88 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.57ns)   --->   "%add_ln691_1034 = add i3 %c4_V, i3 1"   --->   Operation 89 'add' 'add_ln691_1034' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.49ns)   --->   "%icmp_ln890_938 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 90 'icmp' 'icmp_ln890_938' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln9380 = br i1 %icmp_ln890_938, void %.split20, void %.loopexit421" [./dut.cpp:9380]   --->   Operation 92 'br' 'br_ln9380' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_852"   --->   Operation 93 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_938)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 0"   --->   Operation 94 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_938)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln9382 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader2.preheader" [./dut.cpp:9382]   --->   Operation 95 'br' 'br_ln9382' <Predicate = (!icmp_ln890_938)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890_938 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 97 'br' 'br_ln890' <Predicate = (!icmp_ln890_938 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 98 'br' 'br_ln0' <Predicate = (icmp_ln890_938)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%c5_V_48 = phi i5 %add_ln691_1033, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 99 'phi' 'c5_V_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln691_1033 = add i5 %c5_V_48, i5 1"   --->   Operation 100 'add' 'add_ln691_1033' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.63ns)   --->   "%icmp_ln890_940 = icmp_eq  i5 %c5_V_48, i5 16"   --->   Operation 101 'icmp' 'icmp_ln890_940' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln9397 = br i1 %icmp_ln890_940, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9397]   --->   Operation 103 'br' 'br_ln9397' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.43>
ST_13 : Operation 104 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read' <Predicate = (!icmp_ln890_940)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 105 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'write' 'write_ln174' <Predicate = (!icmp_ln890_940)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln9397 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9397]   --->   Operation 106 'specpipeline' 'specpipeline_ln9397' <Predicate = (!icmp_ln890_940)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln9397 = specloopname void @_ssdm_op_SpecLoopName, void @empty_416" [./dut.cpp:9397]   --->   Operation 107 'specloopname' 'specloopname_ln9397' <Predicate = (!icmp_ln890_940)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read_1' <Predicate = (!icmp_ln890_940)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 109 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln890_940)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln890_940)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.20>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1032, void %.split18, i5 0, void %.preheader2.preheader"   --->   Operation 114 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln691_1032 = add i5 %c5_V, i5 1"   --->   Operation 115 'add' 'add_ln691_1032' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.63ns)   --->   "%icmp_ln890_939 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 116 'icmp' 'icmp_ln890_939' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln9383 = br i1 %icmp_ln890_939, void %.split18, void %.loopexit.loopexit63" [./dut.cpp:9383]   --->   Operation 118 'br' 'br_ln9383' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:9390]   --->   Operation 119 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln9390 = zext i6 %tmp" [./dut.cpp:9390]   --->   Operation 120 'zext' 'zext_ln9390' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%local_D_V_addr_48 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9390" [./dut.cpp:9390]   --->   Operation 121 'getelementptr' 'local_D_V_addr_48' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln9390 = or i6 %tmp, i6 1" [./dut.cpp:9390]   --->   Operation 122 'or' 'or_ln9390' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln9390" [./dut.cpp:9390]   --->   Operation 123 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%local_D_V_addr_49 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_74" [./dut.cpp:9390]   --->   Operation 124 'getelementptr' 'local_D_V_addr_49' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_16 : Operation 125 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_48" [./dut.cpp:9390]   --->   Operation 125 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_939)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 126 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_49" [./dut.cpp:9390]   --->   Operation 126 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_939)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 17 <SV = 6> <Delay = 2.41>
ST_17 : Operation 127 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_48" [./dut.cpp:9390]   --->   Operation 127 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_939)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_17 : Operation 128 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln890_939)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 129 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_49" [./dut.cpp:9390]   --->   Operation 129 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_939)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 18 <SV = 7> <Delay = 1.21>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln9383 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9383]   --->   Operation 130 'specpipeline' 'specpipeline_ln9383' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln9383 = specloopname void @_ssdm_op_SpecLoopName, void @empty_431" [./dut.cpp:9383]   --->   Operation 131 'specloopname' 'specloopname_ln9383' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln890_939)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln890_939)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_1_x0174]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_0_x0173]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_0_0_x0141]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
local_D_V                                       (alloca           ) [ 0011111111111111111]
data_split_V                                    (alloca           ) [ 0011111111111111111]
specmemcore_ln9343                              (specmemcore      ) [ 0000000000000000000]
data_split_V_addr                               (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_213                           (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_214                           (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_215                           (getelementptr    ) [ 0011111111111111111]
br_ln9346                                       (br               ) [ 0111111111111111111]
indvar_flatten8                                 (phi              ) [ 0010000000000000000]
add_ln890_56                                    (add              ) [ 0111111111111111111]
icmp_ln890                                      (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specloopname_ln1461                             (specloopname     ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
ret_ln9413                                      (ret              ) [ 0000000000000000000]
indvar_flatten                                  (phi              ) [ 0001000000000000000]
c7_V                                            (phi              ) [ 0001000000000000000]
c8_V                                            (phi              ) [ 0001000000000000000]
add_ln890                                       (add              ) [ 0011111111111111111]
icmp_ln890_936                                  (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
add_ln691                                       (add              ) [ 0000000000000000000]
icmp_ln890_937                                  (icmp             ) [ 0000000000000000000]
select_ln890                                    (select           ) [ 0000111100000000000]
select_ln890_24                                 (select           ) [ 0011111111111111111]
tmp_396                                         (bitselect        ) [ 0000000000000000000]
trunc_ln890                                     (trunc            ) [ 0000111000000000000]
tmp_s                                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln9364                                     (zext             ) [ 0000000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 0001111111000000000]
out_data_V                                      (load             ) [ 0000000000000000000]
trunc_ln674                                     (trunc            ) [ 0000000000000000000]
store_ln9366                                    (store            ) [ 0000000000000000000]
p_Result_1                                      (partselect       ) [ 0000000000000000000]
store_ln9366                                    (store            ) [ 0000000000000000000]
p_Result_2                                      (partselect       ) [ 0000010000000000000]
p_Result_3                                      (partselect       ) [ 0000010000000000000]
store_ln9366                                    (store            ) [ 0000000000000000000]
store_ln9366                                    (store            ) [ 0000000000000000000]
zext_ln890                                      (zext             ) [ 0000000000000000000]
tmp_398                                         (read             ) [ 0000000000000000000]
data_split_V_addr_216                           (getelementptr    ) [ 0000000000000000000]
store_ln9374                                    (store            ) [ 0000000000000000000]
add_ln691_1031                                  (add              ) [ 0011100011111111111]
v2_V                                            (load             ) [ 0000100001000000000]
v2_V_1799                                       (load             ) [ 0000100001000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specpipeline_ln9356                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9356                             (specloopname     ) [ 0000000000000000000]
v2_V_1800                                       (load             ) [ 0000000000000000000]
v1_V                                            (load             ) [ 0000000000000000000]
p_Result_s                                      (bitconcatenate   ) [ 0000000000000000000]
store_ln9376                                    (store            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
c4_V                                            (phi              ) [ 0000000000010000000]
add_ln691_1034                                  (add              ) [ 0011111111111111111]
icmp_ln890_938                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9380                                       (br               ) [ 0000000000000000000]
specloopname_ln1616                             (specloopname     ) [ 0000000000000000000]
icmp_ln870                                      (icmp             ) [ 0011111111111111111]
br_ln9382                                       (br               ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0111111111111111111]
c5_V_48                                         (phi              ) [ 0000000000001000000]
add_ln691_1033                                  (add              ) [ 0011111111111111111]
icmp_ln890_940                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9397                                       (br               ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read   (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
specpipeline_ln9397                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9397                             (specloopname     ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read_1 (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
c5_V                                            (phi              ) [ 0000000000000000100]
add_ln691_1032                                  (add              ) [ 0011111111111111111]
icmp_ln890_939                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln9383                                       (br               ) [ 0000000000000000000]
tmp                                             (bitconcatenate   ) [ 0000000000000000000]
zext_ln9390                                     (zext             ) [ 0000000000000000000]
local_D_V_addr_48                               (getelementptr    ) [ 0000000000000000010]
or_ln9390                                       (or               ) [ 0000000000000000000]
tmp_74                                          (bitconcatenate   ) [ 0000000000000000000]
local_D_V_addr_49                               (getelementptr    ) [ 0000000000000000010]
local_D_V_load                                  (load             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
local_D_V_load_1                                (load             ) [ 0000000000000000101]
specpipeline_ln9383                             (specpipeline     ) [ 0000000000000000000]
specloopname_ln9383                             (specloopname     ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_1_x0174">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_1_x0174"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_0_x0173">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_0_x0173"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_0_0_x0141">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_0_0_x0141"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_0_x0_loop_1_D_drain_IO_L1_out_wrapper_0_0_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_411"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_0_0_x0_loop_3_D_drain_IO_L1_out_wrapper_0_0_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_341"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_852"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_416"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_431"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="local_D_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_split_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_398_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_398/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read/13 fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read_1/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="0"/>
<pin id="145" dir="0" index="2" bw="128" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/14 write_ln174/17 write_ln174/18 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_split_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_split_V_addr_213_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_213/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_split_V_addr_214_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_214/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_split_V_addr_215_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_215/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="local_D_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="5" slack="0"/>
<pin id="212" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="128" slack="0"/>
<pin id="214" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln9376/9 local_D_V_load/16 local_D_V_load_1/16 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="3"/>
<pin id="199" dir="0" index="4" bw="2" slack="0"/>
<pin id="200" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
<pin id="202" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9366/4 store_ln9366/4 store_ln9366/5 store_ln9366/5 store_ln9374/6 v2_V/7 v2_V_1799/7 v2_V_1800/8 v1_V/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="data_split_V_addr_216_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="2" slack="0"/>
<pin id="207" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_216/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="local_D_V_addr_48_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_48/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="local_D_V_addr_49_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_49/16 "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten8_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten8_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="c7_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="c7_V_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="c8_V_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="c8_V_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="5" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="c4_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="c4_V_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="285" class="1005" name="c5_V_48_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_48 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="c5_V_48_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_48/12 "/>
</bind>
</comp>

<comp id="296" class="1005" name="c5_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="c5_V_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/16 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln890_56_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_56/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln890_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln890_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln890_936_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_936/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln691_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln890_937_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_937/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln890_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln890_24_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_24/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_396_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_396/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln890_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln9364_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9364/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln674_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="128" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="128" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="0" index="3" bw="8" slack="0"/>
<pin id="405" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Result_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="128" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="0" index="3" bw="8" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln890_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="3"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln691_1031_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="4"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1031/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_s_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="128" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="0" index="3" bw="32" slack="1"/>
<pin id="434" dir="0" index="4" bw="32" slack="1"/>
<pin id="435" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln691_1034_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1034/11 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln890_938_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_938/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln870_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln691_1033_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1033/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln890_940_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_940/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln691_1032_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1032/16 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln890_939_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_939/16 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln9390_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9390/16 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln9390_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="0" index="1" bw="6" slack="0"/>
<pin id="498" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9390/16 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_74_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/16 "/>
</bind>
</comp>

<comp id="510" class="1005" name="data_split_V_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="4"/>
<pin id="512" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="data_split_V_addr_213_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="4"/>
<pin id="517" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr_213 "/>
</bind>
</comp>

<comp id="520" class="1005" name="data_split_V_addr_214_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="3"/>
<pin id="522" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_214 "/>
</bind>
</comp>

<comp id="526" class="1005" name="data_split_V_addr_215_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="3"/>
<pin id="528" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_215 "/>
</bind>
</comp>

<comp id="532" class="1005" name="add_ln890_56_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_56 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln890_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="541" class="1005" name="add_ln890_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln890_936_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_936 "/>
</bind>
</comp>

<comp id="550" class="1005" name="select_ln890_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="4"/>
<pin id="552" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="555" class="1005" name="select_ln890_24_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_24 "/>
</bind>
</comp>

<comp id="560" class="1005" name="trunc_ln890_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="3"/>
<pin id="562" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="565" class="1005" name="local_D_V_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_Result_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_Result_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln691_1031_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="1"/>
<pin id="583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1031 "/>
</bind>
</comp>

<comp id="586" class="1005" name="v2_V_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="591" class="1005" name="v2_V_1799_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1799 "/>
</bind>
</comp>

<comp id="596" class="1005" name="add_ln691_1034_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1034 "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln890_938_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_938 "/>
</bind>
</comp>

<comp id="605" class="1005" name="icmp_ln870_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="609" class="1005" name="add_ln691_1033_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1033 "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln890_940_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_940 "/>
</bind>
</comp>

<comp id="618" class="1005" name="add_ln691_1032_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1032 "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln890_939_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_939 "/>
</bind>
</comp>

<comp id="627" class="1005" name="local_D_V_addr_48_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="1"/>
<pin id="629" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_48 "/>
</bind>
</comp>

<comp id="632" class="1005" name="local_D_V_addr_49_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_49 "/>
</bind>
</comp>

<comp id="637" class="1005" name="local_D_V_load_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="128" slack="1"/>
<pin id="639" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="80" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="106" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="108" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="126" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="126" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="126" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="126" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="130" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="188" pin="7"/><net_sink comp="142" pin=2"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="94" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="234" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="234" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="245" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="245" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="256" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="267" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="267" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="337" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="331" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="256" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="351" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="351" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="343" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="359" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="387"><net_src comp="188" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="188" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="399"><net_src comp="389" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="188" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="74" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="188" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="428"><net_src comp="34" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="92" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="194" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="194" pin="7"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="429" pin="5"/><net_sink comp="188" pin=4"/></net>

<net id="444"><net_src comp="278" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="96" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="278" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="98" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="278" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="94" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="289" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="34" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="289" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="300" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="34" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="300" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="64" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="300" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="112" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="499"><net_src comp="482" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="114" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="116" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="118" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="501" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="513"><net_src comp="150" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="518"><net_src comp="158" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="523"><net_src comp="166" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="529"><net_src comp="174" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="535"><net_src comp="307" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="540"><net_src comp="313" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="319" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="549"><net_src comp="325" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="343" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="558"><net_src comp="351" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="563"><net_src comp="367" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="568"><net_src comp="182" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="574"><net_src comp="400" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="579"><net_src comp="410" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="584"><net_src comp="424" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="589"><net_src comp="194" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="429" pin=4"/></net>

<net id="594"><net_src comp="194" pin="7"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="429" pin=3"/></net>

<net id="599"><net_src comp="440" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="604"><net_src comp="446" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="452" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="458" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="617"><net_src comp="464" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="470" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="626"><net_src comp="476" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="215" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="635"><net_src comp="221" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="640"><net_src comp="188" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_0_x0173 | {13 14 17 18 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_0_0_x0 : fifo_D_drain_D_drain_IO_L1_out_0_1_x0174 | {13 14 }
	Port: D_drain_IO_L1_out_wrapper_0_0_x0 : fifo_D_drain_PE_0_0_x0141 | {6 }
  - Chain level:
	State 1
		specmemcore_ln9343 : 1
		data_split_V_addr : 1
		data_split_V_addr_213 : 1
		data_split_V_addr_214 : 1
		data_split_V_addr_215 : 1
	State 2
		add_ln890_56 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
		add_ln890 : 1
		icmp_ln890_936 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_937 : 1
		select_ln890 : 2
		select_ln890_24 : 2
		tmp_396 : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln9364 : 5
		local_D_V_addr : 6
		out_data_V : 7
	State 4
		trunc_ln674 : 1
		store_ln9366 : 2
		p_Result_1 : 1
		store_ln9366 : 2
		p_Result_2 : 1
		p_Result_3 : 1
	State 5
	State 6
		data_split_V_addr_216 : 1
		store_ln9374 : 2
	State 7
	State 8
	State 9
		p_Result_s : 1
		store_ln9376 : 2
	State 10
	State 11
		add_ln691_1034 : 1
		icmp_ln890_938 : 1
		br_ln9380 : 2
		icmp_ln870 : 1
		br_ln9382 : 2
	State 12
		add_ln691_1033 : 1
		icmp_ln890_940 : 1
		br_ln9397 : 2
	State 13
	State 14
	State 15
	State 16
		add_ln691_1032 : 1
		icmp_ln890_939 : 1
		br_ln9383 : 2
		tmp : 1
		zext_ln9390 : 2
		local_D_V_addr_48 : 3
		or_ln9390 : 2
		tmp_74 : 2
		local_D_V_addr_49 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 17
		write_ln174 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln890_56_fu_307  |    0    |    12   |
|          |    add_ln890_fu_319    |    0    |    15   |
|          |    add_ln691_fu_331    |    0    |    12   |
|    add   |  add_ln691_1031_fu_424 |    0    |    12   |
|          |  add_ln691_1034_fu_440 |    0    |    10   |
|          |  add_ln691_1033_fu_458 |    0    |    12   |
|          |  add_ln691_1032_fu_470 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_313   |    0    |    9    |
|          |  icmp_ln890_936_fu_325 |    0    |    11   |
|          |  icmp_ln890_937_fu_337 |    0    |    9    |
|   icmp   |  icmp_ln890_938_fu_446 |    0    |    8    |
|          |    icmp_ln870_fu_452   |    0    |    8    |
|          |  icmp_ln890_940_fu_464 |    0    |    9    |
|          |  icmp_ln890_939_fu_476 |    0    |    9    |
|----------|------------------------|---------|---------|
|  select  |   select_ln890_fu_343  |    0    |    5    |
|          | select_ln890_24_fu_351 |    0    |    4    |
|----------|------------------------|---------|---------|
|   read   |   tmp_398_read_fu_130  |    0    |    0    |
|          |     grp_read_fu_136    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_142    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     tmp_396_fu_359     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln890_fu_367   |    0    |    0    |
|          |   trunc_ln674_fu_384   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_371      |    0    |    0    |
|bitconcatenate|    p_Result_s_fu_429   |    0    |    0    |
|          |       tmp_fu_482       |    0    |    0    |
|          |      tmp_74_fu_501     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln9364_fu_379   |    0    |    0    |
|   zext   |    zext_ln890_fu_420   |    0    |    0    |
|          |   zext_ln9390_fu_490   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_1_fu_389   |    0    |    0    |
|partselect|    p_Result_2_fu_400   |    0    |    0    |
|          |    p_Result_3_fu_410   |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |    or_ln9390_fu_495    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   157   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |   32   |   33   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1031_reg_581   |    5   |
|    add_ln691_1032_reg_618   |    5   |
|    add_ln691_1033_reg_609   |    5   |
|    add_ln691_1034_reg_596   |    3   |
|     add_ln890_56_reg_532    |    5   |
|      add_ln890_reg_541      |    8   |
|         c4_V_reg_274        |    3   |
|       c5_V_48_reg_285       |    5   |
|         c5_V_reg_296        |    5   |
|         c7_V_reg_252        |    4   |
|         c8_V_reg_263        |    5   |
|data_split_V_addr_213_reg_515|    2   |
|data_split_V_addr_214_reg_520|    2   |
|data_split_V_addr_215_reg_526|    2   |
|  data_split_V_addr_reg_510  |    2   |
|      icmp_ln870_reg_605     |    1   |
|    icmp_ln890_936_reg_546   |    1   |
|    icmp_ln890_938_reg_601   |    1   |
|    icmp_ln890_939_reg_623   |    1   |
|    icmp_ln890_940_reg_614   |    1   |
|      icmp_ln890_reg_537     |    1   |
|   indvar_flatten8_reg_230   |    5   |
|    indvar_flatten_reg_241   |    8   |
|  local_D_V_addr_48_reg_627  |    5   |
|  local_D_V_addr_49_reg_632  |    5   |
|    local_D_V_addr_reg_565   |    5   |
|   local_D_V_load_1_reg_637  |   128  |
|      p_Result_2_reg_571     |   32   |
|      p_Result_3_reg_576     |   32   |
|   select_ln890_24_reg_555   |    4   |
|     select_ln890_reg_550    |    5   |
|     trunc_ln890_reg_560     |    2   |
|      v2_V_1799_reg_591      |   32   |
|         v2_V_reg_586        |   32   |
+-----------------------------+--------+
|            Total            |   362  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_142 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_188 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_188 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_194 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_194 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_194 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_194 |  p4  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  || 2.97186 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   157  |
|   Memory  |    4   |    -   |   32   |   33   |
|Multiplexer|    -   |    2   |    -   |   105  |
|  Register |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   394  |   295  |
+-----------+--------+--------+--------+--------+
