// Seed: 2254764060
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd98,
    parameter id_1 = 32'd15
) (
    input wor   _id_0,
    input uwire _id_1
);
  wire [-1 : id_1  -  id_0] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  module_2 modCall_1 (
      id_7,
      id_5
  );
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[1'h0] = (1);
endmodule
