/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2011  Alexandru Gagniuc <mr.nuke.me@gmail.com>
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#define VX900_ACPI_IO_BASE		0x0400

#define VX900_NB_IOAPIC_ID		0x2
#define VX900_NB_IOAPIC_BASE		0xfecc000

#define VX900_SB_IOAPIC_ID		0x1
#define VX900_SB_IOAPIC_BASE		0xfec0000

#define SMBUS_IO_BASE	0x500

/* The maximum number of DIMM slots that the VX900 supports */
#define VX900_MAX_DIMM_SLOTS 2
#define VX900_MAX_MEM_RANKS 4

#define min(a,b) a<b?a:b
#define max(a,b) a>b?a:b

#ifndef __PRE_RAM__

#include <arch/io.h>
#include <device/pci.h>

/* We use these throughout the code. They really belong in a generic part of
 * coreboot, but until beuraucracy gets them there, we still need them  */
static inline __attribute__((always_inline))
void pci_mod_config8(device_t dev, unsigned int where,
		     uint8_t clr_mask, uint8_t set_mask)
{
	uint8_t reg8 = pci_read_config8(dev, where);
	reg8 &= ~clr_mask;
	reg8 |= set_mask;
	pci_write_config8(dev, where, reg8);
}
static inline __attribute__((always_inline))
void pci_mod_config16(device_t dev, unsigned int where,
		      uint16_t clr_mask, uint16_t set_mask)
{
	uint16_t reg16 = pci_read_config16(dev, where);
	reg16 &= ~clr_mask;
	reg16 |= set_mask;
	pci_write_config16(dev, where, reg16);
}
static inline __attribute__((always_inline))
void pci_mod_config32(device_t dev, unsigned int where,
		      uint32_t clr_mask, uint32_t set_mask)
{
	uint32_t reg32 = pci_read_config32(dev, where);
	reg32 &= ~clr_mask;
	reg32 |= set_mask;
	pci_write_config32(dev, where, reg32);
}

u32 chrome9hd_fb_size(void);

#endif /* __PRE_RAM__ */