Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: fourbit_cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fourbit_cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fourbit_cpu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fourbit_cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\trin.v" into library work
Parsing module <trin>.
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\regn.v" into library work
Parsing module <regn>.
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\LED_7SEG.v" into library work
Parsing module <LED_7SEG>.
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\internal_rom.v" into library work
Parsing module <internal_rom>.
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\DeBouncer.v" into library work
Parsing module <DeBouncer>.
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\cpu_controller.v" into library work
Parsing module <cpu_controller>.
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\fourbit_cpu.v" into library work
Parsing module <fourbit_cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fourbit_cpu>.

Elaborating module <DeBouncer>.
WARNING:HDLCompiler:413 - "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\DeBouncer.v" Line 24: Result of 24-bit expression is truncated to fit in 23-bit target.

Elaborating module <LED_7SEG>.
WARNING:HDLCompiler:413 - "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\LED_7SEG.v" Line 31: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <internal_rom>.
WARNING:HDLCompiler:413 - "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\internal_rom.v" Line 29: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <cpu_controller>.

Elaborating module <regn>.

Elaborating module <trin>.
WARNING:HDLCompiler:413 - "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\trin.v" Line 20: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\ALU.v" Line 27: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fourbit_cpu>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\fourbit_cpu.v".
    Summary:
	no macro.
Unit <fourbit_cpu> synthesized.

Synthesizing Unit <DeBouncer>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\DeBouncer.v".
        N = 23
    Found 1-bit register for signal <DFF2>.
    Found 23-bit register for signal <q_reg>.
    Found 1-bit register for signal <DB_out>.
    Found 1-bit register for signal <DFF1>.
    Found 23-bit adder for signal <q_reg[22]_GND_2_o_add_0_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <DeBouncer> synthesized.

Synthesizing Unit <LED_7SEG>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\LED_7SEG.v".
    Found 20-bit register for signal <ticks>.
    Found 20-bit adder for signal <ticks[19]_GND_3_o_add_2_OUT> created at line 31.
    Found 16x7-bit Read Only RAM for signal <segs>
    Found 20-bit comparator greater for signal <PWR_3_o_ticks[19]_LessThan_2_o> created at line 28
    Found 20-bit comparator greater for signal <ticks[19]_GND_3_o_LessThan_7_o> created at line 38
    Found 20-bit comparator greater for signal <GND_3_o_ticks[19]_LessThan_8_o> created at line 43
    Found 20-bit comparator greater for signal <ticks[19]_GND_3_o_LessThan_9_o> created at line 43
    Found 20-bit comparator greater for signal <GND_3_o_ticks[19]_LessThan_10_o> created at line 48
    Found 20-bit comparator greater for signal <ticks[19]_PWR_3_o_LessThan_11_o> created at line 48
    Found 20-bit comparator greater for signal <PWR_3_o_ticks[19]_LessThan_12_o> created at line 53
    Found 20-bit comparator greater for signal <ticks[19]_PWR_3_o_LessThan_13_o> created at line 53
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <LED_7SEG> synthesized.

Synthesizing Unit <internal_rom>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\internal_rom.v".
    Found 4-bit register for signal <PC>.
    Found 4-bit adder for signal <PC[3]_GND_4_o_add_2_OUT> created at line 29.
    Found 8x1-bit Read Only RAM for signal <rom_done>
    Found 16x8-bit Read Only RAM for signal <rom_inst>
    Found 4-bit comparator greater for signal <PC[3]_PWR_4_o_LessThan_2_o> created at line 28
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <internal_rom> synthesized.

Synthesizing Unit <cpu_controller>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\cpu_controller.v".
        idle = 4'b0000
        usr_mode = 4'b0001
        usr_load = 4'b0010
        usr_str = 4'b0011
        usr_mv = 4'b0100
        usr_aluop = 4'b0101
        usr_aluwr = 4'b0110
        run_mode = 4'b0111
        run_fetch = 4'b1000
        run_exec = 4'b1001
        run_load = 4'b1010
        run_str = 4'b1011
        run_mv = 4'b1100
        run_aluop = 4'b1101
        run_aluwr = 4'b1110
    Found 4-bit register for signal <PS>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 30                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_controller> synthesized.

Synthesizing Unit <regn>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\regn.v".
        n = 4
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <regn> synthesized.

Synthesizing Unit <trin>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\trin.v".
        n = 4
    Found 1-bit tristate buffer for signal <F<3>> created at line 20
    Found 1-bit tristate buffer for signal <F<2>> created at line 20
    Found 1-bit tristate buffer for signal <F<1>> created at line 20
    Found 1-bit tristate buffer for signal <F<0>> created at line 20
    Summary:
	inferred   4 Tristate(s).
Unit <trin> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Jonathan\Documents\Xilinx\Projects\CPU\ALU.v".
        n = 4
    Found 4-bit subtractor for signal <A[3]_B[3]_sub_2_OUT> created at line 24.
    Found 4-bit adder for signal <A[3]_B[3]_add_0_OUT> created at line 23.
    Found 4-bit 4-to-1 multiplexer for signal <G> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 20-bit adder                                          : 1
 23-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Registers                                            : 15
 1-bit register                                        : 2
 2-bit register                                        : 2
 20-bit register                                       : 1
 23-bit register                                       : 2
 4-bit register                                        : 8
# Comparators                                          : 9
 20-bit comparator greater                             : 8
 4-bit comparator greater                              : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 16
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 18
# Tristates                                            : 28
 1-bit tristate buffer                                 : 28
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LED_7SEG>.
The following registers are absorbed into counter <ticks>: 1 register on signal <ticks>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <LED_7SEG> synthesized (advanced).

Synthesizing (advanced) Unit <internal_rom>.
The following registers are absorbed into counter <PC>: 1 register on signal <PC>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rom_done> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<3:1>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rom_done>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rom_inst> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rom_inst>      |          |
    -----------------------------------------------------------------------
Unit <internal_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 23-bit adder                                          : 2
 4-bit addsub                                          : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Comparators                                          : 9
 20-bit comparator greater                             : 8
 4-bit comparator greater                              : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 16
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 18
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ctrl/FSM_0> on signal <PS[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0111  | 0111
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
-------------------
WARNING:Xst:2040 - Unit fourbit_cpu: 4 multi-source signals are replaced by logic (pull-up yes): BUS<0>, BUS<1>, BUS<2>, BUS<3>.

Optimizing unit <fourbit_cpu> ...

Optimizing unit <cpu_controller> ...

Optimizing unit <DeBouncer> ...

Optimizing unit <LED_7SEG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fourbit_cpu, actual ratio is 3.
FlipFlop ctrl/PS_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fourbit_cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 364
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 63
#      LUT2                        : 19
#      LUT3                        : 6
#      LUT4                        : 32
#      LUT5                        : 63
#      LUT6                        : 46
#      MUXCY                       : 63
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 109
#      FDE                         : 2
#      FDR                         : 75
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 11
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             109  out of  18224     0%  
 Number of Slice LUTs:                  233  out of   9112     2%  
    Number used as Logic:               233  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    249
   Number with an unused Flip Flop:     140  out of    249    56%  
   Number with an unused LUT:            16  out of    249     6%  
   Number of fully used LUT-FF pairs:    93  out of    249    37%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 109   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.117ns (Maximum Frequency: 140.513MHz)
   Minimum input arrival time before clock: 8.583ns
   Maximum output required time after clock: 11.217ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.117ns (frequency: 140.513MHz)
  Total number of paths / destination ports: 6522 / 165
-------------------------------------------------------------------------
Delay:               7.117ns (Levels of Logic = 6)
  Source:            rom/PC_2 (FF)
  Destination:       regG/Q_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: rom/PC_2 to regG/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.447   1.275  rom/PC_2 (rom/PC_2)
     LUT6:I2->O            1   0.203   0.684  ctrl/Mmux_Rout4_SW0 (N12)
     LUT5:I3->O            5   0.203   0.962  ctrl/Mmux_Rout4 (Rout<3>)
     LUT6:I2->O            4   0.203   0.684  BUS<0>LogicTrst1 (BUS<0>LogicTrst1)
     LUT5:I4->O            9   0.205   1.058  BUS<2>LogicTrst3 (BUS<2>)
     LUT6:I3->O            1   0.205   0.684  alu/Mmux_G34_SW2 (N47)
     LUT6:I4->O            1   0.203   0.000  alu/Mmux_G34 (ALUout<3>)
     FDRE:D                    0.102          regG/Q_3
    ----------------------------------------
    Total                      7.117ns (1.771ns logic, 5.346ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1374 / 156
-------------------------------------------------------------------------
Offset:              8.583ns (Levels of Logic = 8)
  Source:            sw<3> (PAD)
  Destination:       regG/Q_3 (FF)
  Destination Clock: clk rising

  Data Path: sw<3> to regG/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.819  sw_3_IBUF (sw_3_IBUF)
     LUT2:I0->O            1   0.203   0.944  ctrl/Mmux_Rout4_SW0_SW0 (N38)
     LUT6:I0->O            1   0.203   0.684  ctrl/Mmux_Rout4_SW0 (N12)
     LUT5:I3->O            5   0.203   0.962  ctrl/Mmux_Rout4 (Rout<3>)
     LUT6:I2->O            4   0.203   0.684  BUS<0>LogicTrst1 (BUS<0>LogicTrst1)
     LUT5:I4->O            9   0.205   1.058  BUS<2>LogicTrst3 (BUS<2>)
     LUT6:I3->O            1   0.205   0.684  alu/Mmux_G34_SW2 (N47)
     LUT6:I4->O            1   0.203   0.000  alu/Mmux_G34 (ALUout<3>)
     FDRE:D                    0.102          regG/Q_3
    ----------------------------------------
    Total                      8.583ns (2.749ns logic, 5.834ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5611 / 15
-------------------------------------------------------------------------
Offset:              11.217ns (Levels of Logic = 8)
  Source:            seg/ticks_2 (FF)
  Destination:       segs<6> (PAD)
  Source Clock:      clk rising

  Data Path: seg/ticks_2 to segs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   1.015  seg/ticks_2 (seg/ticks_2)
     LUT6:I0->O            2   0.203   0.845  seg/GND_3_o_ticks[19]_AND_4_o11 (seg/GND_3_o_ticks[19]_AND_4_o1)
     LUT6:I3->O            1   0.205   0.924  seg/GND_3_o_ticks[19]_AND_4_o4 (seg/GND_3_o_ticks[19]_AND_4_o5)
     LUT5:I0->O            1   0.203   0.580  seg/GND_3_o_ticks[19]_AND_4_o7_SW0 (N49)
     LUT6:I5->O            6   0.205   0.849  seg/GND_3_o_ticks[19]_AND_4_o7 (seg/GND_3_o_ticks[19]_AND_4_o)
     LUT3:I1->O            5   0.203   0.962  seg/Mmux_enable31 (enable_2_OBUF)
     LUT5:I1->O            7   0.203   1.021  seg/Mmux_digit<1>1 (seg/digit<1>)
     LUT4:I0->O            1   0.203   0.579  seg/Mram_segs31 (segs_3_OBUF)
     OBUF:I->O                 2.571          segs_3_OBUF (segs<3>)
    ----------------------------------------
    Total                     11.217ns (4.443ns logic, 6.774ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.117|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.65 secs
 
--> 

Total memory usage is 254872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

