{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621140835146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621140835146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 21:53:54 2021 " "Processing started: Sat May 15 21:53:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621140835146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621140835146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621140835146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621140835851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/D_latch.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621140835903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621140835903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621140835921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621140835921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_main.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_main " "Found entity 1: decoder_main" {  } { { "decoder_main.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/decoder_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621140835921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621140835921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycell.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryCell " "Found entity 1: MemoryCell" {  } { { "MemoryCell.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/MemoryCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621140835937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621140835937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/SRAM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621140835954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621140835954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621140835954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621140835954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word.v 1 1 " "Found 1 design units, including 1 entities, in source file word.v" { { "Info" "ISGN_ENTITY_NAME" "1 word " "Found entity 1: word" {  } { { "word.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621140835969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621140835969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM " "Elaborating entity \"SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621140836004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_main decoder_main:dec_inst " "Elaborating entity \"decoder_main\" for hierarchy \"decoder_main:dec_inst\"" {  } { { "SRAM.v" "dec_inst" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/SRAM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621140836036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder_main:dec_inst\|decoder:dec0\[0\] " "Elaborating entity \"decoder\" for hierarchy \"decoder_main:dec_inst\|decoder:dec0\[0\]\"" {  } { { "decoder_main.v" "dec0\[0\]" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/decoder_main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621140836067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word word:word_inst\[0\] " "Elaborating entity \"word\" for hierarchy \"word:word_inst\[0\]\"" {  } { { "SRAM.v" "word_inst\[0\]" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/SRAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621140836104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryCell word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\] " "Elaborating entity \"MemoryCell\" for hierarchy \"word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\"" {  } { { "word.v" "MemoryCell_inst\[0\]" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/word.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621140836121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\|D_latch:D_latch_inst " "Elaborating entity \"D_latch\" for hierarchy \"word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\|D_latch:D_latch_inst\"" {  } { { "MemoryCell.v" "D_latch_inst" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/MemoryCell.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621140836140 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qout D_latch.v(18) " "Verilog HDL Always Construct warning at D_latch.v(18): inferring latch(es) for variable \"Qout\", which holds its previous value in one or more paths through the always construct" {  } { { "D_latch.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/D_latch.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1621140836168 "|D_latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qout D_latch.v(18) " "Inferred latch for \"Qout\" at D_latch.v(18)" {  } { { "D_latch.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/D_latch.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621140836168 "|D_latch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tristate_inst\[0\] " "Elaborating entity \"tristate\" for hierarchy \"tristate:tristate_inst\[0\]\"" {  } { { "SRAM.v" "tristate_inst\[0\]" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/SRAM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621140855748 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[7\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[7\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[6\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[6\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[5\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[5\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[4\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[4\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[3\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[3\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[2\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[2\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[1\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[1\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[0\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[0\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "C:/Users/DN/Desktop/HDL_EXERCISE/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621140865622 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1621140865622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621140928623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621140928623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15762 " "Implemented 15762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621140930350 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621140930350 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1621140930350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15742 " "Implemented 15742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621140930350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621140930350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621140930654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 15 21:55:30 2021 " "Processing ended: Sat May 15 21:55:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621140930654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621140930654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621140930654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621140930654 ""}
