{"hands_on_practices": [{"introduction": "Understanding input offset voltage begins with seeing its direct impact on a simple amplifier's output. This first exercise demonstrates how $V_{OS}$, an inherent DC error, is amplified by the circuit's gain, resulting in an unwanted DC output voltage even when the input is grounded. By calculating the output for both positive and negative offset voltages, you will gain a concrete feel for this fundamental non-ideality. [@problem_id:1311479]", "problem": "An engineer is building a pre-amplifier circuit for a sensor system using a single operational amplifier (op-amp). The op-amp is configured as a non-inverting amplifier. The feedback resistor, $R_f$, has a value of $90.0 \\text{ k}\\Omega$, and the resistor connected from the inverting input to ground, $R_i$, has a value of $10.0 \\text{ k}\\Omega$. The input signal terminal of the amplifier is connected directly to ground.\n\nThe op-amp used in the circuit is not ideal and possesses a characteristic known as input offset voltage, $V_{OS}$. This non-ideality causes a non-zero DC voltage at the output even when the input signal is zero.\n\nYour task is to calculate the DC output voltage, $V_{out}$, for two different scenarios involving two distinct op-amps:\n1.  The first op-amp has an input offset voltage $V_{OS} = +2.0 \\text{ mV}$.\n2.  The second op-amp has an input offset voltage $V_{OS} = -2.0 \\text{ mV}$.\n\nProvide the two calculated output voltages, in order: first for the case where $V_{OS} = +2.0 \\text{ mV}$, and second for the case where $V_{OS} = -2.0 \\text{ mV}$. Express your answers in millivolts (mV), rounded to three significant figures.", "solution": "We consider a non-inverting amplifier with feedback network defined by $R_{f}$ from output to the inverting input and $R_{i}$ from the inverting input to ground. The closed-loop gain for a signal applied at the non-inverting input is\n$$\nA_{\\text{cl}}=1+\\frac{R_{f}}{R_{i}}.\n$$\nAn op-amp input offset voltage $V_{OS}$ can be modeled as a small DC source in series with the non-inverting input, so with the external input grounded, the effective input to the closed-loop amplifier is $V_{OS}$. Therefore, the DC output offset is\n$$\nV_{\\text{out}}=A_{\\text{cl}}\\,V_{OS}=\\left(1+\\frac{R_{f}}{R_{i}}\\right)V_{OS}.\n$$\nSubstituting the given resistor values $R_{f}=90.0\\text{ k}\\Omega$ and $R_{i}=10.0\\text{ k}\\Omega$ gives\n$$\n1+\\frac{R_{f}}{R_{i}}=1+\\frac{90.0}{10.0}=1+9=10.\n$$\nThus,\n$$\nV_{\\text{out}}=10\\,V_{OS}.\n$$\nFor $V_{OS}=+2.0\\text{ mV}$:\n$$\nV_{\\text{out}}=10\\times 2.0=20.0\\text{ mV}.\n$$\nFor $V_{OS}=-2.0\\text{ mV}$:\n$$\nV_{\\text{out}}=10\\times(-2.0)=-20.0\\text{ mV}.\n$$\nRounded to three significant figures and expressed in millivolts, the results are $20.0$ and $-20.0$.", "answer": "$$\\boxed{\\begin{pmatrix}20.0 & -20.0\\end{pmatrix}}$$", "id": "1311479"}, {"introduction": "Moving from analysis to design, a common task is to select components that meet a specific performance requirement. This practice flips the previous problem on its head: given a maximum tolerable output error, you must determine the required specification for the op-amp's input offset voltage. This exercise simulates a real-world engineering scenario where you are working within an error budget to ensure the precision of a measurement system. [@problem_id:1311475]", "problem": "An electronics engineer is designing a precision pre-amplifier stage for a low-voltage biosensor. The design utilizes an operational amplifier (op-amp) configured as a non-inverting DC amplifier. The circuit feedback resistor has a resistance of $R_f = 124 \\text{ k}\\Omega$, and the resistor connected from the op-amp's inverting input to ground is $R_1 = 1.00 \\text{ k}\\Omega$. A critical design parameter is the op-amp's input offset voltage, $V_{OS}$, which introduces an error in the output. To ensure the integrity of the measurement, the absolute value of the DC error voltage at the output, caused solely by this input offset voltage, must not exceed $45.0 \\text{ mV}$.\n\nAssuming the op-amp is otherwise ideal, what is the maximum permissible absolute value for the input offset voltage, $|V_{OS,max}|$, that can be tolerated in this design?\n\nExpress your answer in millivolts (mV), rounded to three significant figures.", "solution": "Model the op-amp as ideal except for an input offset voltage source $V_{OS}$ in series with the non-inverting input. With the signal input grounded, the non-inverting input node is at $V_{+}=V_{OS}$. In an ideal closed-loop op-amp, the virtual short enforces $V_{-}=V_{+}$.\n\nIn a non-inverting amplifier, the inverting input is connected to the output through $R_{f}$ and to ground through $R_{1}$, so the inverting input node voltage is the divided output:\n$$\nV_{-}=\\frac{R_{1}}{R_{1}+R_{f}}\\,V_{\\text{out}}.\n$$\nImposing $V_{-}=V_{+}=V_{OS}$ gives\n$$\n\\frac{R_{1}}{R_{1}+R_{f}}\\,V_{\\text{out}}=V_{OS}\n\\;\\;\\Rightarrow\\;\\;\nV_{\\text{out}}=V_{OS}\\left(1+\\frac{R_{f}}{R_{1}}\\right).\n$$\nThus the output error due solely to input offset is\n$$\nV_{\\text{err,out}}=V_{OS}\\left(1+\\frac{R_{f}}{R_{1}}\\right).\n$$\nThe requirement is\n$$\n\\left|V_{\\text{err,out}}\\right|\\leq 45.0\\ \\text{mV}\n\\;\\;\\Rightarrow\\;\\;\n|V_{OS}|\\leq \\frac{45.0\\ \\text{mV}}{1+\\frac{R_{f}}{R_{1}}}.\n$$\nWith $R_{f}=124\\ \\text{k}\\Omega$ and $R_{1}=1.00\\ \\text{k}\\Omega$,\n$$\n1+\\frac{R_{f}}{R_{1}}=1+\\frac{124}{1.00}=125,\n$$\nso\n$$\n|V_{OS,\\max}|=\\frac{45.0\\ \\text{mV}}{125}=0.360\\ \\text{mV},\n$$\nrounded to three significant figures.", "answer": "$$\\boxed{0.360}$$", "id": "1311475"}, {"introduction": "The consequences of input offset voltage become particularly dramatic in circuits that integrate over time. A small, constant DC offset at the input can cause the output of an integrator to ramp steadily upwards or downwards, eventually driving the amplifier into saturation. This problem explores this cumulative effect, calculating the time it takes for an op-amp integrator to saturate due solely to its own $V_{OS}$, a critical consideration in many signal processing and control applications. [@problem_id:1311458]", "problem": "An integrator circuit is constructed using an Operational Amplifier (op-amp), a resistor $R$, and a capacitor $C$. The resistor is connected from the circuit's input terminal to the op-amp's inverting input. The capacitor forms a feedback path from the op-amp's output to its inverting input. The non-inverting input of the op-amp is connected directly to ground. For a particular application, the circuit's input terminal is also held at ground potential ($v_{in} = 0$).\n\nThe op-amp, while otherwise considered ideal (infinite open-loop gain, infinite input impedance, zero output impedance), exhibits a constant DC input offset voltage, $V_{OS}$. For analysis, this offset voltage can be modeled as a small voltage source connected in series with the non-inverting input terminal. At time $t=0$, the capacitor is fully discharged. The op-amp is powered by supplies that cause its output to saturate at $\\pm V_{sat}$.\n\nGiven the component values $R = 100 \\text{ k}\\Omega$, $C = 10.0 \\text{ }\\mu\\text{F}$, $V_{OS} = 2.50 \\text{ mV}$, and $V_{sat} = 12.0 \\text{ V}$, calculate the time at which the magnitude of the output voltage first reaches the saturation level. Express your answer in seconds, rounded to three significant figures.", "solution": "Because the op-amp is ideal except for a DC input offset modeled as a series source at the non-inverting input, while unsaturated it enforces the virtual short condition $v_{-}=v_{+}$. With the external non-inverting terminal at ground and the series offset source $V_{OS}$, the internal non-inverting node is at $v_{+}=V_{OS}$, so $v_{-}=V_{OS}$.\n\nAt the inverting node, apply KCL (neglecting input bias current). The resistor current from input to the inverting node is\n$$\ni_{R}=\\frac{v_{in}-v_{-}}{R}=\\frac{0 - V_{OS}}{R}=-\\frac{V_{OS}}{R}.\n$$\nThe capacitor current from the inverting node to the output is\n$$\ni_{C}=C\\frac{d}{dt}\\big(v_{-}-v_{out}\\big)=C\\frac{d}{dt}\\big(V_{OS}-v_{out}\\big)=-C\\frac{dv_{out}}{dt}.\n$$\nKCL at the inverting node (currents leaving sum to zero) gives $i_{R}+i_{C}=0$ is not correct. With current into the node summing to zero, the current from the input is $(v_{in}-v_-)/R = -V_{OS}/R$. The current from the output is $C \\frac{d(v_{out}-v_-)}{dt} = C\\frac{dv_{out}}{dt}$. Thus, KCL is:\n$$\n-\\frac{V_{OS}}{R} + C\\frac{dv_{out}}{dt}=0 \\;\\;\\Rightarrow\\;\\; \\frac{dv_{out}}{dt}=\\frac{V_{OS}}{R C}.\n$$\nWith the initial condition $v_{out}(0)=0$ (capacitor initially uncharged), the output is\n$$\nv_{out}(t)=\\frac{V_{OS}}{R C}\\,t.\n$$\nThe magnitude first reaches the saturation level when $|v_{out}(t)|=V_{sat}$, giving\n$$\n\\frac{|V_{OS}|}{R C}\\,t=V_{sat}\\;\\;\\Rightarrow\\;\\; t=\\frac{R C\\,V_{sat}}{|V_{OS}|}.\n$$\nSubstitute the given values $R=100 \\text{ k}\\Omega=100\\times 10^{3}\\,\\Omega$, $C=10.0\\,\\mu\\text{F}=10.0\\times 10^{-6}\\,\\text{F}$, $V_{OS}=2.50 \\times 10^{-3}\\,\\text{V}$, and $V_{sat}=12.0\\,\\text{V}$. First compute\n$$\nRC=(100\\times 10^{3})(10.0\\times 10^{-6})=\\;1.00\\;\\text{s},\n$$\nhence\n$$\nt=\\frac{(1.00\\;\\text{s})\\,(12.0)}{2.50\\times 10^{-3}}=4.80\\times 10^{3}\\;\\text{s}.\n$$\nRounded to three significant figures, the time is $4.80 \\times 10^{3}$ seconds.", "answer": "$$\\boxed{4.80 \\times 10^{3}}$$", "id": "1311458"}]}