INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_DAC_LOOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_IN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_padder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_subber
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_AVERAGE_tb
