<stg><name>layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2></name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:9 %sum_cache = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_0_val_read, i3 0

]]></Node>
<StgValue><ssdm name="sum_cache"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:10 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:11 %shl_ln79_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_2_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln79_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:12 %shl_ln79_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_3_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln79_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:13 %shl_ln79_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln79_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:14 %shl_ln79_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_5_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln79_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:15 %shl_ln79_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_6_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln79_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry_ifconv:16 %shl_ln79_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_7_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln79_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:17 %add_ln79_1 = add i19 %shl_ln, i19 %sum_cache

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:18 %add_ln79_2 = add i19 %shl_ln79_1, i19 %shl_ln79_2

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:19 %add_ln79_3 = add i19 %add_ln79_2, i19 %add_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln79_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:20 %add_ln79_4 = add i19 %shl_ln79_3, i19 %shl_ln79_4

]]></Node>
<StgValue><ssdm name="add_ln79_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:21 %add_ln79_5 = add i19 %shl_ln79_5, i19 %shl_ln79_6

]]></Node>
<StgValue><ssdm name="add_ln79_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:22 %add_ln79_6 = add i19 %add_ln79_5, i19 %add_ln79_4

]]></Node>
<StgValue><ssdm name="add_ln79_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:23 %add_ln79 = add i19 %add_ln79_6, i19 %add_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %mean = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %add_ln79, i32 3, i32 18

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="16">
<![CDATA[
entry_ifconv:25 %sext_ln81 = sext i16 %mean

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:26 %sub_ln85 = sub i19 %sum_cache, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:30 %sub_ln85_1 = sub i19 %shl_ln, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:34 %sub_ln85_2 = sub i19 %shl_ln79_1, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:38 %sub_ln85_3 = sub i19 %shl_ln79_2, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:42 %sub_ln85_4 = sub i19 %shl_ln79_3, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:46 %sub_ln85_5 = sub i19 %shl_ln79_4, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:50 %sub_ln85_6 = sub i19 %shl_ln79_5, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:54 %sub_ln85_7 = sub i19 %shl_ln79_6, i19 %sext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln85_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:27 %sext_ln86 = sext i19 %sub_ln85

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:28 %mul_ln86 = mul i32 %sext_ln86, i32 %sext_ln86

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:29 %diff_8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:31 %sext_ln86_1 = sext i19 %sub_ln85_1

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:32 %mul_ln86_1 = mul i32 %sext_ln86_1, i32 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:33 %diff = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_1, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:35 %sext_ln86_2 = sext i19 %sub_ln85_2

]]></Node>
<StgValue><ssdm name="sext_ln86_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:36 %mul_ln86_2 = mul i32 %sext_ln86_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln86_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %diff_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_2, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:39 %sext_ln86_3 = sext i19 %sub_ln85_3

]]></Node>
<StgValue><ssdm name="sext_ln86_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:40 %mul_ln86_3 = mul i32 %sext_ln86_3, i32 %sext_ln86_3

]]></Node>
<StgValue><ssdm name="mul_ln86_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:41 %diff_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_3, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:43 %sext_ln86_4 = sext i19 %sub_ln85_4

]]></Node>
<StgValue><ssdm name="sext_ln86_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:44 %mul_ln86_4 = mul i32 %sext_ln86_4, i32 %sext_ln86_4

]]></Node>
<StgValue><ssdm name="mul_ln86_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:45 %diff_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_4, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:47 %sext_ln86_5 = sext i19 %sub_ln85_5

]]></Node>
<StgValue><ssdm name="sext_ln86_5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:48 %mul_ln86_5 = mul i32 %sext_ln86_5, i32 %sext_ln86_5

]]></Node>
<StgValue><ssdm name="mul_ln86_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:49 %diff_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_5, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:51 %sext_ln86_6 = sext i19 %sub_ln85_6

]]></Node>
<StgValue><ssdm name="sext_ln86_6"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:52 %mul_ln86_6 = mul i32 %sext_ln86_6, i32 %sext_ln86_6

]]></Node>
<StgValue><ssdm name="mul_ln86_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:53 %diff_6 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_6, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="19">
<![CDATA[
entry_ifconv:55 %sext_ln86_7 = sext i19 %sub_ln85_7

]]></Node>
<StgValue><ssdm name="sext_ln86_7"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:56 %mul_ln86_7 = mul i32 %sext_ln86_7, i32 %sext_ln86_7

]]></Node>
<StgValue><ssdm name="mul_ln86_7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:57 %diff_7 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_7, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:58 %add_ln87_1 = add i19 %diff_5, i19 %diff_6

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:59 %add_ln87_2 = add i19 %diff_4, i19 %diff_3

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:61 %add_ln87_4 = add i19 %diff_8, i19 %diff_2

]]></Node>
<StgValue><ssdm name="add_ln87_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:62 %add_ln87_5 = add i19 %diff, i19 %diff_7

]]></Node>
<StgValue><ssdm name="add_ln87_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:63 %add_ln87_6 = add i19 %add_ln87_5, i19 %add_ln87_4

]]></Node>
<StgValue><ssdm name="add_ln87_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:60 %add_ln87_3 = add i19 %add_ln87_2, i19 %add_ln87_1

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:64 %add_ln87 = add i19 %add_ln87_6, i19 %add_ln87_3

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i19.i32.i32, i19 %add_ln87, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:66 %sext_ln91 = sext i15 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:67 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln87, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:68 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln87, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
entry_ifconv:69 %tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %tmp_3, i12 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:70 %icmp_ln91 = icmp_ne  i13 %tmp_2, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:71 %add_ln91 = add i16 %sext_ln91, i16 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:72 %select_ln91 = select i1 %icmp_ln91, i16 %add_ln91, i16 %sext_ln91

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:73 %index = select i1 %tmp, i16 %select_ln91, i16 %sext_ln91

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:74 %trunc_ln91 = trunc i16 %index

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %index, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:76 %index_1 = select i1 %tmp_4, i15 0, i15 %trunc_ln91

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="15">
<![CDATA[
entry_ifconv:77 %trunc_ln91_1 = trunc i15 %index_1

]]></Node>
<StgValue><ssdm name="trunc_ln91_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:78 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %index_1, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:79 %icmp_ln94 = icmp_ne  i3 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:80 %index_2 = select i1 %icmp_ln94, i12 4095, i12 %trunc_ln91_1

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
entry_ifconv:81 %zext_ln95 = zext i12 %index_2

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:82 %invert_sqr_table_addr = getelementptr i16 %invert_sqr_table, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="invert_sqr_table_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="12">
<![CDATA[
entry_ifconv:83 %deno_inver = load i12 %invert_sqr_table_addr

]]></Node>
<StgValue><ssdm name="deno_inver"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="12">
<![CDATA[
entry_ifconv:83 %deno_inver = load i12 %invert_sqr_table_addr

]]></Node>
<StgValue><ssdm name="deno_inver"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="35" op_0_bw="16">
<![CDATA[
entry_ifconv:84 %conv7_i76 = sext i16 %deno_inver

]]></Node>
<StgValue><ssdm name="conv7_i76"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:85 %sext_ln99 = sext i19 %sub_ln85

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:86 %mul_ln99 = mul i35 %sext_ln99, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:87 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:88 %sext_ln99_1 = sext i32 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln99_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:89 %sext_ln99_2 = sext i19 %sub_ln85_1

]]></Node>
<StgValue><ssdm name="sext_ln99_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:90 %mul_ln99_1 = mul i35 %sext_ln99_2, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:91 %trunc_ln99_1 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_1, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln99_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:92 %sext_ln99_3 = sext i32 %trunc_ln99_1

]]></Node>
<StgValue><ssdm name="sext_ln99_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:93 %sext_ln99_4 = sext i19 %sub_ln85_2

]]></Node>
<StgValue><ssdm name="sext_ln99_4"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:94 %mul_ln99_2 = mul i35 %sext_ln99_4, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:95 %trunc_ln99_2 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_2, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln99_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:96 %sext_ln99_5 = sext i32 %trunc_ln99_2

]]></Node>
<StgValue><ssdm name="sext_ln99_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:97 %sext_ln99_6 = sext i19 %sub_ln85_3

]]></Node>
<StgValue><ssdm name="sext_ln99_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:98 %mul_ln99_3 = mul i35 %sext_ln99_6, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:99 %trunc_ln99_3 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_3, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln99_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:100 %sext_ln99_7 = sext i32 %trunc_ln99_3

]]></Node>
<StgValue><ssdm name="sext_ln99_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:101 %sext_ln99_8 = sext i19 %sub_ln85_4

]]></Node>
<StgValue><ssdm name="sext_ln99_8"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:102 %mul_ln99_4 = mul i35 %sext_ln99_8, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:103 %trunc_ln99_4 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_4, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln99_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:104 %sext_ln99_9 = sext i32 %trunc_ln99_4

]]></Node>
<StgValue><ssdm name="sext_ln99_9"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:105 %sext_ln99_10 = sext i19 %sub_ln85_5

]]></Node>
<StgValue><ssdm name="sext_ln99_10"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:106 %mul_ln99_5 = mul i35 %sext_ln99_10, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:107 %trunc_ln99_5 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_5, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln99_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:108 %sext_ln99_11 = sext i32 %trunc_ln99_5

]]></Node>
<StgValue><ssdm name="sext_ln99_11"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:109 %sext_ln99_12 = sext i19 %sub_ln85_6

]]></Node>
<StgValue><ssdm name="sext_ln99_12"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:110 %mul_ln99_6 = mul i35 %sext_ln99_12, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99_6"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:111 %trunc_ln99_6 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_6, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln99_6"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:112 %sext_ln99_13 = sext i32 %trunc_ln99_6

]]></Node>
<StgValue><ssdm name="sext_ln99_13"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="35" op_0_bw="19">
<![CDATA[
entry_ifconv:113 %sext_ln99_14 = sext i19 %sub_ln85_7

]]></Node>
<StgValue><ssdm name="sext_ln99_14"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:114 %mul_ln99_7 = mul i35 %sext_ln99_14, i35 %conv7_i76

]]></Node>
<StgValue><ssdm name="mul_ln99_7"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:115 %trunc_ln99_7 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_7, i32 3, i32 34

]]></Node>
<StgValue><ssdm name="trunc_ln99_7"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="32">
<![CDATA[
entry_ifconv:116 %sext_ln99_15 = sext i32 %trunc_ln99_7

]]></Node>
<StgValue><ssdm name="sext_ln99_15"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:117 %mrv = insertvalue i264 <undef>, i33 %sext_ln99_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:118 %mrv_1 = insertvalue i264 %mrv, i33 %sext_ln99_3

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:119 %mrv_2 = insertvalue i264 %mrv_1, i33 %sext_ln99_5

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:120 %mrv_3 = insertvalue i264 %mrv_2, i33 %sext_ln99_7

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:121 %mrv_4 = insertvalue i264 %mrv_3, i33 %sext_ln99_9

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:122 %mrv_5 = insertvalue i264 %mrv_4, i33 %sext_ln99_11

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:123 %mrv_6 = insertvalue i264 %mrv_5, i33 %sext_ln99_13

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="264" op_0_bw="264" op_1_bw="33">
<![CDATA[
entry_ifconv:124 %mrv_7 = insertvalue i264 %mrv_6, i33 %sext_ln99_15

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="264">
<![CDATA[
entry_ifconv:125 %ret_ln101 = ret i264 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
