{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1452616175050 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "niosii_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"niosii_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1452616175090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452616175139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452616175139 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3347 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1452616175182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3348 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1452616175182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3349 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1452616175182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3350 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1452616175182 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3347 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1452616175182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1452616175328 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1452616175334 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1452616175686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1452616175686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1452616175686 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1452616175686 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 12389 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452616175695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 12391 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452616175695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 12393 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452616175695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 12395 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452616175695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 12397 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1452616175695 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1452616175695 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1452616175698 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1452616175862 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 21 " "No exact pin location assignment(s) for 4 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1452616176315 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1452616176840 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1452616176840 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_abot/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_abot/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1452616176894 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1452616176900 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1452616176910 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "p_clk_50Mhz " "Node: p_clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_pin_duty_p p_clk_50Mhz " "Register niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_pin_duty_p is being clocked by p_clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1452616176951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1452616176951 "|niosii_top|p_clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452616177016 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452616177016 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452616177016 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1452616177016 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1452616177016 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452616177017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452616177017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1452616177017 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1452616177017 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1452616177017 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1452616177017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1452616177017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1452616177017 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1452616177017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177422 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3347 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177422 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3347 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177423 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3347 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_4) " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|niosii_altpll_0_altpll_non2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177423 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3347 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_50Mhz~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node p_clk_50Mhz~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177423 ""}  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/niosii_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 12371 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177423 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 11913 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node niosii:u0\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|altera_reset_controller:rst_controller_003\|WideOr0~0 " "Destination node niosii:u0\|altera_reset_controller:rst_controller_003\|WideOr0~0" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 6146 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 2659 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 1876 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1452616177423 ""}  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3402 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node niosii:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_pin_duty_p " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_pin_duty_p" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 2925 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_pin_duty_p " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_pin_duty_p" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 5530 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[7\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[7\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 2913 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[7\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[7\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 5537 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[6\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[6\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 2912 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[6\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[6\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 5536 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[5\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[5\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 2911 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[5\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[5\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 5535 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[4\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_0\|pwm_cnt\[4\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 2910 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[4\] " "Destination node niosii:u0\|ip_pwm_top:ip_pwm_0\|ip_pwm_out:PWM_1\|pwm_cnt\[4\]" {  } { { "db/ip/niosii/submodules/ip_pwm_out.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/ip_pwm_out.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 5534 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177423 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1452616177423 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1452616177423 ""}  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3410 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node niosii:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177424 ""}  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3384 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node niosii:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node niosii:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 5980 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177424 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1452616177424 ""}  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 471 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosii:u0\|niosii_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node niosii:u0\|niosii_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1452616177424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosii:u0\|niosii_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node niosii:u0\|niosii_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 7782 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1452616177424 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1452616177424 ""}  } { { "db/ip/niosii/submodules/niosii_altpll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_altpll_0.v" 263 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 3378 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452616177424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1452616178240 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452616178250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452616178250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452616178262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452616178280 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1452616178297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1452616178297 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1452616178306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1452616178462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1452616178472 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1452616178472 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 1 3 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 1 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1452616178507 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1452616178507 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1452616178507 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 1 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 24 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 0 20 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 1 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 4 9 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 17 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 0 24 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1452616178507 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1452616178507 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1452616178507 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616178752 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1452616178760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1452616179863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616180672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1452616180722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1452616183720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616183720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1452616184588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1452616186418 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1452616186418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1452616186944 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1452616186944 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1452616186944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616186947 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1452616187068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452616187152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452616187622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452616187669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452616188252 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452616189377 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_button\[1\] 3.3-V LVTTL E1 " "Pin p_button\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_button[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_button\[1\]" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/niosii_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452616189888 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_clk_50Mhz 3.3-V LVTTL R8 " "Pin p_clk_50Mhz uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_clk_50Mhz } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_clk_50Mhz" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/niosii_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452616189888 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_button\[0\] 3.3-V LVTTL J15 " "Pin p_button\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_button[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_button\[0\]" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/niosii_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452616189888 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_epcs_flash_data0 3.3-V LVTTL T10 " "Pin p_epcs_flash_data0 uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_epcs_flash_data0 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_epcs_flash_data0" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/niosii_top.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452616189888 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p_uart_0_rxd 3.3-V LVTTL A14 " "Pin p_uart_0_rxd uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { p_uart_0_rxd } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p_uart_0_rxd" } } } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/niosii_top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1452616189888 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1452616189888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/output_files/niosii_top.fit.smsg " "Generated suppressed messages file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/output_files/niosii_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1452616190257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1574 " "Peak virtual memory: 1574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1452616191397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 01:29:51 2016 " "Processing ended: Wed Jan 13 01:29:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1452616191397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1452616191397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1452616191397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1452616191397 ""}
