\hypertarget{struct_r_a_m_e_c_c___monitor_type_def}{}\doxysection{RAMECC\+\_\+\+Monitor\+Type\+Def Struct Reference}
\label{struct_r_a_m_e_c_c___monitor_type_def}\index{RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}}


RAM\+\_\+\+ECC\+\_\+\+Specific\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_a4651af5e05c6237369c2dbda5045bc92}{FAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_aece1f5187423fdb1f2fe22e84bf26a63}{FDRL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_a367620a5b380076851dd6ab482f821ab}{FDRH}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_a0b9cd1009709c4c879ddcaecd6d8d54a}{FECR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RAM\+\_\+\+ECC\+\_\+\+Specific\+\_\+\+Registers. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_a_m_e_c_c___monitor_type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_a_m_e_c_c___monitor_type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}!CR@{CR}}
\index{CR@{CR}!RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RAMECC monitor configuration register ~\newline
 \mbox{\Hypertarget{struct_r_a_m_e_c_c___monitor_type_def_a4651af5e05c6237369c2dbda5045bc92}\label{struct_r_a_m_e_c_c___monitor_type_def_a4651af5e05c6237369c2dbda5045bc92}} 
\index{RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}!FAR@{FAR}}
\index{FAR@{FAR}!RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}}
\doxysubsubsection{\texorpdfstring{FAR}{FAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FAR}

RAMECC monitor failing address register ~\newline
 \mbox{\Hypertarget{struct_r_a_m_e_c_c___monitor_type_def_a367620a5b380076851dd6ab482f821ab}\label{struct_r_a_m_e_c_c___monitor_type_def_a367620a5b380076851dd6ab482f821ab}} 
\index{RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}!FDRH@{FDRH}}
\index{FDRH@{FDRH}!RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}}
\doxysubsubsection{\texorpdfstring{FDRH}{FDRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDRH}

RAMECC monitor failing data high register ~\newline
 \mbox{\Hypertarget{struct_r_a_m_e_c_c___monitor_type_def_aece1f5187423fdb1f2fe22e84bf26a63}\label{struct_r_a_m_e_c_c___monitor_type_def_aece1f5187423fdb1f2fe22e84bf26a63}} 
\index{RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}!FDRL@{FDRL}}
\index{FDRL@{FDRL}!RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}}
\doxysubsubsection{\texorpdfstring{FDRL}{FDRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FDRL}

RAMECC monitor failing data low register ~\newline
 \mbox{\Hypertarget{struct_r_a_m_e_c_c___monitor_type_def_a0b9cd1009709c4c879ddcaecd6d8d54a}\label{struct_r_a_m_e_c_c___monitor_type_def_a0b9cd1009709c4c879ddcaecd6d8d54a}} 
\index{RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}!FECR@{FECR}}
\index{FECR@{FECR}!RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}}
\doxysubsubsection{\texorpdfstring{FECR}{FECR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FECR}

RAMECC monitor failing ECC error code register \mbox{\Hypertarget{struct_r_a_m_e_c_c___monitor_type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_r_a_m_e_c_c___monitor_type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}!SR@{SR}}
\index{SR@{SR}!RAMECC\_MonitorTypeDef@{RAMECC\_MonitorTypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

RAMECC monitor status register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
