doc_summary: include('doc_summary')
doc_verbose: include('doc_verbose', required=False)
components: list(include('component'))
---
equation: any(str(min=1), int(min=0))
---
sv_name: str(min=3, exclude='=+!@#$%^&*()-|\/?.,[{]}\`~:;')
port_name: regex('^[a-z][a-z0-9_]{,}__[a-z][a-z0-9_]{,}__[a-z][a-z0-9_]{2,}$', name='valid port name. Valid port names are <src>__<dst>__<symbol> and must start with a letter.')
doc_verbose: str(min=3)
doc_summary: str(min=3)
pkg_enum: regex('^[a-z][a-z0-9_]*[a-z0-9]::[A-Z][A-Z0-9_]+[A-Z0-9]_E$', name="valid package scoped enum name. enums must be at least 3 letters, all caps, start with a letter, can only contain letters, numbers, and _, and must end with _R. The package must be all lowercase and start with a letter.")
pkg_typedef: regex('^[a-z][a-z0-9_]*[a-z0-9]::[a-z][a-z0-9_]+[a-z0-9]_t$', name="valid package scoped typedef name. typedefs must be at least 3 characters, all lowercase, start with a letter, only contain letters, numbers, and _, and must end with _t. The package must be all lowercase and start with a letter.")
pkg_struct: regex('^[a-z][a-z0-9_]*[a-z0-9]::[a-z][a-z0-9_]+[a-z0-9]_t$', name="valid package scoped struct name. structs must be at least 3 characters all lowercase, start with a letter, only contain letters, numbers, and _, and must end with _t. The package must be all lowercase and start with a letter.")
pkg_union: regex('^[a-z][a-z0-9_]*[a-z0-9]::[a-z][a-z0-9_]+[a-z0-9]_t$', name="valid package scoped union name. unions must be at least 3 characters, all lowercase, start with a letter, only contain letters, numbers, and _, and must end with _t. The package must be all lowercase and start with a letter.")
verilog_primitive: enum('wire', 'logic', 'wire signed', 'logic signed')
sv_type: any(include('verilog_primitive'), include('pkg_enum'), include('pkg_typedef'), include("pkg_union"), include("pkg_struct"))
component:
  name: include('sv_name')
  doc_summary: include('doc_summary')
  doc_verbose: include('doc_verbose', required=False)
  connections: list(include('connection'))
connection:
  name: include('port_name')
  type: include('sv_type')
  width: include('equation', required=False)
  doc_summary: include('doc_summary')
  doc_verbose: include('doc_verbose', required=False)
