changelog-type: ''
hash: 3233ca2bd0aa6042da4f5711b662181149c1597994321b7f1a940353b7f7241b
test-bench-deps: {}
synopsis: Verilog preprocessor, parser, and AST.
changelog: ''
basic-deps:
  base: ! '>=4.0 && <5.0'
  array: ! '>=0.4 && <5.0'
all-versions:
- '0.0.0'
- '0.0.1'
- '0.0.2'
- '0.0.4'
- '0.0.5'
- '0.0.6'
- '0.0.7'
- '0.0.8'
- '0.0.9'
- '0.0.10'
- '0.0.11'
latest: '0.0.11'
description-type: haddock
description: ! 'A parser and supporting a small subset of Verilog.

  Intended for machine generated, synthesizable code.'
