Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 28 20:31:17 2024
| Host         : lab41 running 64-bit major release  (build 9200)
| Command      : report_drc -file NEXYS4_DDR_drc_routed.rpt -pb NEXYS4_DDR_drc_routed.pb -rpx NEXYS4_DDR_drc_routed.rpx
| Design       : NEXYS4_DDR
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1025
+----------+----------+-----------------------------------------------------+------------+
| Rule     | Severity | Description                                         | Violations |
+----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PDRC-153 | Warning  | Gated clock check                                   | 1024       |
+----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[0]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[10]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[11]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[12]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[13]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[14]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[15]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[16]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[17]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[18]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[19]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[1]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[20]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[21]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[22]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[23]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[24]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[25]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[26]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[27]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[28]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[29]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[2]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[30]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[31]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[3]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[4]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[5]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[6]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[7]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[8]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net mod/pipeline_stage[0].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[0].stage/out_stage_reg[9]_LDC_i_1/O, cell mod/pipeline_stage[0].stage/out_stage_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[0]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[0]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[10]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[10]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[11]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[11]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[12]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[12]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[13]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[13]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[14]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[14]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[15]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[15]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[16]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[16]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[17]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[17]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[18]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[18]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[19]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[19]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[1]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[1]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[20]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[20]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[21]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[21]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[22]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[22]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[23]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[23]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[24]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[24]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[25]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[25]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[26]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[26]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[27]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[27]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[28]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[28]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[29]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[29]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[2]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[2]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[30]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[30]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[31]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[31]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[3]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[3]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[4]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[4]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[5]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[5]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[6]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[6]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[7]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[7]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[8]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[8]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net mod/pipeline_stage[10].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[10].stage/out_stage_reg[9]_LDC_i_1__9/O, cell mod/pipeline_stage[10].stage/out_stage_reg[9]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[0]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[0]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[10]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[10]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[11]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[11]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[12]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[12]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[13]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[13]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[14]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[14]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[15]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[15]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[16]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[16]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[17]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[17]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[18]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[18]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[19]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[19]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[1]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[1]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[20]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[20]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[21]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[21]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[22]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[22]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[23]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[23]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[24]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[24]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[25]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[25]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[26]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[26]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[27]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[27]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[28]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[28]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[29]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[29]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[2]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[2]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[30]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[30]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[31]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[31]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[3]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[3]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[4]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[4]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[5]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[5]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[6]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[6]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[7]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[7]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[8]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[8]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net mod/pipeline_stage[11].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[11].stage/out_stage_reg[9]_LDC_i_1__10/O, cell mod/pipeline_stage[11].stage/out_stage_reg[9]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[0]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[0]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[10]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[10]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[11]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[11]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[12]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[12]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[13]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[13]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[14]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[14]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[15]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[15]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[16]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[16]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[17]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[17]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[18]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[18]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[19]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[19]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[1]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[1]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[20]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[20]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[21]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[21]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[22]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[22]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[23]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[23]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[24]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[24]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[25]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[25]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[26]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[26]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[27]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[27]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[28]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[28]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[29]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[29]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[2]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[2]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[30]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[30]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[31]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[31]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[3]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[3]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[4]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[4]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[5]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[5]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[6]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[6]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[7]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[7]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[8]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[8]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net mod/pipeline_stage[12].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[12].stage/out_stage_reg[9]_LDC_i_1__11/O, cell mod/pipeline_stage[12].stage/out_stage_reg[9]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[0]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[0]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[10]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[10]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[11]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[11]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[12]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[12]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[13]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[13]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[14]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[14]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[15]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[15]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[16]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[16]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[17]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[17]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[18]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[18]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[19]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[19]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[1]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[1]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[20]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[20]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[21]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[21]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[22]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[22]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[23]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[23]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[24]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[24]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[25]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[25]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[26]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[26]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[27]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[27]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[28]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[28]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[29]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[29]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[2]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[2]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[30]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[30]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[31]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[31]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[3]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[3]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[4]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[4]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[5]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[5]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[6]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[6]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[7]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[7]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[8]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[8]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net mod/pipeline_stage[13].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[13].stage/out_stage_reg[9]_LDC_i_1__12/O, cell mod/pipeline_stage[13].stage/out_stage_reg[9]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[0]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[0]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[10]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[10]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[11]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[11]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[12]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[12]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[13]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[13]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[14]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[14]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[15]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[15]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[16]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[16]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[17]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[17]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[18]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[18]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[19]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[19]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[1]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[1]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[20]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[20]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[21]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[21]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[22]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[22]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[23]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[23]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[24]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[24]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[25]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[25]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[26]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[26]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[27]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[27]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[28]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[28]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[29]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[29]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[2]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[2]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[30]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[30]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[31]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[31]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[3]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[3]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[4]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[4]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[5]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[5]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[6]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[6]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[7]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[7]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[8]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[8]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net mod/pipeline_stage[14].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[14].stage/out_stage_reg[9]_LDC_i_1__13/O, cell mod/pipeline_stage[14].stage/out_stage_reg[9]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[0]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[0]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[10]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[10]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[11]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[11]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[12]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[12]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[13]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[13]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[14]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[14]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[15]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[15]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[16]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[16]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[17]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[17]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[18]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[18]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[19]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[19]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[1]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[1]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[20]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[20]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[21]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[21]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[22]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[22]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[23]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[23]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[24]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[24]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[25]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[25]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[26]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[26]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[27]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[27]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[28]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[28]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[29]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[29]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[2]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[2]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[30]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[30]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[31]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[31]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[3]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[3]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[4]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[4]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[5]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[5]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[6]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[6]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[7]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[7]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[8]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[8]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net mod/pipeline_stage[15].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[15].stage/out_stage_reg[9]_LDC_i_1__14/O, cell mod/pipeline_stage[15].stage/out_stage_reg[9]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[0]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[0]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[10]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[10]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[11]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[11]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[12]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[12]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[13]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[13]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[14]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[14]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[15]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[15]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[16]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[16]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[17]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[17]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[18]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[18]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[19]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[19]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[1]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[1]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[20]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[20]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[21]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[21]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[22]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[22]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[23]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[23]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[24]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[24]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[25]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[25]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[26]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[26]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[27]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[27]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[28]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[28]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[29]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[29]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[2]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[2]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[30]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[30]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[31]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[31]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[3]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[3]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[4]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[4]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[5]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[5]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[6]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[6]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[7]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[7]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[8]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[8]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net mod/pipeline_stage[16].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[16].stage/out_stage_reg[9]_LDC_i_1__15/O, cell mod/pipeline_stage[16].stage/out_stage_reg[9]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[0]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[0]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[10]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[10]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[11]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[11]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[12]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[12]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[13]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[13]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[14]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[14]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[15]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[15]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[16]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[16]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[17]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[17]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[18]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[18]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[19]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[19]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[1]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[1]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[20]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[20]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[21]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[21]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[22]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[22]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[23]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[23]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[24]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[24]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[25]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[25]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[26]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[26]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[27]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[27]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[28]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[28]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[29]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[29]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[2]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[2]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[30]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[30]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[31]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[31]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[3]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[3]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[4]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[4]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[5]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[5]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[6]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[6]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[7]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[7]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[8]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[8]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net mod/pipeline_stage[17].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[17].stage/out_stage_reg[9]_LDC_i_1__16/O, cell mod/pipeline_stage[17].stage/out_stage_reg[9]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[0]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[0]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[10]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[10]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[11]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[11]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[12]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[12]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[13]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[13]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[14]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[14]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[15]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[15]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[16]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[16]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[17]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[17]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[18]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[18]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[19]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[19]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[1]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[1]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[20]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[20]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[21]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[21]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[22]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[22]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[23]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[23]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[24]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[24]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[25]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[25]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[26]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[26]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[27]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[27]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[28]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[28]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[29]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[29]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[2]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[2]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[30]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[30]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[31]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[31]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[3]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[3]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[4]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[4]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[5]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[5]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[6]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[6]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[7]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[7]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[8]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[8]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net mod/pipeline_stage[18].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[18].stage/out_stage_reg[9]_LDC_i_1__17/O, cell mod/pipeline_stage[18].stage/out_stage_reg[9]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[0]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[0]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[10]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[10]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[11]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[11]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[12]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[12]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[13]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[13]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[14]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[14]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[15]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[15]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[16]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[16]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[17]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[17]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[18]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[18]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[19]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[19]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[1]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[1]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[20]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[20]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[21]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[21]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[22]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[22]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[23]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[23]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[24]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[24]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[25]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[25]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[26]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[26]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[27]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[27]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[28]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[28]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[29]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[29]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[2]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[2]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[30]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[30]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[31]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[31]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[3]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[3]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[4]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[4]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[5]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[5]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[6]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[6]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[7]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[7]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[8]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[8]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net mod/pipeline_stage[19].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[19].stage/out_stage_reg[9]_LDC_i_1__18/O, cell mod/pipeline_stage[19].stage/out_stage_reg[9]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[0]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[10]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[11]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[12]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[13]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[14]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[15]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[16]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[17]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[18]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[19]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[1]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[20]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[21]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[22]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[23]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[24]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[25]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[26]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[27]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[28]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[29]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[2]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[30]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[31]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[3]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[4]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[5]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[6]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[7]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[8]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net mod/pipeline_stage[1].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[1].stage/out_stage_reg[9]_LDC_i_1__0/O, cell mod/pipeline_stage[1].stage/out_stage_reg[9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[0]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[0]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[10]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[10]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[11]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[11]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[12]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[12]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[13]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[13]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[14]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[14]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[15]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[15]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[16]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[17]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[17]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[18]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[18]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[19]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[19]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[1]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[1]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[20]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[20]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[21]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[21]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[22]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[22]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[23]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[23]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[24]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[24]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[25]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[25]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[26]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[26]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[27]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[27]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[28]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[28]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[29]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[29]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[2]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[2]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[30]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[30]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[31]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[31]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[3]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[3]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[4]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[4]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[5]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[5]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[6]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[6]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[7]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[7]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[8]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[8]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net mod/pipeline_stage[20].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[20].stage/out_stage_reg[9]_LDC_i_1__19/O, cell mod/pipeline_stage[20].stage/out_stage_reg[9]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[0]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[0]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[10]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[10]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[11]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[11]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[12]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[12]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[13]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[13]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[14]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[14]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[15]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[15]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[16]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[16]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[17]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[17]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[18]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[18]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[19]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[19]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[1]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[1]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[20]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[20]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[21]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[21]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[22]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[22]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[23]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[23]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[24]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[24]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[25]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[25]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[26]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[26]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[27]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[27]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[28]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[28]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[29]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[29]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[2]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[2]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[30]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[30]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[31]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[31]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[3]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[3]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[4]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[4]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[5]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[5]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[6]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[6]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[7]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[7]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[8]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[8]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net mod/pipeline_stage[21].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[21].stage/out_stage_reg[9]_LDC_i_1__20/O, cell mod/pipeline_stage[21].stage/out_stage_reg[9]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[0]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[0]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[10]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[10]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[11]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[11]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[12]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[12]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[13]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[13]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[14]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[14]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[15]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[15]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[16]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[16]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[17]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[18]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[18]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[19]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[19]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[1]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[1]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[20]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[20]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[21]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[21]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[22]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[22]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[23]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[23]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[24]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[24]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[25]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[25]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[26]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[26]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[27]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[27]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[28]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[28]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[29]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[29]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[2]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[2]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[30]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[30]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[31]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[31]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[3]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[3]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[4]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[4]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[5]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[5]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[6]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[6]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[7]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[7]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[8]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[8]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net mod/pipeline_stage[22].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[22].stage/out_stage_reg[9]_LDC_i_1__21/O, cell mod/pipeline_stage[22].stage/out_stage_reg[9]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[0]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[0]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[10]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[10]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[11]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[11]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[12]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[12]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[13]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[13]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[14]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[14]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[15]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[15]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[16]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[16]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[17]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[17]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[18]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[18]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[19]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[19]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[1]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[1]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[20]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[20]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[21]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[21]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[22]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[22]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[23]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[23]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[24]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[24]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[25]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[25]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[26]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[26]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[27]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[27]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[28]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[28]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[29]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[29]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[2]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[2]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[30]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[30]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[31]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[31]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[3]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[3]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[4]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[4]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[5]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[5]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[6]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[6]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[7]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[7]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[8]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[8]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net mod/pipeline_stage[23].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[23].stage/out_stage_reg[9]_LDC_i_1__22/O, cell mod/pipeline_stage[23].stage/out_stage_reg[9]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[0]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[0]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[10]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[10]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#515 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[11]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[11]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#516 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[12]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[12]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#517 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[13]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[13]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#518 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[14]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[14]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#519 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[15]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[15]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#520 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[16]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[16]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#521 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[17]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[17]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#522 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[18]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[18]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#523 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[19]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[19]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#524 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[1]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[1]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#525 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[20]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[20]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#526 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[21]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[21]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#527 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[22]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[22]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#528 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[23]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[23]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#529 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[24]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[24]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#530 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[25]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[25]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#531 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[26]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[26]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#532 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[27]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[27]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#533 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[28]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[28]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#534 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[29]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[29]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#535 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[2]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[2]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#536 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[30]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[30]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#537 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[31]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[31]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#538 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[3]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[3]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#539 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[4]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[4]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#540 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[5]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[5]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#541 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[6]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[6]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#542 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[7]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[7]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#543 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[8]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[8]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#544 Warning
Gated clock check  
Net mod/pipeline_stage[24].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[24].stage/out_stage_reg[9]_LDC_i_1__23/O, cell mod/pipeline_stage[24].stage/out_stage_reg[9]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#545 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[0]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[0]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#546 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[10]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[10]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#547 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[11]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[11]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#548 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[12]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[12]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#549 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[13]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[13]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#550 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[14]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[14]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#551 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[15]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[15]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#552 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[16]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[16]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#553 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[17]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[17]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#554 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[18]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[18]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#555 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[19]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[19]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#556 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[1]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[1]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#557 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[20]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[20]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#558 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[21]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[21]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#559 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[22]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[22]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#560 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[23]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[23]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#561 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[24]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[24]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#562 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[25]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[25]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#563 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[26]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[26]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#564 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[27]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[27]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#565 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[28]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[28]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#566 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[29]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[29]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#567 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[2]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[2]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#568 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[30]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[30]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#569 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[31]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[31]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#570 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[3]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[3]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#571 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[4]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[4]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#572 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[5]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[5]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#573 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[6]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[6]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#574 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[7]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[7]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#575 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[8]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[8]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#576 Warning
Gated clock check  
Net mod/pipeline_stage[25].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[25].stage/out_stage_reg[9]_LDC_i_1__24/O, cell mod/pipeline_stage[25].stage/out_stage_reg[9]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#577 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[0]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[0]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#578 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[10]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[10]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#579 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[11]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[11]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#580 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[12]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[12]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#581 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[13]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[13]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#582 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[14]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[14]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#583 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[15]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[15]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#584 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[16]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[16]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#585 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[17]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[17]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#586 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[18]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[18]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#587 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[19]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[19]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#588 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[1]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[1]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#589 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[20]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[20]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#590 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[21]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[21]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#591 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[22]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[22]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#592 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[23]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[23]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#593 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[24]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[24]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#594 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[25]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[25]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#595 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[26]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[26]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#596 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[27]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[27]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#597 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[28]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[28]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#598 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[29]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[29]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#599 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[2]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[2]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#600 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[30]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[30]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#601 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[31]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[31]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#602 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[3]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[3]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#603 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[4]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[4]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#604 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[5]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[5]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#605 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[6]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[6]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#606 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[7]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[7]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#607 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[8]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[8]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#608 Warning
Gated clock check  
Net mod/pipeline_stage[26].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[26].stage/out_stage_reg[9]_LDC_i_1__25/O, cell mod/pipeline_stage[26].stage/out_stage_reg[9]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#609 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[0]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[0]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#610 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[10]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[10]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#611 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[11]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[11]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#612 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[12]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[12]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#613 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[13]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[13]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#614 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[14]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[14]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#615 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[15]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[15]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#616 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[16]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[16]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#617 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[17]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[17]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#618 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[18]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[18]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#619 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[19]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[19]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#620 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[1]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[1]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#621 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[20]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[20]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#622 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[21]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[21]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#623 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[22]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[22]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#624 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[23]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[23]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#625 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[24]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[24]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#626 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[25]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[25]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#627 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[26]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[26]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#628 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[27]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[27]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#629 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[28]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[28]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#630 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[29]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[29]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#631 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[2]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[2]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#632 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[30]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[30]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#633 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[31]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[31]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#634 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[3]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[3]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#635 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[4]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[4]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#636 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[5]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[5]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#637 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[6]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[6]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#638 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[7]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[7]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#639 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[8]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[8]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#640 Warning
Gated clock check  
Net mod/pipeline_stage[27].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[27].stage/out_stage_reg[9]_LDC_i_1__26/O, cell mod/pipeline_stage[27].stage/out_stage_reg[9]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#641 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[0]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[0]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#642 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[10]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[10]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#643 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[11]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[11]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#644 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[12]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[12]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#645 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[13]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[13]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#646 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[14]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[14]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#647 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[15]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[15]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#648 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[16]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[16]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#649 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[17]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[17]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#650 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[18]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[18]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#651 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[19]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[19]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#652 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[1]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[1]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#653 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[20]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[20]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#654 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[21]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[21]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#655 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[22]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[22]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#656 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[23]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[23]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#657 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[24]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[24]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#658 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[25]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[25]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#659 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[26]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[26]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#660 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[27]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[27]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#661 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[28]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[28]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#662 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[29]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[29]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#663 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[2]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[2]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#664 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[30]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[30]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#665 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[31]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[31]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#666 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[3]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[3]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#667 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[4]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[4]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#668 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[5]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[5]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#669 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[6]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[6]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#670 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[7]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[7]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#671 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[8]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[8]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#672 Warning
Gated clock check  
Net mod/pipeline_stage[28].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[28].stage/out_stage_reg[9]_LDC_i_1__27/O, cell mod/pipeline_stage[28].stage/out_stage_reg[9]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#673 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[0]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[0]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#674 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[10]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[10]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#675 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[11]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[11]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#676 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[12]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[12]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#677 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[13]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[13]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#678 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[14]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[14]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#679 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[15]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[15]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#680 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[16]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[16]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#681 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[17]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[17]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#682 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[18]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[18]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#683 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[19]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[19]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#684 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[1]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[1]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#685 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[20]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[20]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#686 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[21]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[21]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#687 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[22]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[22]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#688 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[23]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[23]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#689 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[24]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[24]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#690 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[25]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[25]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#691 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[26]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[26]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#692 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[27]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[27]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#693 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[28]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[28]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#694 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[29]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[29]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#695 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[2]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#696 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[30]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[30]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#697 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[31]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[31]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#698 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[3]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[3]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#699 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[4]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[4]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#700 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[5]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[5]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#701 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[6]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[6]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#702 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[7]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[7]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#703 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[8]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[8]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#704 Warning
Gated clock check  
Net mod/pipeline_stage[29].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[29].stage/out_stage_reg[9]_LDC_i_1__28/O, cell mod/pipeline_stage[29].stage/out_stage_reg[9]_LDC_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#705 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[0]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[0]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#706 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[10]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[10]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#707 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[11]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[11]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#708 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[12]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[12]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#709 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[13]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[13]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#710 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[14]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[14]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#711 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[15]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[15]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#712 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[16]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[16]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#713 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[17]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[17]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#714 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[18]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[18]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#715 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[19]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[19]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#716 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[1]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[1]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#717 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[20]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[20]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#718 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[21]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[21]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#719 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[22]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[22]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#720 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[23]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[23]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#721 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[24]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[24]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#722 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[25]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[25]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#723 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[26]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[26]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#724 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[27]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[27]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#725 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[28]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[28]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#726 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[29]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[29]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#727 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[2]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[2]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#728 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[30]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[30]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#729 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[31]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[31]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#730 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[3]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[3]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#731 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[4]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[4]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#732 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[5]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[5]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#733 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[6]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[6]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#734 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[7]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[7]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#735 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[8]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[8]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#736 Warning
Gated clock check  
Net mod/pipeline_stage[2].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[2].stage/out_stage_reg[9]_LDC_i_1__1/O, cell mod/pipeline_stage[2].stage/out_stage_reg[9]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#737 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[0]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[0]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#738 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[10]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[10]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#739 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[11]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[11]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#740 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[12]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[12]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#741 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[13]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[13]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#742 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[14]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[14]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#743 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[15]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[15]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#744 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[16]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[16]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#745 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[17]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[17]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#746 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[18]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[18]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#747 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[19]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[19]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#748 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[1]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[1]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#749 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[20]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[20]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#750 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[21]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[21]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#751 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[22]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[22]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#752 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[23]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[23]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#753 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[24]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[24]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#754 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[25]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[25]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#755 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[26]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[26]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#756 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[27]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[27]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#757 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[28]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[28]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#758 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[29]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[29]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#759 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[2]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[2]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#760 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[30]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[30]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#761 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[31]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[31]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#762 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[3]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[3]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#763 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[4]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[4]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#764 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[5]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[5]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#765 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[6]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[6]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#766 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[7]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[7]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#767 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[8]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[8]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#768 Warning
Gated clock check  
Net mod/pipeline_stage[30].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[30].stage/out_stage_reg[9]_LDC_i_1__29/O, cell mod/pipeline_stage[30].stage/out_stage_reg[9]_LDC_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#769 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[0]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[0]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#770 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[10]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[10]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#771 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[11]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[11]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#772 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[12]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[12]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#773 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[13]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[13]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#774 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[14]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[14]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#775 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[15]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[15]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#776 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[16]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[16]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#777 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[17]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[17]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#778 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[18]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[18]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#779 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[19]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[19]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#780 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[1]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[1]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#781 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[20]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[20]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#782 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[21]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[21]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#783 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[22]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[22]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#784 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[23]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[23]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#785 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[24]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[24]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#786 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[25]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[25]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#787 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[26]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[26]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#788 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[27]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[27]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#789 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[28]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[28]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#790 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[29]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[29]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#791 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[2]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[2]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#792 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[30]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[30]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#793 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[31]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[31]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#794 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[3]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[3]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#795 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[4]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[4]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#796 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[5]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[5]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#797 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[6]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[6]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#798 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[7]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[7]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#799 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[8]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[8]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#800 Warning
Gated clock check  
Net mod/pipeline_stage[3].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[3].stage/out_stage_reg[9]_LDC_i_1__2/O, cell mod/pipeline_stage[3].stage/out_stage_reg[9]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#801 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[0]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[0]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#802 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[10]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[10]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#803 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[11]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[11]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#804 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[12]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[12]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#805 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[13]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[13]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#806 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[14]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[14]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#807 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[15]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[15]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#808 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[16]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[16]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#809 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[17]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[17]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#810 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[18]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[18]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#811 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[19]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[19]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#812 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[1]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[1]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#813 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[20]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[20]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#814 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[21]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[21]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#815 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[22]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[22]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#816 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[23]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[23]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#817 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[24]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[24]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#818 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[25]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[25]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#819 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[26]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[26]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#820 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[27]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[27]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#821 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[28]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[28]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#822 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[29]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[29]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#823 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[2]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[2]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#824 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[30]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[30]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#825 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[31]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[31]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#826 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[3]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[3]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#827 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[4]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[4]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#828 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[5]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[5]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#829 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[6]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[6]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#830 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[7]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[7]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#831 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[8]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[8]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#832 Warning
Gated clock check  
Net mod/pipeline_stage[4].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[4].stage/out_stage_reg[9]_LDC_i_1__3/O, cell mod/pipeline_stage[4].stage/out_stage_reg[9]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#833 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[0]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[0]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#834 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[10]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[10]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#835 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[11]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[11]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#836 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[12]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[12]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#837 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[13]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[13]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#838 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[14]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[14]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#839 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[15]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[15]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#840 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[16]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[16]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#841 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[17]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[17]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#842 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[18]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[18]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#843 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[19]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[19]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#844 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[1]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[1]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#845 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[20]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[20]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#846 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[21]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[21]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#847 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[22]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[22]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#848 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[23]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[23]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#849 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[24]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[24]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#850 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[25]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[25]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#851 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[26]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[26]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#852 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[27]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[27]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#853 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[28]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[28]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#854 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[29]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[29]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#855 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[2]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[2]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#856 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[30]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[30]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#857 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[31]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[31]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#858 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[3]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[3]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#859 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[4]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[4]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#860 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[5]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[5]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#861 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[6]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[6]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#862 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[7]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[7]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#863 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[8]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[8]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#864 Warning
Gated clock check  
Net mod/pipeline_stage[5].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[5].stage/out_stage_reg[9]_LDC_i_1__4/O, cell mod/pipeline_stage[5].stage/out_stage_reg[9]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#865 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[0]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[0]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#866 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[10]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[10]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#867 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[11]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[11]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#868 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[12]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[12]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#869 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[13]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[13]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#870 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[14]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[14]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#871 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[15]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[15]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#872 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[16]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[16]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#873 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[17]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[17]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#874 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[18]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[18]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#875 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[19]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[19]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#876 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[1]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[1]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#877 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[20]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[20]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#878 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[21]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[21]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#879 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[22]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[22]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#880 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[23]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[23]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#881 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[24]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[24]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#882 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[25]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[25]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#883 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[26]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[26]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#884 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[27]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[27]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#885 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[28]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[28]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#886 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[29]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[29]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#887 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[2]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[2]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#888 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[30]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[30]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#889 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[31]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[31]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#890 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[3]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[3]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#891 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[4]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[4]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#892 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[5]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[5]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#893 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[6]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[6]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#894 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[7]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[7]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#895 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[8]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[8]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#896 Warning
Gated clock check  
Net mod/pipeline_stage[6].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[6].stage/out_stage_reg[9]_LDC_i_1__5/O, cell mod/pipeline_stage[6].stage/out_stage_reg[9]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#897 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[0]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[0]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#898 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[10]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[10]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#899 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[11]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[11]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#900 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[12]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[12]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#901 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[13]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[13]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#902 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[14]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[14]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#903 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[15]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[15]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#904 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[16]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[16]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#905 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[17]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[17]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#906 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[18]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[18]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#907 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[19]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#908 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[1]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[1]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#909 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[20]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[20]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#910 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[21]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[21]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#911 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[22]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[22]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#912 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[23]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[23]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#913 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[24]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[24]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#914 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[25]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[25]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#915 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[26]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[26]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#916 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[27]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[27]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#917 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[28]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[28]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#918 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[29]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[29]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#919 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[2]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[2]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#920 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[30]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[30]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#921 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[31]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[31]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#922 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[3]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[3]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#923 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[4]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[4]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#924 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[5]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[5]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#925 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[6]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[6]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#926 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[7]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[7]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#927 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[8]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[8]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#928 Warning
Gated clock check  
Net mod/pipeline_stage[7].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[7].stage/out_stage_reg[9]_LDC_i_1__6/O, cell mod/pipeline_stage[7].stage/out_stage_reg[9]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#929 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[0]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#930 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[10]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[10]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#931 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[11]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[11]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#932 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[12]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[12]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#933 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[13]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[13]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#934 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[14]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[14]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#935 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[15]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[15]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#936 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[16]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[16]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#937 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[17]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[17]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#938 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[18]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[18]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#939 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[19]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[19]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#940 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[1]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[1]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#941 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[20]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[20]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#942 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[21]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[21]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#943 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[22]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[22]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#944 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[23]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[23]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#945 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[24]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[24]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#946 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[25]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[25]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#947 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[26]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[26]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#948 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[27]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[27]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#949 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[28]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[28]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#950 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[29]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[29]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#951 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[2]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[2]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#952 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[30]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[30]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#953 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[31]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[31]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#954 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[3]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[3]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#955 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[4]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[4]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#956 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[5]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[5]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#957 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[6]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[6]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#958 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[7]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[7]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#959 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[8]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[8]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#960 Warning
Gated clock check  
Net mod/pipeline_stage[8].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[8].stage/out_stage_reg[9]_LDC_i_1__7/O, cell mod/pipeline_stage[8].stage/out_stage_reg[9]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#961 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[0]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[0]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[0]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#962 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[10]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[10]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[10]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#963 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[11]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[11]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[11]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#964 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[12]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[12]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[12]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#965 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[13]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[13]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[13]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#966 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[14]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[14]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[14]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#967 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[15]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[15]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[15]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#968 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[16]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[16]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[16]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#969 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[17]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[17]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#970 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[18]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[18]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[18]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#971 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[19]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[19]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[19]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#972 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[1]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[1]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[1]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#973 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[20]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[20]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[20]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#974 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[21]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[21]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[21]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#975 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[22]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[22]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[22]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#976 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[23]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[23]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[23]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#977 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[24]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[24]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[24]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#978 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[25]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[25]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[25]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#979 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[26]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[26]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[26]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#980 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[27]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[27]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[27]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#981 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[28]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[28]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[28]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#982 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[29]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[29]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[29]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#983 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[2]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[2]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[2]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#984 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[30]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[30]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[30]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#985 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[31]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[31]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[31]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#986 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[3]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[3]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[3]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#987 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[4]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[4]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[4]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#988 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[5]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[5]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[5]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#989 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[6]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[6]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[6]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#990 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[7]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[7]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[7]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#991 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[8]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[8]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[8]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#992 Warning
Gated clock check  
Net mod/pipeline_stage[9].stage/out_stage_reg[9]_C_0 is a gated clock net sourced by a combinational pin mod/pipeline_stage[9].stage/out_stage_reg[9]_LDC_i_1__8/O, cell mod/pipeline_stage[9].stage/out_stage_reg[9]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#993 Warning
Gated clock check  
Net reset_sync/seed_reg[0] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[0]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[0]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#994 Warning
Gated clock check  
Net reset_sync/seed_reg[10] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[10]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[10]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#995 Warning
Gated clock check  
Net reset_sync/seed_reg[11] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[11]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[11]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#996 Warning
Gated clock check  
Net reset_sync/seed_reg[12] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[12]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[12]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#997 Warning
Gated clock check  
Net reset_sync/seed_reg[13] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[13]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[13]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#998 Warning
Gated clock check  
Net reset_sync/seed_reg[14] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[14]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[14]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#999 Warning
Gated clock check  
Net reset_sync/seed_reg[15] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[15]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[15]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1000 Warning
Gated clock check  
Net reset_sync/seed_reg[16] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[16]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[16]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1001 Warning
Gated clock check  
Net reset_sync/seed_reg[17] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[17]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[17]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1002 Warning
Gated clock check  
Net reset_sync/seed_reg[18] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[18]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[18]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1003 Warning
Gated clock check  
Net reset_sync/seed_reg[19] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[19]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[19]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1004 Warning
Gated clock check  
Net reset_sync/seed_reg[1] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[1]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[1]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1005 Warning
Gated clock check  
Net reset_sync/seed_reg[20] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[20]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[20]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1006 Warning
Gated clock check  
Net reset_sync/seed_reg[21] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[21]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[21]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1007 Warning
Gated clock check  
Net reset_sync/seed_reg[22] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[22]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[22]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1008 Warning
Gated clock check  
Net reset_sync/seed_reg[23] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[23]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[23]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1009 Warning
Gated clock check  
Net reset_sync/seed_reg[24] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[24]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[24]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1010 Warning
Gated clock check  
Net reset_sync/seed_reg[25] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[25]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[25]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1011 Warning
Gated clock check  
Net reset_sync/seed_reg[26] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[26]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[26]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1012 Warning
Gated clock check  
Net reset_sync/seed_reg[27] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[27]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[27]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1013 Warning
Gated clock check  
Net reset_sync/seed_reg[28] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[28]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[28]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1014 Warning
Gated clock check  
Net reset_sync/seed_reg[29] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[29]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[29]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1015 Warning
Gated clock check  
Net reset_sync/seed_reg[2] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[2]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[2]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1016 Warning
Gated clock check  
Net reset_sync/seed_reg[30] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[30]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[30]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1017 Warning
Gated clock check  
Net reset_sync/seed_reg[31] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[31]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[31]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1018 Warning
Gated clock check  
Net reset_sync/seed_reg[3] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[3]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[3]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1019 Warning
Gated clock check  
Net reset_sync/seed_reg[4] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[4]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[4]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1020 Warning
Gated clock check  
Net reset_sync/seed_reg[5] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[5]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[5]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1021 Warning
Gated clock check  
Net reset_sync/seed_reg[6] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[6]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[6]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1022 Warning
Gated clock check  
Net reset_sync/seed_reg[7] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[7]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[7]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1023 Warning
Gated clock check  
Net reset_sync/seed_reg[8] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[8]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[8]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#1024 Warning
Gated clock check  
Net reset_sync/seed_reg[9] is a gated clock net sourced by a combinational pin reset_sync/out_stage_reg[9]_LDC_i_1__30/O, cell reset_sync/out_stage_reg[9]_LDC_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


