// Seed: 997196619
module module_0 (
    input id_0,
    input id_1,
    input supply0 id_2,
    input logic id_3,
    output id_4
    , id_17,
    input id_5,
    input logic id_6,
    input reg id_7,
    output id_8,
    output supply0 id_9,
    output id_10,
    output logic id_11,
    output id_12,
    input id_13,
    input id_14,
    output id_15,
    output uwire id_16
);
  tri id_18;
  assign id_11 = 1;
  supply1 id_19;
  always @(posedge 1 | id_5) begin
    id_8 <= "";
    id_16[1] <= id_17;
  end
  type_33(
      id_8, id_7
  );
  logic id_20;
  genvar id_21;
  assign id_9[1] = 1;
  type_35(
      id_14, 1
  );
  assign id_18[1'b0 : 1] = 1;
  logic id_22;
  assign id_18 = id_19;
  type_37(
      id_5, id_2[1]
  );
  logic id_23 = 1;
endmodule
