<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p295" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_295{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_295{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_295{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_295{left:70px;bottom:722px;letter-spacing:0.14px;}
#t5_295{left:152px;bottom:722px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_295{left:537px;bottom:722px;letter-spacing:0.16px;}
#t7_295{left:70px;bottom:698px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t8_295{left:418px;bottom:705px;}
#t9_295{left:433px;bottom:698px;letter-spacing:-0.31px;}
#ta_295{left:468px;bottom:705px;}
#tb_295{left:483px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_295{left:70px;bottom:681px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#td_295{left:454px;bottom:688px;}
#te_295{left:468px;bottom:681px;letter-spacing:-0.28px;}
#tf_295{left:502px;bottom:688px;}
#tg_295{left:517px;bottom:681px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#th_295{left:70px;bottom:664px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#ti_295{left:70px;bottom:648px;letter-spacing:-0.31px;word-spacing:-0.34px;}
#tj_295{left:83px;bottom:979px;letter-spacing:-0.16px;}
#tk_295{left:139px;bottom:979px;letter-spacing:-0.16px;}
#tl_295{left:190px;bottom:979px;letter-spacing:-0.14px;}
#tm_295{left:434px;bottom:979px;letter-spacing:-0.13px;}
#tn_295{left:528px;bottom:979px;letter-spacing:-0.12px;}
#to_295{left:528px;bottom:958px;letter-spacing:-0.13px;}
#tp_295{left:190px;bottom:933px;letter-spacing:-0.14px;}
#tq_295{left:528px;bottom:933px;letter-spacing:-0.11px;}
#tr_295{left:528px;bottom:917px;letter-spacing:-0.13px;}
#ts_295{left:190px;bottom:892px;letter-spacing:-0.14px;}
#tt_295{left:528px;bottom:892px;letter-spacing:-0.14px;}
#tu_295{left:83px;bottom:868px;letter-spacing:-0.16px;}
#tv_295{left:139px;bottom:868px;letter-spacing:-0.16px;}
#tw_295{left:190px;bottom:868px;letter-spacing:-0.14px;}
#tx_295{left:434px;bottom:868px;letter-spacing:-0.13px;}
#ty_295{left:528px;bottom:868px;letter-spacing:-0.12px;}
#tz_295{left:528px;bottom:846px;letter-spacing:-0.13px;}
#t10_295{left:190px;bottom:822px;letter-spacing:-0.14px;}
#t11_295{left:528px;bottom:822px;letter-spacing:-0.11px;}
#t12_295{left:528px;bottom:805px;letter-spacing:-0.13px;}
#t13_295{left:190px;bottom:781px;letter-spacing:-0.14px;}
#t14_295{left:528px;bottom:781px;letter-spacing:-0.14px;}
#t15_295{left:147px;bottom:603px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t16_295{left:233px;bottom:603px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_295{left:302px;bottom:585px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t18_295{left:101px;bottom:562px;letter-spacing:-0.12px;}
#t19_295{left:102px;bottom:545px;letter-spacing:-0.14px;}
#t1a_295{left:223px;bottom:545px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1b_295{left:453px;bottom:545px;letter-spacing:-0.15px;}
#t1c_295{left:639px;bottom:545px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1d_295{left:88px;bottom:521px;letter-spacing:-0.17px;}
#t1e_295{left:144px;bottom:521px;letter-spacing:-0.16px;}
#t1f_295{left:82px;bottom:496px;letter-spacing:-0.17px;}
#t1g_295{left:143px;bottom:496px;letter-spacing:-0.18px;}
#t1h_295{left:190px;bottom:496px;letter-spacing:-0.14px;}
#t1i_295{left:431px;bottom:496px;letter-spacing:-0.14px;}
#t1j_295{left:524px;bottom:496px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_295{left:524px;bottom:475px;letter-spacing:-0.13px;}
#t1l_295{left:524px;bottom:454px;letter-spacing:-0.13px;}
#t1m_295{left:190px;bottom:429px;letter-spacing:-0.14px;}
#t1n_295{left:430px;bottom:429px;letter-spacing:-0.14px;}
#t1o_295{left:524px;bottom:429px;letter-spacing:-0.14px;}
#t1p_295{left:190px;bottom:405px;letter-spacing:-0.17px;}
#t1q_295{left:431px;bottom:405px;letter-spacing:-0.14px;}
#t1r_295{left:524px;bottom:405px;letter-spacing:-0.12px;}
#t1s_295{left:524px;bottom:383px;letter-spacing:-0.11px;}
#t1t_295{left:793px;bottom:390px;}
#t1u_295{left:524px;bottom:367px;letter-spacing:-0.13px;}
#t1v_295{left:524px;bottom:350px;letter-spacing:-0.14px;}
#t1w_295{left:524px;bottom:328px;letter-spacing:-0.11px;}
#t1x_295{left:524px;bottom:312px;letter-spacing:-0.1px;}
#t1y_295{left:82px;bottom:287px;letter-spacing:-0.16px;}
#t1z_295{left:143px;bottom:287px;letter-spacing:-0.17px;}
#t20_295{left:190px;bottom:287px;letter-spacing:-0.14px;}
#t21_295{left:431px;bottom:287px;letter-spacing:-0.13px;}
#t22_295{left:524px;bottom:287px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t23_295{left:82px;bottom:263px;letter-spacing:-0.16px;}
#t24_295{left:143px;bottom:263px;letter-spacing:-0.17px;}
#t25_295{left:190px;bottom:263px;letter-spacing:-0.14px;}
#t26_295{left:431px;bottom:263px;letter-spacing:-0.13px;}
#t27_295{left:524px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t28_295{left:82px;bottom:238px;letter-spacing:-0.16px;}
#t29_295{left:143px;bottom:238px;letter-spacing:-0.17px;}
#t2a_295{left:190px;bottom:238px;letter-spacing:-0.14px;}
#t2b_295{left:431px;bottom:238px;letter-spacing:-0.13px;}
#t2c_295{left:524px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2d_295{left:82px;bottom:214px;letter-spacing:-0.14px;}
#t2e_295{left:143px;bottom:214px;letter-spacing:-0.17px;}
#t2f_295{left:190px;bottom:214px;letter-spacing:-0.14px;}
#t2g_295{left:431px;bottom:214px;letter-spacing:-0.12px;}
#t2h_295{left:524px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_295{left:82px;bottom:189px;letter-spacing:-0.16px;}
#t2j_295{left:143px;bottom:189px;letter-spacing:-0.17px;}
#t2k_295{left:190px;bottom:189px;letter-spacing:-0.14px;}
#t2l_295{left:431px;bottom:189px;letter-spacing:-0.12px;}
#t2m_295{left:524px;bottom:189px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2n_295{left:82px;bottom:165px;letter-spacing:-0.16px;}
#t2o_295{left:143px;bottom:165px;letter-spacing:-0.17px;}
#t2p_295{left:190px;bottom:165px;letter-spacing:-0.14px;}
#t2q_295{left:431px;bottom:165px;letter-spacing:-0.12px;}
#t2r_295{left:524px;bottom:165px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2s_295{left:82px;bottom:140px;letter-spacing:-0.16px;}
#t2t_295{left:143px;bottom:140px;letter-spacing:-0.17px;}
#t2u_295{left:190px;bottom:140px;letter-spacing:-0.14px;}
#t2v_295{left:431px;bottom:140px;letter-spacing:-0.12px;}
#t2w_295{left:524px;bottom:140px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2x_295{left:71px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.16px;}
#t2y_295{left:156px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.2px;}
#t2z_295{left:301px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t30_295{left:570px;bottom:1068px;letter-spacing:0.13px;}
#t31_295{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t32_295{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t33_295{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t34_295{left:456px;bottom:1028px;letter-spacing:-0.15px;}
#t35_295{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t36_295{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t37_295{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_295{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_295{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_295{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_295{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_295{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_295{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_295{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_295{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s9_295{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts295" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg295Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg295" style="-webkit-user-select: none;"><object width="935" height="1210" data="295/295.svg" type="image/svg+xml" id="pdf295" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_295" class="t s1_295">Vol. 4 </span><span id="t2_295" class="t s1_295">2-279 </span>
<span id="t3_295" class="t s2_295">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_295" class="t s3_295">2.16.1 </span><span id="t5_295" class="t s3_295">Additional MSRs Supported in the Intel® Xeon® </span><span id="t6_295" class="t s3_295">Processor D Product Family </span>
<span id="t7_295" class="t s4_295">The MSRs listed in Table 2-37 are available to Intel </span>
<span id="t8_295" class="t s5_295">® </span>
<span id="t9_295" class="t s4_295">Xeon </span>
<span id="ta_295" class="t s5_295">® </span>
<span id="tb_295" class="t s4_295">Processor D Product Family (CPUID Signature </span>
<span id="tc_295" class="t s4_295">DisplayFamily_DisplayModel value of 06_56H). The Intel </span>
<span id="td_295" class="t s5_295">® </span>
<span id="te_295" class="t s4_295">Xeon </span>
<span id="tf_295" class="t s5_295">® </span>
<span id="tg_295" class="t s4_295">processor D product family is based on Broadwell </span>
<span id="th_295" class="t s4_295">microarchitecture and supports the MSR interfaces listed in Table 2-20, Table 2-29, Table 2-34, Table 2-36, and </span>
<span id="ti_295" class="t s4_295">Table 2-37. </span>
<span id="tj_295" class="t s6_295">C9EH </span><span id="tk_295" class="t s6_295">3230 </span><span id="tl_295" class="t s6_295">IA32_L3_QOS_MASK_14 </span><span id="tm_295" class="t s6_295">Package </span><span id="tn_295" class="t s6_295">L3 Class Of Service Mask - COS 14 (R/W) </span>
<span id="to_295" class="t s6_295">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=14. </span>
<span id="tp_295" class="t s6_295">0:19 </span><span id="tq_295" class="t s6_295">CBM: Bit vector of available L3 ways for COS 14 </span>
<span id="tr_295" class="t s6_295">enforcement. </span>
<span id="ts_295" class="t s6_295">63:20 </span><span id="tt_295" class="t s6_295">Reserved </span>
<span id="tu_295" class="t s6_295">C9FH </span><span id="tv_295" class="t s6_295">3231 </span><span id="tw_295" class="t s6_295">IA32_L3_QOS_MASK_15 </span><span id="tx_295" class="t s6_295">Package </span><span id="ty_295" class="t s6_295">L3 Class Of Service Mask - COS 15 (R/W) </span>
<span id="tz_295" class="t s6_295">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=15. </span>
<span id="t10_295" class="t s6_295">0:19 </span><span id="t11_295" class="t s6_295">CBM: Bit vector of available L3 ways for COS 15 </span>
<span id="t12_295" class="t s6_295">enforcement. </span>
<span id="t13_295" class="t s6_295">63:20 </span><span id="t14_295" class="t s6_295">Reserved </span>
<span id="t15_295" class="t s7_295">Table 2-37. </span><span id="t16_295" class="t s7_295">Additional MSRs Supported by Intel® Xeon® Processor D with a CPUID Signature </span>
<span id="t17_295" class="t s7_295">DisplayFamily_DisplayModel Value of 06_56H </span>
<span id="t18_295" class="t s8_295">Register </span>
<span id="t19_295" class="t s8_295">Address </span><span id="t1a_295" class="t s8_295">Register Name / Bit Fields </span><span id="t1b_295" class="t s8_295">Scope </span><span id="t1c_295" class="t s8_295">Bit Description </span>
<span id="t1d_295" class="t s8_295">Hex </span><span id="t1e_295" class="t s8_295">Dec </span>
<span id="t1f_295" class="t s6_295">1ACH </span><span id="t1g_295" class="t s6_295">428 </span><span id="t1h_295" class="t s6_295">MSR_TURBO_RATIO_LIMIT3 </span><span id="t1i_295" class="t s6_295">Package </span><span id="t1j_295" class="t s6_295">Config Ratio Limit of Turbo Mode </span>
<span id="t1k_295" class="t s6_295">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1l_295" class="t s6_295">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t1m_295" class="t s6_295">62:0 </span><span id="t1n_295" class="t s6_295">Package </span><span id="t1o_295" class="t s6_295">Reserved </span>
<span id="t1p_295" class="t s6_295">63 </span><span id="t1q_295" class="t s6_295">Package </span><span id="t1r_295" class="t s6_295">Semaphore for Turbo Ratio Limit Configuration </span>
<span id="t1s_295" class="t s6_295">If 1, the processor uses override configuration </span>
<span id="t1t_295" class="t s9_295">1 </span>
<span id="t1u_295" class="t s6_295">specified in MSR_TURBO_RATIO_LIMIT, </span>
<span id="t1v_295" class="t s6_295">MSR_TURBO_RATIO_LIMIT1. </span>
<span id="t1w_295" class="t s6_295">If 0, the processor uses factory-set configuration </span>
<span id="t1x_295" class="t s6_295">(Default). </span>
<span id="t1y_295" class="t s6_295">286H </span><span id="t1z_295" class="t s6_295">646 </span><span id="t20_295" class="t s6_295">IA32_MC6_CTL2 </span><span id="t21_295" class="t s6_295">Package </span><span id="t22_295" class="t s6_295">See Table 2-2. </span>
<span id="t23_295" class="t s6_295">287H </span><span id="t24_295" class="t s6_295">647 </span><span id="t25_295" class="t s6_295">IA32_MC7_CTL2 </span><span id="t26_295" class="t s6_295">Package </span><span id="t27_295" class="t s6_295">See Table 2-2. </span>
<span id="t28_295" class="t s6_295">289H </span><span id="t29_295" class="t s6_295">649 </span><span id="t2a_295" class="t s6_295">IA32_MC9_CTL2 </span><span id="t2b_295" class="t s6_295">Package </span><span id="t2c_295" class="t s6_295">See Table 2-2. </span>
<span id="t2d_295" class="t s6_295">28AH </span><span id="t2e_295" class="t s6_295">650 </span><span id="t2f_295" class="t s6_295">IA32_MC10_CTL2 </span><span id="t2g_295" class="t s6_295">Package </span><span id="t2h_295" class="t s6_295">See Table 2-2. </span>
<span id="t2i_295" class="t s6_295">291H </span><span id="t2j_295" class="t s6_295">657 </span><span id="t2k_295" class="t s6_295">IA32_MC17_CTL2 </span><span id="t2l_295" class="t s6_295">Package </span><span id="t2m_295" class="t s6_295">See Table 2-2. </span>
<span id="t2n_295" class="t s6_295">292H </span><span id="t2o_295" class="t s6_295">658 </span><span id="t2p_295" class="t s6_295">IA32_MC18_CTL2 </span><span id="t2q_295" class="t s6_295">Package </span><span id="t2r_295" class="t s6_295">See Table 2-2. </span>
<span id="t2s_295" class="t s6_295">293H </span><span id="t2t_295" class="t s6_295">659 </span><span id="t2u_295" class="t s6_295">IA32_MC19_CTL2 </span><span id="t2v_295" class="t s6_295">Package </span><span id="t2w_295" class="t s6_295">See Table 2-2. </span>
<span id="t2x_295" class="t s7_295">Table 2-36. </span><span id="t2y_295" class="t s7_295">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t2z_295" class="t s7_295">Based on Broadwell Microarchitecture </span><span id="t30_295" class="t s7_295">(Contd.) </span>
<span id="t31_295" class="t s8_295">Register </span>
<span id="t32_295" class="t s8_295">Address </span><span id="t33_295" class="t s8_295">Register Name / Bit Fields </span><span id="t34_295" class="t s8_295">Scope </span><span id="t35_295" class="t s8_295">Bit Description </span>
<span id="t36_295" class="t s8_295">Hex </span><span id="t37_295" class="t s8_295">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
