/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_efca7eb8784b4d258a6b41e3242d49d4.v:1.2-11.12" *)
module top(tetr, lac, sensor2, YFP, BFP);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_efca7eb8784b4d258a6b41e3242d49d4.v:6.19-6.22" *)
  output BFP;
  wire BFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_efca7eb8784b4d258a6b41e3242d49d4.v:5.19-5.22" *)
  output YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_efca7eb8784b4d258a6b41e3242d49d4.v:3.18-3.21" *)
  input lac;
  wire lac;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_efca7eb8784b4d258a6b41e3242d49d4.v:4.18-4.25" *)
  input sensor2;
  wire sensor2;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_efca7eb8784b4d258a6b41e3242d49d4.v:2.18-2.22" *)
  input tetr;
  wire tetr;
  \$_NOT_  _05_ (
    .A(sensor2),
    .Y(_01_)
  );
  \$_NOT_  _06_ (
    .A(tetr),
    .Y(_02_)
  );
  \$_NOT_  _07_ (
    .A(lac),
    .Y(_03_)
  );
  \$_NOR_  _08_ (
    .A(_02_),
    .B(_03_),
    .Y(_04_)
  );
  \$_NOT_  _09_ (
    .A(_04_),
    .Y(_00_)
  );
  \$_NOR_  _10_ (
    .A(sensor2),
    .B(_00_),
    .Y(YFP)
  );
  \$_NOR_  _11_ (
    .A(_01_),
    .B(_00_),
    .Y(BFP)
  );
endmodule
