#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 18 00:58:31 2019
# Process ID: 20144
# Current directory: D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim
# Command line: wbtcv.exe -mode batch -source D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim/xsim.dir/TOP_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim/webtalk.log
# Journal file: D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim/xsim.dir/TOP_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim/xsim.dir/TOP_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 00:58:34 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 00:58:34 2019...
