{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2012.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.26"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "57", "@dc": "57", "@oc": "57", "@id": "40547743", "text": ":facetid:toc:db/conf/fpga/fpga2012.bht"}}, "hits": {"@total": "57", "@computed": "57", "@sent": "57", "@first": "0", "hit": [{"@score": "1", "@id": "4037107", "info": {"authors": {"author": [{"@pid": "92/10926", "text": "Berkin Akin"}, {"@pid": "92/1970", "text": "Peter A. Milder"}, {"@pid": "53/6455", "text": "Franz Franchetti"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "Algorithm and architecture optimization for large size two dimensional discrete fourier transform (abstract only).", "venue": "FPGA", "pages": "271", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AkinMFH12", "doi": "10.1145/2145694.2145760", "ee": "https://doi.org/10.1145/2145694.2145760", "url": "https://dblp.org/rec/conf/fpga/AkinMFH12"}, "url": "URL#4037107"}, {"@score": "1", "@id": "4037108", "info": {"authors": {"author": [{"@pid": "80/10926", "text": "Sundaram Ananthanarayanan"}, {"@pid": "75/7863", "text": "Chirag Ravishankar"}, {"@pid": "94/3807", "text": "Siddharth Garg"}, {"@pid": "16/2587", "text": "Andrew A. Kennings"}]}, "title": "EmPower: FPGA based emulation of dynamic power management algorithms for multi-core systems on chip (abstract only).", "venue": "FPGA", "pages": "266", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AnanthanarayananRGK12", "doi": "10.1145/2145694.2145744", "ee": "https://doi.org/10.1145/2145694.2145744", "url": "https://dblp.org/rec/conf/fpga/AnanthanarayananRGK12"}, "url": "URL#4037108"}, {"@score": "1", "@id": "4037109", "info": {"authors": {"author": [{"@pid": "86/356", "text": "Hugo A. Andrade"}, {"@pid": "32/4737", "text": "Arkadeb Ghosal"}, {"@pid": "13/6336", "text": "Rhishikesh Limaye"}, {"@pid": "51/4861", "text": "Sadia Malik"}, {"@pid": "12/7819", "text": "Newton Petersen"}, {"@pid": "44/5176", "text": "Kaushik Ravindran"}, {"@pid": "77/9860", "text": "Trung N. Tran"}, {"@pid": "06/3224", "text": "Guoqiang Wang"}, {"@pid": "25/5712", "text": "Guang Yang"}]}, "title": "Early timing estimation for system-level design using FPGAs (abstract only).", "venue": "FPGA", "pages": "271", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AndradeGLMPRTWY12", "doi": "10.1145/2145694.2145761", "ee": "https://doi.org/10.1145/2145694.2145761", "url": "https://dblp.org/rec/conf/fpga/AndradeGLMPRTWY12"}, "url": "URL#4037109"}, {"@score": "1", "@id": "4037110", "info": {"authors": {"author": [{"@pid": "22/3168", "text": "Sameh W. Asaad"}, {"@pid": "57/4005", "text": "Ralph Bellofatto"}, {"@pid": "44/9612", "text": "Bernard Brezzo"}, {"@pid": "78/8707", "text": "Chuck Haymes"}, {"@pid": "09/10926", "text": "Mohit Kapur"}, {"@pid": "67/7008", "text": "Benjamin D. Parker"}, {"@pid": "08/4957", "text": "Thomas Roewer"}, {"@pid": "09/3198", "text": "Proshanta Saha"}, {"@pid": "80/3641", "text": "Todd Takken"}, {"@pid": "89/2891", "text": "Jos\u00e9 A. Tierno"}]}, "title": "A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation.", "venue": "FPGA", "pages": "153-162", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AsaadBBHKPRSTT12", "doi": "10.1145/2145694.2145720", "ee": "https://doi.org/10.1145/2145694.2145720", "url": "https://dblp.org/rec/conf/fpga/AsaadBBHKPRSTT12"}, "url": "URL#4037110"}, {"@score": "1", "@id": "4037111", "info": {"authors": {"author": [{"@pid": "00/10927", "text": "Scott Bailie"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}]}, "title": "Incremental clustering applied to radar deinterleaving: a parameterized FPGA implementation.", "venue": "FPGA", "pages": "25-28", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BailieL12", "doi": "10.1145/2145694.2145699", "ee": "https://doi.org/10.1145/2145694.2145699", "url": "https://dblp.org/rec/conf/fpga/BailieL12"}, "url": "URL#4037111"}, {"@score": "1", "@id": "4037112", "info": {"authors": {"author": [{"@pid": "02/9299", "text": "Samuel Bayliss"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Optimizing SDRAM bandwidth for custom FPGA loop accelerators.", "venue": "FPGA", "pages": "195-204", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BaylissC12", "doi": "10.1145/2145694.2145727", "ee": "https://doi.org/10.1145/2145694.2145727", "url": "https://dblp.org/rec/conf/fpga/BaylissC12"}, "url": "URL#4037112"}, {"@score": "1", "@id": "4037113", "info": {"authors": {"author": [{"@pid": "23/5076", "text": "David Boland"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "A scalable approach for automated precision analysis.", "venue": "FPGA", "pages": "185-194", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BolandC12", "doi": "10.1145/2145694.2145726", "ee": "https://doi.org/10.1145/2145694.2145726", "url": "https://dblp.org/rec/conf/fpga/BolandC12"}, "url": "URL#4037113"}, {"@score": "1", "@id": "4037114", "info": {"authors": {"author": [{"@pid": "93/8189", "text": "Assem A. M. Bsoul"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "A configurable architecture to limit wakeup current in dynamically-controlled power-gated FPGAs.", "venue": "FPGA", "pages": "245-254", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BsoulW12", "doi": "10.1145/2145694.2145737", "ee": "https://doi.org/10.1145/2145694.2145737", "url": "https://dblp.org/rec/conf/fpga/BsoulW12"}, "url": "URL#4037114"}, {"@score": "1", "@id": "4037115", "info": {"authors": {"author": [{"@pid": "79/10926", "text": "Hui Yan Cheah"}, {"@pid": "83/2660", "text": "Suhaib A. Fahmy"}, {"@pid": "63/6663", "text": "Douglas L. Maskell"}, {"@pid": "50/6646", "text": "Chidamber Kulkarni"}]}, "title": "A lean FPGA soft processor built using a DSP block.", "venue": "FPGA", "pages": "237-240", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CheahFMK12", "doi": "10.1145/2145694.2145734", "ee": "https://doi.org/10.1145/2145694.2145734", "url": "https://dblp.org/rec/conf/fpga/CheahFMK12"}, "url": "URL#4037115"}, {"@score": "1", "@id": "4037116", "info": {"authors": {"author": [{"@pid": "32/3685", "text": "Jianwen Chen"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "51/5332-6", "text": "Ming Yan 0006"}, {"@pid": "19/2439", "text": "Yi Zou"}]}, "title": "FPGA-accelerated 3D reconstruction using compressive sensing.", "venue": "FPGA", "pages": "163-166", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenCYZ12", "doi": "10.1145/2145694.2145721", "ee": "https://doi.org/10.1145/2145694.2145721", "url": "https://dblp.org/rec/conf/fpga/ChenCYZ12"}, "url": "URL#4037116"}, {"@score": "1", "@id": "4037117", "info": {"authors": {"author": [{"@pid": "38/1845", "text": "Yupeng Chen"}, {"@pid": "80/1737", "text": "Bertil Schmidt"}, {"@pid": "63/6663", "text": "Douglas L. Maskell"}]}, "title": "Accelerating short read mapping on an FPGA (abstract only).", "venue": "FPGA", "pages": "265", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenSM12", "doi": "10.1145/2145694.2145740", "ee": "https://doi.org/10.1145/2145694.2145740", "url": "https://dblp.org/rec/conf/fpga/ChenSM12"}, "url": "URL#4037117"}, {"@score": "1", "@id": "4037118", "info": {"authors": {"author": [{"@pid": "07/10926", "text": "S. Alexander Chin"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "OpenCL memory infrastructure for FPGAs (abstract only).", "venue": "FPGA", "pages": "269-270", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChinC12", "doi": "10.1145/2145694.2145756", "ee": "https://doi.org/10.1145/2145694.2145756", "url": "https://dblp.org/rec/conf/fpga/ChinC12"}, "url": "URL#4037118"}, {"@score": "1", "@id": "4037119", "info": {"authors": {"author": [{"@pid": "86/2556", "text": "Chih-Hsun Chou"}, {"@pid": "86/362", "text": "Fong Pong"}, {"@pid": "82/4827", "text": "Nian-Feng Tzeng"}]}, "title": "Speedy FPGA-based packet classifiers with low on-chip memory requirements.", "venue": "FPGA", "pages": "11-20", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChouPT12", "doi": "10.1145/2145694.2145697", "ee": "https://doi.org/10.1145/2145694.2145697", "url": "https://dblp.org/rec/conf/fpga/ChouPT12"}, "url": "URL#4037119"}, {"@score": "1", "@id": "4037120", "info": {"authors": {"author": [{"@pid": "37/7780", "text": "Gary Chun Tak Chow"}, {"@pid": "14/7955", "text": "Anson Hong Tak Tse"}, {"@pid": "02/6166", "text": "Qiwei Jin"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}, {"@pid": "93/438", "text": "David B. Thomas"}]}, "title": "A mixed precision Monte Carlo methodology for reconfigurable accelerator systems.", "venue": "FPGA", "pages": "57-66", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChowTJLLT12", "doi": "10.1145/2145694.2145705", "ee": "https://doi.org/10.1145/2145694.2145705", "url": "https://dblp.org/rec/conf/fpga/ChowTJLLT12"}, "url": "URL#4037120"}, {"@score": "1", "@id": "4037121", "info": {"authors": {"author": [{"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "25/7037", "text": "Michael Papamichael"}, {"@pid": "34/10927", "text": "Gabriel Weisz"}, {"@pid": "33/3960", "text": "James C. Hoe"}, {"@pid": "20/513", "text": "Ken Mai"}]}, "title": "Prototype and evaluation of the CoRAM memory architecture for FPGA-based computing.", "venue": "FPGA", "pages": "139-142", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChungPWHM12", "doi": "10.1145/2145694.2145717", "ee": "https://doi.org/10.1145/2145694.2145717", "url": "https://dblp.org/rec/conf/fpga/ChungPWHM12"}, "url": "URL#4037121"}, {"@score": "1", "@id": "4037122", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "30/8314", "text": "Bingjun Xiao"}]}, "title": "FPGA-RR: an enhanced FPGA architecture with RRAM-based reconfigurable interconnects (abstract only).", "venue": "FPGA", "pages": "268", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongX12", "doi": "10.1145/2145694.2145751", "ee": "https://doi.org/10.1145/2145694.2145751", "url": "https://dblp.org/rec/conf/fpga/CongX12"}, "url": "URL#4037122"}, {"@score": "1", "@id": "4037123", "info": {"authors": {"author": [{"@pid": "68/2587", "text": "John Curreri"}, {"@pid": "15/1667", "text": "Greg Stitt"}, {"@pid": "g/AlanDGeorge", "text": "Alan D. George"}]}, "title": "Communication visualization for bottleneck detection of high-level synthesis applications.", "venue": "FPGA", "pages": "33-36", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CurreriSG12", "doi": "10.1145/2145694.2145701", "ee": "https://doi.org/10.1145/2145694.2145701", "url": "https://dblp.org/rec/conf/fpga/CurreriSG12"}, "url": "URL#4037123"}, {"@score": "1", "@id": "4037124", "info": {"authors": {"author": [{"@pid": "02/7380", "text": "Zefu Dai"}, {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}]}, "title": "Saturating the transceiver bandwidth: switch fabric design on FPGAs.", "venue": "FPGA", "pages": "67-76", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiZ12", "doi": "10.1145/2145694.2145706", "ee": "https://doi.org/10.1145/2145694.2145706", "url": "https://dblp.org/rec/conf/fpga/DaiZ12"}, "url": "URL#4037124"}, {"@score": "1", "@id": "4037125", "info": {"authors": {"author": [{"@pid": "24/4815", "text": "Kermin Elliott Fleming"}, {"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "11/5956", "text": "Angshuman Parashar"}, {"@pid": "a/Arvind", "text": "Arvind"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "Leveraging latency-insensitivity to ease multiple FPGA design.", "venue": "FPGA", "pages": "175-184", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FlemingAPPME12", "doi": "10.1145/2145694.2145725", "ee": "https://doi.org/10.1145/2145694.2145725", "url": "https://dblp.org/rec/conf/fpga/FlemingAPPME12"}, "url": "URL#4037125"}, {"@score": "1", "@id": "4037126", "info": {"authors": {"author": [{"@pid": "26/10927", "text": "Jeremy Fowers"}, {"@pid": "41/3649", "text": "Greg Brown"}, {"@pid": "31/10927", "text": "Patrick Cooke"}, {"@pid": "15/1667", "text": "Greg Stitt"}]}, "title": "A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications.", "venue": "FPGA", "pages": "47-56", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FowersBCS12", "doi": "10.1145/2145694.2145704", "ee": "https://doi.org/10.1145/2145694.2145704", "url": "https://dblp.org/rec/conf/fpga/FowersBCS12"}, "url": "URL#4037126"}, {"@score": "1", "@id": "4037127", "info": {"authors": {"author": [{"@pid": "06/6975", "text": "Yong Fu"}, {"@pid": "09/404", "text": "Chi Wang"}, {"@pid": "15/10926", "text": "Liguang Chen"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "A novel full coverage test method for CLBs in FPGA (abstract only).", "venue": "FPGA", "pages": "267", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FuWCL12", "doi": "10.1145/2145694.2145747", "ee": "https://doi.org/10.1145/2145694.2145747", "url": "https://dblp.org/rec/conf/fpga/FuWCL12"}, "url": "URL#4037127"}, {"@score": "1", "@id": "4037128", "info": {"authors": {"author": [{"@pid": "56/1768", "text": "Masahiro Fujita"}, {"@pid": "46/4605", "text": "Hiroaki Yoshida"}]}, "title": "Post-silicon debugging targeting electrical errors with patchable controllers (abstract only).", "venue": "FPGA", "pages": "271", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FujitaY12", "doi": "10.1145/2145694.2145759", "ee": "https://doi.org/10.1145/2145694.2145759", "url": "https://dblp.org/rec/conf/fpga/FujitaY12"}, "url": "URL#4037128"}, {"@score": "1", "@id": "4037129", "info": {"authors": {"author": [{"@pid": "19/8001", "text": "Lingkan Gong"}, {"@pid": "12/3779", "text": "Oliver Diessel"}]}, "title": "Functionally verifying state saving and restoration in dynamically reconfigurable systems.", "venue": "FPGA", "pages": "241-244", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GongD12", "doi": "10.1145/2145694.2145735", "ee": "https://doi.org/10.1145/2145694.2145735", "url": "https://dblp.org/rec/conf/fpga/GongD12"}, "url": "URL#4037129"}, {"@score": "1", "@id": "4037130", "info": {"authors": {"author": [{"@pid": "32/10927", "text": "Stefan Hadjis"}, {"@pid": "39/9240", "text": "Andrew Canis"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "49/9240", "text": "Jongsok Choi"}, {"@pid": "58/6563", "text": "Kevin Nam"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}, {"@pid": "95/3345", "text": "Tomasz S. Czajkowski"}]}, "title": "Impact of FPGA architecture on resource sharing in high-level synthesis.", "venue": "FPGA", "pages": "111-114", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HadjisCACNBC12", "doi": "10.1145/2145694.2145712", "ee": "https://doi.org/10.1145/2145694.2145712", "url": "https://dblp.org/rec/conf/fpga/HadjisCACNBC12"}, "url": "URL#4037130"}, {"@score": "1", "@id": "4037131", "info": {"authors": {"author": [{"@pid": "93/10926", "text": "Matthias Hinkfoth"}, {"@pid": "17/6538", "text": "Enrico Heinrich"}, {"@pid": "92/7883", "text": "Sebastian Vork\u00f6per"}, {"@pid": "69/3769-1", "text": "Volker K\u00fchn 0001"}, {"@pid": "12/5104", "text": "Ralf Salomon"}]}, "title": "X-ORCA: FPGA-based wireless localization in the sub-millimeter range.", "venue": "FPGA", "pages": "29-32", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HinkfothHVKS12", "doi": "10.1145/2145694.2145700", "ee": "https://doi.org/10.1145/2145694.2145700", "url": "https://dblp.org/rec/conf/fpga/HinkfothHVKS12"}, "url": "URL#4037131"}, {"@score": "1", "@id": "4037132", "info": {"authors": {"author": [{"@pid": "92/10570", "text": "Anh-Tuan Hoang"}, {"@pid": "73/6457", "text": "Takeshi Fujino"}]}, "title": "Intra-masking dual-rail memory on LUT implementation for tamper-resistant AES on FPGA.", "venue": "FPGA", "pages": "1-10", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HoangF12", "doi": "10.1145/2145694.2145696", "ee": "https://doi.org/10.1145/2145694.2145696", "url": "https://dblp.org/rec/conf/fpga/HoangF12"}, "url": "URL#4037132"}, {"@score": "1", "@id": "4037133", "info": {"authors": {"author": [{"@pid": "43/453", "text": "Juinn-Dar Huang"}, {"@pid": "51/6822", "text": "Ya-Shih Huang"}, {"@pid": "11/10927", "text": "Mi-Yu Hsu"}, {"@pid": "32/10926", "text": "Han-Yuan Chang"}]}, "title": "Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only).", "venue": "FPGA", "pages": "268", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangHHC12", "doi": "10.1145/2145694.2145749", "ee": "https://doi.org/10.1145/2145694.2145749", "url": "https://dblp.org/rec/conf/fpga/HuangHHC12"}, "url": "URL#4037133"}, {"@score": "1", "@id": "4037134", "info": {"authors": {"author": [{"@pid": "05/10926", "text": "Minxi Jin"}, {"@pid": "91/4616", "text": "Tsutomu Maruyama"}]}, "title": "A real-time stereo vision system using a tree-structured dynamic programming on FPGA.", "venue": "FPGA", "pages": "21-24", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinM12", "doi": "10.1145/2145694.2145698", "ee": "https://doi.org/10.1145/2145694.2145698", "url": "https://dblp.org/rec/conf/fpga/JinM12"}, "url": "URL#4037134"}, {"@score": "1", "@id": "4037135", "info": {"authors": {"author": [{"@pid": "65/10926", "text": "Robert Kirchgessner"}, {"@pid": "15/1667", "text": "Greg Stitt"}, {"@pid": "g/AlanDGeorge", "text": "Alan D. George"}, {"@pid": "l/HermanLam", "text": "Herman Lam"}]}, "title": "VirtualRC: a virtual FPGA platform for applications and tools portability.", "venue": "FPGA", "pages": "205-208", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KirchgessnerSGL12", "doi": "10.1145/2145694.2145728", "ee": "https://doi.org/10.1145/2145694.2145728", "url": "https://dblp.org/rec/conf/fpga/KirchgessnerSGL12"}, "url": "URL#4037135"}, {"@score": "1", "@id": "4037136", "info": {"authors": {"author": [{"@pid": "63/7863", "text": "Charles Eric LaForest"}, {"@pid": "07/10927", "text": "Ming G. Liu"}, {"@pid": "63/10926", "text": "Emma Rae Rapati"}, {"@pid": "s/JGregorySteffan", "text": "J. Gregory Steffan"}]}, "title": "Multi-ported memories for FPGAs via XOR.", "venue": "FPGA", "pages": "209-218", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LaForestLRS12", "doi": "10.1145/2145694.2145730", "ee": "https://doi.org/10.1145/2145694.2145730", "url": "https://dblp.org/rec/conf/fpga/LaForestLRS12"}, "url": "URL#4037136"}, {"@score": "1", "@id": "4037137", "info": {"authors": {"author": [{"@pid": "63/7863", "text": "Charles Eric LaForest"}, {"@pid": "s/JGregorySteffan", "text": "John Gregory Steffan"}]}, "title": "OCTAVO: an FPGA-centric processor family.", "venue": "FPGA", "pages": "219-228", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LaForestS12", "doi": "10.1145/2145694.2145731", "ee": "https://doi.org/10.1145/2145694.2145731", "url": "https://dblp.org/rec/conf/fpga/LaForestS12"}, "url": "URL#4037137"}, {"@score": "1", "@id": "4037138", "info": {"authors": {"author": [{"@pid": "75/10926", "text": "Maysam Lavasani"}, {"@pid": "54/10926", "text": "Larry Dennison"}, {"@pid": "06/5295", "text": "Derek Chiou"}]}, "title": "Compiling high throughput network processors.", "venue": "FPGA", "pages": "87-96", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LavasaniDC12", "doi": "10.1145/2145694.2145709", "ee": "https://doi.org/10.1145/2145694.2145709", "url": "https://dblp.org/rec/conf/fpga/LavasaniDC12"}, "url": "URL#4037138"}, {"@score": "1", "@id": "4037139", "info": {"authors": {"author": [{"@pid": "50/10038", "text": "Haoran Li"}, {"@pid": "12/10927", "text": "Youn Sung Park"}, {"@pid": "17/5332", "text": "Zhengya Zhang"}]}, "title": "Reconfigurable architecture and automated design flow for rapid FPGA-based LDPC code emulation.", "venue": "FPGA", "pages": "167-170", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiPZ12", "doi": "10.1145/2145694.2145722", "ee": "https://doi.org/10.1145/2145694.2145722", "url": "https://dblp.org/rec/conf/fpga/LiPZ12"}, "url": "URL#4037139"}, {"@score": "1", "@id": "4037140", "info": {"authors": {"author": [{"@pid": "16/6334", "text": "Colin Yu Lin"}, {"@pid": "88/3656", "text": "Ngai Wong"}, {"@pid": "95/4575", "text": "Hayden Kwok-Hay So"}]}, "title": "Operation scheduling and architecture co-synthesis for energy-efficient dataflow computations on FPGAs (abstract only).", "venue": "FPGA", "pages": "270", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinWS12", "doi": "10.1145/2145694.2145757", "ee": "https://doi.org/10.1145/2145694.2145757", "url": "https://dblp.org/rec/conf/fpga/LinWS12"}, "url": "URL#4037140"}, {"@score": "1", "@id": "4037141", "info": {"authors": {"author": [{"@pid": "89/8382", "text": "Zhiduo Liu"}, {"@pid": "15/9240", "text": "Aaron Severance"}, {"@pid": "31/353", "text": "Satnam Singh"}, {"@pid": "93/6343", "text": "Guy G. F. Lemieux"}]}, "title": "Accelerator compiler for the VENICE vector processor.", "venue": "FPGA", "pages": "229-232", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuSSL12", "doi": "10.1145/2145694.2145732", "ee": "https://doi.org/10.1145/2145694.2145732", "url": "https://dblp.org/rec/conf/fpga/LiuSSL12"}, "url": "URL#4037141"}, {"@score": "1", "@id": "4037142", "info": {"authors": {"author": [{"@pid": "75/4220", "text": "Wei Ting Loke"}, {"@pid": "29/3884", "text": "Yajun Ha"}]}, "title": "Power-aware FPGA technology mapping for programmable-VT architectures (abstract only).", "venue": "FPGA", "pages": "268", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LokeH12", "doi": "10.1145/2145694.2145750", "ee": "https://doi.org/10.1145/2145694.2145750", "url": "https://dblp.org/rec/conf/fpga/LokeH12"}, "url": "URL#4037142"}, {"@score": "1", "@id": "4037143", "info": {"authors": {"author": [{"@pid": "38/6126", "text": "Nikil Mehta"}, {"@pid": "22/6471", "text": "Raphael Rubin"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Limit study of energy &amp; delay benefits of component-specific routing.", "venue": "FPGA", "pages": "97-106", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MehtaRD12", "doi": "10.1145/2145694.2145710", "ee": "https://doi.org/10.1145/2145694.2145710", "url": "https://dblp.org/rec/conf/fpga/MehtaRD12"}, "url": "URL#4037143"}, {"@score": "1", "@id": "4037144", "info": {"authors": {"author": [{"@pid": "90/7940", "text": "Vincent Mirian"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "FCache: a system for cache coherent processing on FPGAs.", "venue": "FPGA", "pages": "233-236", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MirianC12", "doi": "10.1145/2145694.2145733", "ee": "https://doi.org/10.1145/2145694.2145733", "url": "https://dblp.org/rec/conf/fpga/MirianC12"}, "url": "URL#4037144"}, {"@score": "1", "@id": "4037145", "info": {"authors": {"author": [{"@pid": "73/10926", "text": "Yehdhih Ould Mohammed Moctar"}, {"@pid": "05/10927", "text": "Nithin George"}, {"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}, {"@pid": "93/6343", "text": "Guy G. F. Lemieux"}, {"@pid": "12/2711", "text": "Philip Brisk"}]}, "title": "Reducing the cost of floating-point mantissa alignment and normalization in FPGAs.", "venue": "FPGA", "pages": "255-264", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MoctarGPILB12", "doi": "10.1145/2145694.2145738", "ee": "https://doi.org/10.1145/2145694.2145738", "url": "https://dblp.org/rec/conf/fpga/MoctarGPILB12"}, "url": "URL#4037145"}, {"@score": "1", "@id": "4037146", "info": {"authors": {"author": [{"@pid": "66/5604", "text": "Robin Panda"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Dataflow-driven execution control in a coarse-grained reconfigurable array (abstract only).", "venue": "FPGA", "pages": "269", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PandaH12", "doi": "10.1145/2145694.2145755", "ee": "https://doi.org/10.1145/2145694.2145755", "url": "https://dblp.org/rec/conf/fpga/PandaH12"}, "url": "URL#4037146"}, {"@score": "1", "@id": "4037147", "info": {"authors": {"author": [{"@pid": "25/7037", "text": "Michael Papamichael"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "CONNECT: re-examining conventional wisdom for designing nocs in the context of FPGAs.", "venue": "FPGA", "pages": "37-46", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PapamichaelH12", "doi": "10.1145/2145694.2145703", "ee": "https://doi.org/10.1145/2145694.2145703", "url": "https://dblp.org/rec/conf/fpga/PapamichaelH12"}, "url": "URL#4037147"}, {"@score": "1", "@id": "4037148", "info": {"authors": {"author": [{"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "96/10925", "text": "Hind Benbihi"}, {"@pid": "87/4350", "text": "David Novo"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones.", "venue": "FPGA", "pages": "119-128", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Parandeh-AfsharBNI12", "doi": "10.1145/2145694.2145715", "ee": "https://doi.org/10.1145/2145694.2145715", "url": "https://dblp.org/rec/conf/fpga/Parandeh-AfsharBNI12"}, "url": "URL#4037148"}, {"@score": "1", "@id": "4037149", "info": {"authors": {"author": [{"@pid": "98/9547", "text": "Fatemeh Sadat Pourhashemi"}, {"@pid": "69/5980", "text": "Morteza Saheb Zamani"}]}, "title": "Timing yield improvement of FPGAs utilizing enhanced architectures and multiple configurations under process variation (abstract only).", "venue": "FPGA", "pages": "265", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PourhashemiZ12", "doi": "10.1145/2145694.2145742", "ee": "https://doi.org/10.1145/2145694.2145742", "url": "https://dblp.org/rec/conf/fpga/PourhashemiZ12"}, "url": "URL#4037149"}, {"@score": "1", "@id": "4037150", "info": {"authors": {"author": [{"@pid": "66/6035", "text": "Nathaniel H. Rollins"}, {"@pid": "52/827", "text": "Michael J. Wirthlin"}]}, "title": "Reliability of a softcore processor in a commercial SRAM-based FPGA.", "venue": "FPGA", "pages": "171-174", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RollinsW12", "doi": "10.1145/2145694.2145723", "ee": "https://doi.org/10.1145/2145694.2145723", "url": "https://dblp.org/rec/conf/fpga/RollinsW12"}, "url": "URL#4037150"}, {"@score": "1", "@id": "4037151", "info": {"authors": {"author": [{"@pid": "r/JonathanRose", "text": "Jonathan Rose"}, {"@pid": "39/4982", "text": "Jason Luu"}, {"@pid": "79/1438", "text": "Chi Wai Yu"}, {"@pid": "50/10926", "text": "Opal Densmore"}, {"@pid": "65/10773", "text": "Jeffrey Goeders"}, {"@pid": "31/10926", "text": "Andrew Somerville"}, {"@pid": "k/KennethBKent", "text": "Kenneth B. Kent"}, {"@pid": "62/4735", "text": "Peter Jamieson"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "The VTR project: architecture and CAD for FPGAs from verilog to routing.", "venue": "FPGA", "pages": "77-86", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RoseLYDGSKJA12", "doi": "10.1145/2145694.2145708", "ee": "https://doi.org/10.1145/2145694.2145708", "url": "https://dblp.org/rec/conf/fpga/RoseLYDGSKJA12"}, "url": "URL#4037151"}, {"@score": "1", "@id": "4037152", "info": {"authors": {"author": [{"@pid": "09/3198", "text": "Proshanta Saha"}, {"@pid": "78/8707", "text": "Chuck Haymes"}, {"@pid": "57/4005", "text": "Ralph Bellofatto"}, {"@pid": "44/9612", "text": "Bernard Brezzo"}, {"@pid": "09/10926", "text": "Mohit Kapur"}, {"@pid": "22/3168", "text": "Sameh W. Asaad"}]}, "title": "Efficient in-system RTL verification and debugging using FPGAs (abstract only).", "venue": "FPGA", "pages": "269", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SahaHBBKA12", "doi": "10.1145/2145694.2145753", "ee": "https://doi.org/10.1145/2145694.2145753", "url": "https://dblp.org/rec/conf/fpga/SahaHBBKA12"}, "url": "URL#4037152"}, {"@score": "1", "@id": "4037153", "info": {"authors": {"author": [{"@pid": "86/2451", "text": "Jesus Savage"}, {"@pid": "00/10926", "text": "Rodrigo Savage"}, {"@pid": "63/6094", "text": "Marco Morales-Aguirre"}, {"@pid": "03/2773", "text": "\u00c1ngel Fernando Kuri Morales"}]}, "title": "Adaptive FPGA-based robotics state machine architecture derived with genetic algorithms (abstract only).", "venue": "FPGA", "pages": "267", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SavageSMM12", "doi": "10.1145/2145694.2145746", "ee": "https://doi.org/10.1145/2145694.2145746", "url": "https://dblp.org/rec/conf/fpga/SavageSMM12"}, "url": "URL#4037153"}, {"@score": "1", "@id": "4037154", "info": {"authors": {"author": [{"@pid": "09/9203", "text": "Andr\u00e9 Seffrin"}, {"@pid": "h/SorinAHuss", "text": "Sorin A. Huss"}]}, "title": "Constraint-driven automatic generation of interconnect for partially reconfigurable architectures (abstract only).", "venue": "FPGA", "pages": "267", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SeffrinH12", "doi": "10.1145/2145694.2145748", "ee": "https://doi.org/10.1145/2145694.2145748", "url": "https://dblp.org/rec/conf/fpga/SeffrinH12"}, "url": "URL#4037154"}, {"@score": "1", "@id": "4037155", "info": {"authors": {"author": [{"@pid": "99/9927", "text": "Warren Wai-Kit Shum"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "Analyzing and predicting the impact of CAD algorithm noise on FPGA speed performance and power.", "venue": "FPGA", "pages": "107-110", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShumA12", "doi": "10.1145/2145694.2145711", "ee": "https://doi.org/10.1145/2145694.2145711", "url": "https://dblp.org/rec/conf/fpga/ShumA12"}, "url": "URL#4037155"}, {"@score": "1", "@id": "4037156", "info": {"authors": {"author": [{"@pid": "22/10927", "text": "Declan Walsh"}, {"@pid": "82/3359", "text": "Piotr Dudek"}]}, "title": "A field programmable array core for image processing (abstract only).", "venue": "FPGA", "pages": "266", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WalshD12", "doi": "10.1145/2145694.2145743", "ee": "https://doi.org/10.1145/2145694.2145743", "url": "https://dblp.org/rec/conf/fpga/WalshD12"}, "url": "URL#4037156"}, {"@score": "1", "@id": "4037157", "info": {"authors": {"author": [{"@pid": "88/3378", "text": "Wendi Wang"}, {"@pid": "84/9861", "text": "Bo Duan"}, {"@pid": "21/2041", "text": "Wen Tang"}, {"@pid": "16/5395", "text": "Chunming Zhang"}, {"@pid": "80/2272", "text": "Guangming Tan"}, {"@pid": "16/2545", "text": "Peiheng Zhang"}, {"@pid": "23/6324", "text": "Ninghui Sun"}]}, "title": "A coarse-grained stream architecture for cryo-electron microscopy images 3D reconstruction.", "venue": "FPGA", "pages": "143-152", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangDTZTZS12", "doi": "10.1145/2145694.2145719", "ee": "https://doi.org/10.1145/2145694.2145719", "url": "https://dblp.org/rec/conf/fpga/WangDTZTZS12"}, "url": "URL#4037157"}, {"@score": "1", "@id": "4037158", "info": {"authors": {"author": [{"@pid": "53/9240", "text": "Chris C. Wang"}, {"@pid": "93/6343", "text": "Guy G. F. Lemieux"}]}, "title": "Parallel FPGA placement based on individual LUT placement (abstract only).", "venue": "FPGA", "pages": "269", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangL12", "doi": "10.1145/2145694.2145754", "ee": "https://doi.org/10.1145/2145694.2145754", "url": "https://dblp.org/rec/conf/fpga/WangL12"}, "url": "URL#4037158"}, {"@score": "1", "@id": "4037159", "info": {"authors": {"author": [{"@pid": "91/6049", "text": "Mei Wen"}, {"@pid": "58/2484-3", "text": "Nan Wu 0003"}, {"@pid": "35/6657", "text": "Qianming Yang"}, {"@pid": "03/2728", "text": "Chunyuan Zhang"}, {"@pid": "63/5422", "text": "Liang Zhao"}]}, "title": "The masala machine: accelerating thread-intensive and explicit memory management programs with dynamically reconfigurable FPGAs (abstract only).", "venue": "FPGA", "pages": "265", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WenWYZZ12", "doi": "10.1145/2145694.2145741", "ee": "https://doi.org/10.1145/2145694.2145741", "url": "https://dblp.org/rec/conf/fpga/WenWYZZ12"}, "url": "URL#4037159"}, {"@score": "1", "@id": "4037160", "info": {"authors": {"author": [{"@pid": "76/1378", "text": "Qinghong Wu"}, {"@pid": "03/10927", "text": "Kenneth S. McElvain"}]}, "title": "A fast discrete placement algorithm for FPGAs.", "venue": "FPGA", "pages": "115-118", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WuM12", "doi": "10.1145/2145694.2145713", "ee": "https://doi.org/10.1145/2145694.2145713", "url": "https://dblp.org/rec/conf/fpga/WuM12"}, "url": "URL#4037160"}, {"@score": "1", "@id": "4037161", "info": {"authors": {"author": [{"@pid": "93/2626", "text": "Yi-Hua E. Yang"}, {"@pid": "35/7655", "text": "Oguzhan Erdem"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Scalable architecture for 135 GBPS IPv6 lookup on FPGA (abstract only).", "venue": "FPGA", "pages": "272", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangEP12", "doi": "10.1145/2145694.2145762", "ee": "https://doi.org/10.1145/2145694.2145762", "url": "https://dblp.org/rec/conf/fpga/YangEP12"}, "url": "URL#4037161"}, {"@score": "1", "@id": "4037162", "info": {"authors": {"author": [{"@pid": "96/5026", "text": "Jason Xin Zheng"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Securing netlist-level FPGA design through exploiting process variation and degradation.", "venue": "FPGA", "pages": "129-138", "year": "2012", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhengP12", "doi": "10.1145/2145694.2145716", "ee": "https://doi.org/10.1145/2145694.2145716", "url": "https://dblp.org/rec/conf/fpga/ZhengP12"}, "url": "URL#4037162"}, {"@score": "1", "@id": "4139191", "info": {"authors": {"author": [{"@pid": "06/2381", "text": "Katherine Compton"}, {"@pid": "h/BradLHutchings", "text": "Brad L. Hutchings"}]}, "title": "Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012", "venue": "FPGA", "publisher": "ACM", "year": "2012", "type": "Editorship", "key": "conf/fpga/2012", "doi": "10.1145/2145694", "ee": "https://doi.org/10.1145/2145694", "url": "https://dblp.org/rec/conf/fpga/2012"}, "url": "URL#4139191"}]}}}