$comment
	File created using the following command:
		vcd file atv3.msim.vcd -direction
$end
$date
	Tue Sep  3 15:36:28 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module atv3_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [2] $end
$var wire 1 1 PC_OUT [1] $end
$var wire 1 2 PC_OUT [0] $end
$var wire 1 3 SW [9] $end
$var wire 1 4 SW [8] $end
$var wire 1 5 SW [7] $end
$var wire 1 6 SW [6] $end
$var wire 1 7 SW [5] $end
$var wire 1 8 SW [4] $end
$var wire 1 9 SW [3] $end
$var wire 1 : SW [2] $end
$var wire 1 ; SW [1] $end
$var wire 1 < SW [0] $end

$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var wire 1 @ devoe $end
$var wire 1 A devclrn $end
$var wire 1 B devpor $end
$var wire 1 C ww_devoe $end
$var wire 1 D ww_devclrn $end
$var wire 1 E ww_devpor $end
$var wire 1 F ww_CLOCK_50 $end
$var wire 1 G ww_KEY [3] $end
$var wire 1 H ww_KEY [2] $end
$var wire 1 I ww_KEY [1] $end
$var wire 1 J ww_KEY [0] $end
$var wire 1 K ww_SW [9] $end
$var wire 1 L ww_SW [8] $end
$var wire 1 M ww_SW [7] $end
$var wire 1 N ww_SW [6] $end
$var wire 1 O ww_SW [5] $end
$var wire 1 P ww_SW [4] $end
$var wire 1 Q ww_SW [3] $end
$var wire 1 R ww_SW [2] $end
$var wire 1 S ww_SW [1] $end
$var wire 1 T ww_SW [0] $end
$var wire 1 U ww_PC_OUT [2] $end
$var wire 1 V ww_PC_OUT [1] $end
$var wire 1 W ww_PC_OUT [0] $end
$var wire 1 X ww_LEDR [9] $end
$var wire 1 Y ww_LEDR [8] $end
$var wire 1 Z ww_LEDR [7] $end
$var wire 1 [ ww_LEDR [6] $end
$var wire 1 \ ww_LEDR [5] $end
$var wire 1 ] ww_LEDR [4] $end
$var wire 1 ^ ww_LEDR [3] $end
$var wire 1 _ ww_LEDR [2] $end
$var wire 1 ` ww_LEDR [1] $end
$var wire 1 a ww_LEDR [0] $end
$var wire 1 b \CLOCK_50~input_o\ $end
$var wire 1 c \KEY[1]~input_o\ $end
$var wire 1 d \KEY[2]~input_o\ $end
$var wire 1 e \KEY[3]~input_o\ $end
$var wire 1 f \SW[4]~input_o\ $end
$var wire 1 g \SW[5]~input_o\ $end
$var wire 1 h \SW[0]~input_o\ $end
$var wire 1 i \SW[1]~input_o\ $end
$var wire 1 j \SW[2]~input_o\ $end
$var wire 1 k \SW[3]~input_o\ $end
$var wire 1 l \PC_OUT[0]~output_o\ $end
$var wire 1 m \PC_OUT[1]~output_o\ $end
$var wire 1 n \PC_OUT[2]~output_o\ $end
$var wire 1 o \LEDR[0]~output_o\ $end
$var wire 1 p \LEDR[1]~output_o\ $end
$var wire 1 q \LEDR[2]~output_o\ $end
$var wire 1 r \LEDR[3]~output_o\ $end
$var wire 1 s \LEDR[4]~output_o\ $end
$var wire 1 t \LEDR[5]~output_o\ $end
$var wire 1 u \LEDR[6]~output_o\ $end
$var wire 1 v \LEDR[7]~output_o\ $end
$var wire 1 w \LEDR[8]~output_o\ $end
$var wire 1 x \LEDR[9]~output_o\ $end
$var wire 1 y \KEY[0]~input_o\ $end
$var wire 1 z \PC|DOUT[0]~2_combout\ $end
$var wire 1 { \PC|DOUT[1]~0_combout\ $end
$var wire 1 | \PC|DOUT[2]~1_combout\ $end
$var wire 1 } \SW[6]~input_o\ $end
$var wire 1 ~ \ULA1|Add0~18_cout\ $end
$var wire 1 !! \ULA1|Add0~1_sumout\ $end
$var wire 1 "! \decoderI|saida[1]~0_combout\ $end
$var wire 1 #! \ROM1|memROM~0_combout\ $end
$var wire 1 $! \SW[7]~input_o\ $end
$var wire 1 %! \ULA1|Add0~2\ $end
$var wire 1 &! \ULA1|Add0~5_sumout\ $end
$var wire 1 '! \SW[8]~input_o\ $end
$var wire 1 (! \ULA1|Add0~6\ $end
$var wire 1 )! \ULA1|Add0~9_sumout\ $end
$var wire 1 *! \SW[9]~input_o\ $end
$var wire 1 +! \ULA1|Add0~10\ $end
$var wire 1 ,! \ULA1|Add0~13_sumout\ $end
$var wire 1 -! \PC|DOUT\ [2] $end
$var wire 1 .! \PC|DOUT\ [1] $end
$var wire 1 /! \PC|DOUT\ [0] $end
$var wire 1 0! \REGA|DOUT\ [3] $end
$var wire 1 1! \REGA|DOUT\ [2] $end
$var wire 1 2! \REGA|DOUT\ [1] $end
$var wire 1 3! \REGA|DOUT\ [0] $end
$var wire 1 4! \ALT_INV_SW[9]~input_o\ $end
$var wire 1 5! \ALT_INV_SW[8]~input_o\ $end
$var wire 1 6! \ALT_INV_SW[7]~input_o\ $end
$var wire 1 7! \ALT_INV_SW[6]~input_o\ $end
$var wire 1 8! \decoderI|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 9! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 :! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ;! \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 <! \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 =! \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 >! \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 ?! \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0=
1>
x?
1@
1A
1B
1C
1D
1E
xF
xb
xc
xd
xe
xf
xg
xh
xi
xj
xk
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
1v
1w
1x
1y
1z
0{
0|
1}
0~
1!!
1"!
1#!
1$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
14!
15!
06!
07!
08!
x"
x#
x$
1%
03
04
15
16
x7
x8
x9
x:
x;
x<
xG
xH
xI
1J
0K
0L
1M
1N
xO
xP
xQ
xR
xS
xT
0U
0V
0W
1X
1Y
1Z
1[
0\
0]
0^
0_
0`
0a
0-!
0.!
0/!
00!
01!
02!
03!
19!
1:!
1;!
1<!
1=!
1>!
1?!
1&
1'
1(
1)
0*
0+
0,
0-
0.
0/
00
01
02
$end
#10000
0%
0J
0y
#20000
1%
1J
1y
1/!
0;!
0z
1{
0"!
18!
1l
1W
12
0v
0Z
0(
#30000
0%
0J
0y
#40000
1%
1J
1y
0/!
1.!
13!
12!
0>!
0?!
0:!
1;!
1z
0!!
1%!
0&!
1(!
1p
1o
1m
0l
1)!
1&!
1`
1a
1V
0W
1/
1.
02
11
#50000
0%
0J
0y
#60000
1%
1J
1y
1/!
03!
11!
0=!
1?!
0;!
0z
0{
1|
1!!
0%!
0)!
1+!
1q
0o
1l
1,!
0&!
1_
0a
1W
0/
1-
12
#70000
0%
0J
0y
#80000
1%
14
05
06
1J
0N
0M
1L
1'!
0$!
0}
1y
17!
16!
05!
0/!
0.!
1-!
13!
02!
01!
10!
1)!
1&!
0(!
0!!
0<!
1=!
1>!
0?!
09!
1:!
1;!
1z
1~
1%!
0)!
0+!
1r
0q
0p
1o
1n
0m
0l
0,!
0&!
1(!
1!!
0u
1^
0_
0`
1a
1U
0V
0W
1)!
0[
1/
0.
0-
1,
02
01
10
0)
#90000
0%
0J
0y
#100000
1%
04
1J
0L
0'!
1y
15!
1/!
11!
00!
0)!
1+!
1<!
0=!
0;!
0z
1{
0#!
1)!
0r
1q
1l
0^
1_
1W
1-
0,
12
0w
0x
0Y
0X
0'
0&
#110000
0%
0J
0y
#120000
