INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sources_1/new/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sim_1/new/tbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbs
ERROR: [VRFC 10-61] mux is not a function [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sim_1/new/tbs.v:28]
ERROR: [VRFC 10-61] demux is not a function [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sim_1/new/tbs.v:29]
ERROR: [VRFC 10-91] En is not declared [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sim_1/new/tbs.v:39]
ERROR: [VRFC 10-91] En is not declared [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sim_1/new/tbs.v:47]
ERROR: [VRFC 10-1040] module tbs ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_2/project_2.srcs/sim_1/new/tbs.v:3]
