#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Aug 15 17:41:22 2019
# Process ID: 4256
# Current directory: C:/fft-parallel4/verilog/coeff
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7676 C:\fft-parallel4\verilog\coeff\coeff.xpr
# Log file: C:/fft-parallel4/verilog/coeff/vivado.log
# Journal file: C:/fft-parallel4/verilog/coeff\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/coeff/coeff.xpr
INFO: [Project 1-313] Project file moved from 'C:/fft/coeff' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: coeff
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.707 ; gain = 149.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coeff' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data does not have driver. [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data' (1#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff' (2#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.004 ; gain = 211.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.004 ; gain = 211.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.004 ; gain = 211.875
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1250.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1319.180 ; gain = 365.051
8 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1319.180 ; gain = 597.230
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coeff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coeff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xelab -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_data
Compiling module xil_defaultlib.coeff
Compiling module xil_defaultlib.coeff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coeff_tb_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim/xsim.dir/coeff_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim/xsim.dir/coeff_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug 15 17:43:25 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 79.813 ; gain = 11.172
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 15 17:43:25 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1319.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coeff_tb_behav -key {Behavioral:sim_1:Functional:coeff_tb} -tclbatch {coeff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source coeff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 220 ns : File "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coeff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1319.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.180 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coeff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coeff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xelab -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_data
Compiling module xil_defaultlib.coeff
Compiling module xil_defaultlib.coeff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coeff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coeff_tb_behav -key {Behavioral:sim_1:Functional:coeff_tb} -tclbatch {coeff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source coeff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coeff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1319.180 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.516 ; gain = 26.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coeff' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data does not have driver. [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data' (1#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff' (2#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.867 ; gain = 64.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.867 ; gain = 64.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.867 ; gain = 64.766
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1518.629 ; gain = 82.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coeff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coeff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xelab -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_data
Compiling module xil_defaultlib.coeff
Compiling module xil_defaultlib.coeff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coeff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coeff_tb_behav -key {Behavioral:sim_1:Functional:coeff_tb} -tclbatch {coeff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source coeff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coeff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1523.309 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.328 ; gain = 15.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coeff' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data does not have driver. [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data' (1#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff' (2#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 15.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 15.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 15.750
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.328 ; gain = 15.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coeff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coeff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xelab -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_data
Compiling module xil_defaultlib.coeff
Compiling module xil_defaultlib.coeff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coeff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coeff_tb_behav -key {Behavioral:sim_1:Functional:coeff_tb} -tclbatch {coeff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source coeff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coeff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.328 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coeff' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data does not have driver. [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data' (1#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff' (2#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2030.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coeff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coeff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xelab -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_data
Compiling module xil_defaultlib.coeff
Compiling module xil_defaultlib.coeff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coeff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coeff_tb_behav -key {Behavioral:sim_1:Functional:coeff_tb} -tclbatch {coeff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source coeff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coeff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.328 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coeff' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data does not have driver. [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data' (1#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff' (2#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coeff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coeff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xelab -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_data
Compiling module xil_defaultlib.coeff
Compiling module xil_defaultlib.coeff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coeff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coeff_tb_behav -key {Behavioral:sim_1:Functional:coeff_tb} -tclbatch {coeff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source coeff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coeff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.328 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coeff' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data' [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data does not have driver. [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data' (1#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff' (2#1) [C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v:23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data has unconnected port coeff_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coeff_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coeff_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sources_1/new/coeff_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
"xelab -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a0ffc97e42749e3a6b51d3cd65e6e19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coeff_tb_behav xil_defaultlib.coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_data
Compiling module xil_defaultlib.coeff
Compiling module xil_defaultlib.coeff_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coeff_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/coeff/coeff.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coeff_tb_behav -key {Behavioral:sim_1:Functional:coeff_tb} -tclbatch {coeff_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source coeff_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FIN de la simulacion
$finish called at time : 219 ns : File "C:/fft-parallel4/verilog/coeff/coeff.srcs/sim_1/new/coeff_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coeff_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 17:52:33 2019...
