---
title: "CPU Top Module - RTL"
description: "CPU Top module'Ã¼n pipeline orchestration ve kontrol mantÄ±ÄŸÄ±"
date: 2025-12-01
draft: false
weight: 300
---

# CPU Top Module - Pipeline Orchestration

`cpu.sv` (698 satÄ±r) Ceres RISC-V processor'Ã¼nÃ¼n kalbidir. TÃ¼m pipeline aÅŸamalarÄ±nÄ± koordine eder, veri transfer'Ä±nÄ± kontrol eder ve hazard yÃ¶netimini gerÃ§ekleÅŸtirir.

---

## ğŸ“ Dosya Konumu

```
rtl/core/cpu.sv
```

---

## ğŸ¯ Temel AmaÃ§lar

1. **Pipeline Orchestration**: 5 aÅŸamayÄ± senkronize etmek
2. **Data Flow Control**: Register'lar arasÄ±nda veri taÅŸÄ±ma
3. **Hazard Detection**: Data, Structural, Control hazard'larÄ± tespit etmek
4. **Forward Unit**: Data bypass (forwarding) saÄŸlamak
5. **Exception Handling**: Trap'larÄ± yÃ¶netmek
6. **Stall Management**: Pipeline stall'larÄ± kontrol etmek
7. **Memory Interface**: I/D cache'ye eriÅŸimi koordine etmek

---

## ğŸ—ï¸ Genel YapÄ±

```
cpu.sv (Top)
â”œâ”€ fetch.sv        (Stage 1)
â”œâ”€ decode.sv       (Stage 2)
â”œâ”€ execution.sv    (Stage 3)
â”œâ”€ memory.sv       (Stage 4)
â”œâ”€ writeback.sv    (Stage 5)
â”œâ”€ hazard_unit.sv  (Control)
â””â”€ (TÃ¼m sub-modules)
```

---

## ğŸ“‹ Module Interface

### GiriÅŸler

```systemverilog
input  logic       clk_i,          // Clock
input  logic       rst_ni,         // Active-low reset
input  iomem_req_t iomem_res_i,   // I/O memory response
input  logic       uart_rx_i,      // UART receive (periph)
```

### Ã‡Ä±kÄ±ÅŸlar

```systemverilog
output iomem_req_t iomem_req_o,    // I/O memory request
output logic       uart_tx_o,      // UART transmit (periph)
```

---

## ğŸ”„ Pipeline Architecture

### 5-Stage Pipeline

```
â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”
â”‚ IF  â”‚ --> â”‚ ID  â”‚ --> â”‚ EX  â”‚ --> â”‚ MEM â”‚ --> â”‚ WB  â”‚
â”‚Stageâ”‚     â”‚Stageâ”‚     â”‚Stageâ”‚     â”‚Stageâ”‚     â”‚Stageâ”‚
â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”˜
  (1)         (2)         (3)         (4)         (5)
```

### Pipeline Registers

CPU, stage'ler arasÄ±nda veriyi taÅŸÄ±mak iÃ§in **pipe register'lar** kullanÄ±r:

#### Pipe Register 1 (IF â†’ ID)
```systemverilog
pipe1_t pipe1;  // Fetch sonuÃ§larÄ±nÄ± Decode'a gÃ¶nder

typedef struct packed {
    logic [XLEN-1:0]  pc;          // Program Counter
    logic [XLEN-1:0]  inst;        // Instruction
    exc_type_e        exc_type;    // Exception
    instr_type_e      instr_type;  // Instruction type
    predict_info_t    spec;        // Branch prediction
    // ... diÄŸer alanlar
} pipe1_t;
```

#### Pipe Register 2 (ID â†’ EX)
```systemverilog
pipe2_t pipe2;  // Decode sonuÃ§larÄ±nÄ± Execute'a gÃ¶nder

typedef struct packed {
    logic [XLEN-1:0]  pc;          // PC
    logic [XLEN-1:0]  r1_data;     // RS1 value
    logic [XLEN-1:0]  r2_data;     // RS2 value
    logic [XLEN-1:0]  imm;         // Immediate
    ctrl_t            ctrl;        // Control signals
    exc_type_e        exc_type;    // Exception
    // ... kontrol ve data sinyalleri
} pipe2_t;
```

#### Pipe Register 3 (EX â†’ MEM)
```systemverilog
pipe3_t pipe3;  // Execute sonuÃ§larÄ±nÄ± Memory'e gÃ¶nder
```

#### Pipe Register 4 (MEM â†’ WB)
```systemverilog
pipe4_t pipe4;  // Memory sonuÃ§larÄ±nÄ± WB'e gÃ¶nder
```

---

## ğŸ›ï¸ Control Signals

### Stall Nedenleri (stall_e)

```systemverilog
typedef enum logic [2:0] {
    NO_STALL = 0,           // Normal operation
    LOAD_RAW_STALL = 1,     // Load-Use data hazard
    IMISS_STALL = 2,        // Instruction cache miss
    DMISS_STALL = 3,        // Data cache miss
    ALU_STALL = 4,          // ALU latency (MUL/DIV)
    FENCEI_STALL = 5        // FENCE.I memory barrier
} stall_e;
```

**Stall Priority** (en yÃ¼ksek â†’ en dÃ¼ÅŸÃ¼k):
1. FENCEI_STALL (Memory barrier - en ciddi)
2. ALU_STALL (MUL/DIV latency)
3. DMISS_STALL (Data cache miss)
4. IMISS_STALL (Instruction cache miss)
5. LOAD_RAW_STALL (Data hazard)

### Pipeline Enable/Disable

```systemverilog
// Her stage'in enable sinyali:
logic fe_enable;    // Fetch enable
logic de_enable;    // Decode enable
logic ex_enable;    // Execute enable
logic mem_enable;   // Memory enable
logic wb_enable;    // Write-back enable

// Stall â†’ stage disable
fe_enable = !stall || trap;  // Flush sÄ±rasÄ±nda enable
de_enable = fe_enable;
ex_enable = de_enable;
// ... vb.
```

---

## ğŸ”€ Data Forwarding Unit

### Forwarding Paths

Forwarding, Load-Use RAW (Read-After-Write) hazard'Ä±nÄ± azaltÄ±r:

```
Hazard:
    Cycle 1: lw x1, 0(x2)     (ID â†’ EX â†’ MEM â†’ WB)
    Cycle 2: add x3, x1, x4   (IF â†’ ID) *HAZARD* x1 henÃ¼z yazÄ±lmadÄ±

Solution: Forward x1 from EX directly to ID
```

### Forward Multiplexers

```systemverilog
// Decode stage for RS1
always_comb begin
    if (ex_fwd_a[1]) begin
        // Forward from EX stage ALU result
        de_r1_data_actual = ex_alu_result;
    end else if (ex_fwd_a[0]) begin
        // Forward from WB stage
        de_r1_data_actual = wb_data;
    end else begin
        // No forward, use register file value
        de_r1_data_actual = de_r1_data;
    end
end

logic [1:0] ex_fwd_a;  // {from_wb, from_ex}
logic [1:0] ex_fwd_b;  // {from_wb, from_ex}
```

### Forward Flags

```systemverilog
// Forward from EX â†’ ID
logic ex_fwd_a, ex_fwd_b;  // 2-bit each

// Forward from WB â†’ ID
logic wb_fwd_a, wb_fwd_b;  // 1-bit each

// Hazard unit determines forwarding based on:
// 1. EX stage rd_addr == ID stage rs1/rs2
// 2. WB stage rd_addr == ID stage rs1/rs2
// 3. Write enable flags
```

---

## ğŸš« Hazard Detection

### 1. Data Hazard (RAW - Read After Write)

```systemverilog
// Load-Use Hazard
logic load_use_hazard;
assign load_use_hazard = (ex_ctrl.mem_read) &&     // EX is a load
                         ((ex_rd_addr == de_rs1) || // and dest matches RS1
                          (ex_rd_addr == de_rs2));  // or RS2

if (load_use_hazard) begin
    stall_cause = LOAD_RAW_STALL;
    // Pipeline stalls for 1 cycle to wait for data
end
```

### 2. Structural Hazard

```systemverilog
// Register file write conflict
// All writes go through WB â†’ no conflict (single-port read, WB writes)

// Memory access conflict handled by arbiter
// Multiple stage cache access â†’ handled by memory arbiter
```

### 3. Control Hazard

```systemverilog
// Branch prediction speculation
logic spec_hit;  // Prediction was correct

if (!spec_hit) begin
    // Misprediction â†’ flush pipeline
    flush_i = 1'b1;
    flush_pc_i = pc_target_i;  // Correct target from WB
    
    // Flush all in-flight instructions
    de_flush = 1'b1;
    ex_flush = 1'b1;
    mem_flush = 1'b1;
end
```

---

## ğŸ”´ Exception Handling

### Exception Propagation Through Pipeline

Exception'lar pipeline'da ilerler:

```
Stage 1 (IF):
    exc_type_o â†’ pipe1.exc_type
    
Stage 2 (ID):
    pipe1.exc_type + dec_exc â†’ pipe2.exc_type
    
Stage 3 (EX):
    pipe2.exc_type + ex_exc â†’ pipe3.exc_type
    
Stage 4 (MEM):
    pipe3.exc_type + mem_exc â†’ pipe4.exc_type
    
Stage 5 (WB):
    pipe4.exc_type â†’ Trap handler
    
PC â† MTVEC (Exception handler address)
```

### Exception Priority Management

```systemverilog
// Her stage'de exception prioritize edilir
// Parametrik exception priority sistemi (ceres_param.sv)

typedef enum logic [4:0] {
    PRIORITY_1,        // Highest
    PRIORITY_2,
    // ...
    PRIORITY_7,        // Lowest
    PRIORITY_DISABLED
} exc_priority_t;

// Ã–rnek:
localparam EXC_PRIORITY_DEBUG = PRIORITY_1;       // En yÃ¼ksek
localparam EXC_PRIORITY_MISALIGNED = PRIORITY_2;
localparam EXC_PRIORITY_ILLEGAL = PRIORITY_4;
localparam EXC_PRIORITY_ECALL = PRIORITY_6;       // En dÃ¼ÅŸÃ¼k
```

### Exception Handler

```systemverilog
if (trap_active) begin
    // Pipeline flush
    flush_i = 1'b1;
    
    // Set exception code in MCAUSE CSR
    ex_trap_cause = exc_type;
    
    // Save PC in MEPC CSR
    ex_trap_mepc = pc_at_exception;
    
    // Jump to handler
    pc_next = ex_mtvec;  // Machine Trap Vector
end
```

---

## ğŸ”„ Pipeline Timing

### Clock-by-Clock Example: `add x3, x1, x2`

```
Cycle 1 (IF):
    â”œâ”€ PC = 0x8000_0000
    â”œâ”€ lx_ireq_o = {addr: 0x8000_0000, valid: 1}
    â””â”€ (waiting for I-Cache)

Cycle 2 (IF hits, ID begins):
    â”œâ”€ lx_ires_i = {data: 0x38_0_3_15_33, valid: 1}  // add x3, x1, x2
    â”œâ”€ pipe1.inst = 0x38_0_3_15_33
    â”œâ”€ pipe1.pc = 0x8000_0000
    â”œâ”€ lx_ireq_o = {addr: 0x8000_0004, valid: 1}  (next fetch)
    â””â”€ (decode begins)

Cycle 3 (ID continues, EX begins):
    â”œâ”€ pipe2.instr_type = r_add
    â”œâ”€ pipe2.r1_data = reg_file[1]  // x1 value
    â”œâ”€ pipe2.r2_data = reg_file[2]  // x2 value
    â”œâ”€ pipe1.inst = next_instruction
    â””â”€ (execute begins)

Cycle 4 (EX continues, MEM begins):
    â”œâ”€ ex_alu_result = pipe2.r1_data + pipe2.r2_data
    â”œâ”€ pipe3.alu_result = result
    â”œâ”€ lx_dreq_o = (no memory access for ADD)
    â””â”€ (memory stage, but no operation)

Cycle 5 (MEM continues, WB begins):
    â”œâ”€ pipe4.alu_result = ex_alu_result
    â”œâ”€ rf_wr_en = 1
    â”œâ”€ rf_wr_addr = 3  // x3
    â””â”€ (write-back stage)

Cycle 6 (WB completes):
    â”œâ”€ reg_file[3] <= pipe4.alu_result  // x3 = x1 + x2
    â””â”€ (result written)
```

---

## ğŸ’¾ Memory Interface

### Instruction Memory (I-Cache)

```systemverilog
// CPU â†’ I-Cache
ilowX_req_t lx_ireq_o;  // Instruction request
// CPU â† I-Cache
ilowX_res_t lx_ires_i;  // Instruction response

// Used by: fetch.sv
```

### Data Memory (D-Cache)

```systemverilog
// CPU â†’ D-Cache
dlowX_req_t lx_dreq_o;  // Data request
// CPU â† D-Cache
dlowX_res_t lx_dres_i;  // Data response

// Used by: memory.sv
```

### I/O Memory Interface

```systemverilog
// CPU â†’ Peripherals
iomem_req_t iomem_req_o;  // I/O request
// CPU â† Peripherals
iomem_res_t iomem_res_i;  // I/O response

// Used by: memory.sv (for peripheral access)
```

---

## ğŸ”Œ Sub-Module Instantiation

### Fetch ModÃ¼lÃ¼

```systemverilog
fetch #(
    .RESET_VECTOR(RESET_VECTOR)
) i_fetch (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .stall_i(stall_cause),
    .flush_i(flush_i),
    .flush_pc_i(flush_pc),
    .pc_target_i(pc_target),
    .ex_mtvec_i(ex_mtvec),
    .trap_active_i(trap_active),
    // ...outputs...
    .lx_ireq_o(lx_ireq),
    .inst_o(fe_inst),
    .pc_o(fe_pc),
    .exc_type_o(fe_exc_type),
    // ...
);
```

### Decode ModÃ¼lÃ¼

```systemverilog
decode i_decode (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .inst_i(pipe1.inst),
    .instr_type_i(pipe1.instr_type),
    .fwd_a_i(de_fwd_a),
    .fwd_b_i(de_fwd_b),
    .wb_data_i(wb_data),
    // ...
    .r1_data_o(de_r1_data),
    .r2_data_o(de_r2_data),
    .ctrl_o(de_ctrl),
    .exc_type_o(de_exc_type),
    // ...
);
```

### Execution ModÃ¼lÃ¼

```systemverilog
execution i_execution (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .stall_i(stall_cause),
    .fwd_a_i(ex_fwd_a),
    .fwd_b_i(ex_fwd_b),
    .alu_result_i(pipe2.alu_result),
    .r1_data_i(pipe2.r1_data),
    .r2_data_i(pipe2.r2_data),
    // ...
    .alu_result_o(ex_alu_result),
    .pc_target_o(ex_pc_target),
    .exc_type_o(ex_exc_type),
    // ...
);
```

---

## ğŸ“Š State Machine

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   RESET STATE        â”‚
â”‚ rst_ni = 0           â”‚
â”‚ PC â† RESET_VECTOR    â”‚
â”‚ All pipes flush      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
    rst_ni = 1
         â”‚
         â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   NORMAL OPERATION   â”‚
â”‚ â€¢ Fetch instruction  â”‚
â”‚ â€¢ Decode             â”‚
â”‚ â€¢ Execute            â”‚
â”‚ â€¢ Memory access      â”‚
â”‚ â€¢ Write-back         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚          â”‚            â”‚
    â–¼          â–¼            â–¼
 NORMAL     STALL      EXCEPTION
 FLOW       (pc_en=0)  (flush=1)
    â”‚          â”‚            â”‚
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”˜
         â”‚              â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
         PC UPDATE
              â”‚
              â–¼
         NEXT CYCLE
```

---

## ğŸ¨ Waveform Signals (Important)

| Signal | å®½åº¦ | ì„¤ëª… | ä¾‹ |
|--------|------|------|-----|
| clk_i | 1 | System clock | Toggle 1:1 |
| rst_ni | 1 | Reset (active low) | 0 â†’ 1 |
| stall_cause | 3 | Pipeline stall | NO_STALL (0) |
| flush_i | 1 | Pipeline flush | 1 on exception |
| fe_pc | 32 | Fetch PC | 0x8000_0000 |
| fe_inst | 32 | Fetched instruction | 0x93 (addi) |
| de_r1_data | 32 | Register rs1 | 0x00000005 |
| de_r2_data | 32 | Register rs2 | 0x00000003 |
| ex_alu_result | 32 | ALU result | 0x00000008 |
| mem_addr | 32 | Memory address | 0x80000100 |
| mem_wdata | 32 | Write data | 0x12345678 |
| wb_rd_addr | 5 | Destination register | 5'b00011 (x3) |
| wb_rd_data | 32 | Write-back data | 0x00000042 |

---

## ğŸ”§ Makefile Integration

```makefile
# Verilator compilation
verilator --trace -cc rtl/core/cpu.sv --top cpu \
    -I rtl/include \
    -I rtl/pkg

# Generate VCD waveform
vvp build/obj_dir/Vcpu__ALL.a -o cpu.vvp
vvp cpu.vvp -lxt
```

---

## ğŸ“ Sonraki AdÄ±mlar

- [Hazard Unit](../units/hazard_unit.md)
- [Decode Stage](./decode_stage.md)
- [Execute Stage](./execute_stage.md)
- [Memory Stage](./memory_stage.md)

---

**Versiyon**: 1.0  
**Son GÃ¼ncelleme**: 1 AralÄ±k 2025

