Running: D:\APP\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M_Test_isim_beh.exe -prj Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M_Test_beh.prj work.Adder_1bit_M_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M.v" into library work
Analyzing Verilog file "Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M_Test.v" into library work
Analyzing Verilog file "D:/APP/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Adder_1bit_M
Compiling module Adder_1bit_M_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M_Test_isim_beh.exe
Fuse Memory Usage: 28512 KB
Fuse CPU Usage: 421 ms
