// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2024 MaxLinear, Inc.
 */

&mac0_mdio {
	rtl8261phy: ethernet-phy@6 {
		reg = <0x1e>;
		compatible = "ethernet-phy-id001c.caf3", "ethernet-phy-ieee802.3-c45";
		interrupt-parent = <&ioapic1>;
	};
};

&lan8 {
	status = "okay";
	phy = <&rtl8261phy>;
	lan8_eth: ethernet@8 {
		phy-handle = <&rtl8261phy>;
	};
};

&i2c_expander {
	status = "okay";

	/* 10GPHY:B2/3: x, 0,  MoCA:C0/1: 1,x,  GSW140: B0/1  0,x */
	/* select 10GPHY and GSW140 by default */
	analog_sw_sel1 {
		gpio-hog;
		gpios = <3 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "analog_sw_sel1";
	};

	analog_sw_sel2 {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "analog_sw_sel2";
	};

	/* 0 - 10GPHY,  1 - MOCA,  2 - GSW140 */
	reset_10gphy {
		gpio-hog;
		gpios = <0 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "10gphy-reset";
	};
};

&hsior_xpcs0 {
	xpcs-mode = <6>; /* <0> - SGMII, <1> - 1000BaseX, <2> - 2500BaseX, <3> - 5GBaseR, <4> - 10GBaseR, <5> - USXGMII, <6> - 10GKR, <7> - QUSXGMII */
	status = "okay";
};

&pcie20 {
	status = "disabled";
};

&combophy2 { /* PCIe20/21, HSIOR_XPCS0/1, SATA20/21 */
	status = "okay";
};

&i2c3 {
	status = "okay";
};
