\doxysection{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def Struct Reference}
\hypertarget{struct_r_c_c___periph_c_l_k_init_type_def}{}\label{struct_r_c_c___periph_c_l_k_init_type_def}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}


RCC extended clocks structure definition.  




{\ttfamily \#include $<$stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1fe6e3d75864d85b911eef15dfc35925}{Periph\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ab226e7c9c672d98516c16f96ca7473f6}{Usart1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a105ffb9ec6b544d1faae281484d9a98a}{Usart2\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedf7d9667b60b41d77913dd78c5e0228}{Lpuart1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5531272c0509cb646c4ddac15392dbf}{I2c1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a8497daa4d66fdc5f0033e798559f65a2}{I2c3\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1a290839542d3836d0cfe98142b5f219}{Lptim1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a639cb3f5a120fb7a835e452431994afb}{Lptim2\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af813ee3fd2dde6869cb4a293f7b4cc99}{Rng\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ab69770bf33cdee0878e1c0db0faf748c}{Adc\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2c422d62b056a61d7bbb599c89dbc1e}{RTCClock\+Selection}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC extended clocks structure definition. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ab69770bf33cdee0878e1c0db0faf748c}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!AdcClockSelection@{AdcClockSelection}}
\index{AdcClockSelection@{AdcClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AdcClockSelection}{AdcClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_ab69770bf33cdee0878e1c0db0faf748c} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Adc\+Clock\+Selection}

Specifies ADC interface clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___a_d_c___clock___source}{ADC Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ac5531272c0509cb646c4ddac15392dbf}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c1ClockSelection@{I2c1ClockSelection}}
\index{I2c1ClockSelection@{I2c1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c1ClockSelection}{I2c1ClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_ac5531272c0509cb646c4ddac15392dbf} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+I2c1\+Clock\+Selection}

Specifies I2\+C1 clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___i2_c1___clock___source}{I2\+C1 Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a8497daa4d66fdc5f0033e798559f65a2}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c3ClockSelection@{I2c3ClockSelection}}
\index{I2c3ClockSelection@{I2c3ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c3ClockSelection}{I2c3ClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_a8497daa4d66fdc5f0033e798559f65a2} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+I2c3\+Clock\+Selection}

Specifies I2\+C3 clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___i2_c3___clock___source}{I2\+C3 Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a1a290839542d3836d0cfe98142b5f219}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Lptim1ClockSelection@{Lptim1ClockSelection}}
\index{Lptim1ClockSelection@{Lptim1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Lptim1ClockSelection}{Lptim1ClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_a1a290839542d3836d0cfe98142b5f219} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Lptim1\+Clock\+Selection}

Specifies LPTIM1 clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___l_p_t_i_m1___clock___source}{LPTIM1 Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a639cb3f5a120fb7a835e452431994afb}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Lptim2ClockSelection@{Lptim2ClockSelection}}
\index{Lptim2ClockSelection@{Lptim2ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Lptim2ClockSelection}{Lptim2ClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_a639cb3f5a120fb7a835e452431994afb} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Lptim2\+Clock\+Selection}

Specifies LPTIM2 clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___l_p_t_i_m2___clock___source}{LPTIM2 Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_aedf7d9667b60b41d77913dd78c5e0228}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Lpuart1ClockSelection@{Lpuart1ClockSelection}}
\index{Lpuart1ClockSelection@{Lpuart1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Lpuart1ClockSelection}{Lpuart1ClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_aedf7d9667b60b41d77913dd78c5e0228} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Lpuart1\+Clock\+Selection}

Specifies LPUART1 clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source}{LPUART1 Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a1fe6e3d75864d85b911eef15dfc35925}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PeriphClockSelection@{PeriphClockSelection}}
\index{PeriphClockSelection@{PeriphClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphClockSelection}{PeriphClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_a1fe6e3d75864d85b911eef15dfc35925} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Periph\+Clock\+Selection}

The Extended Clock to be configured. This parameter can be a value of \doxylink{group___r_c_c_ex___periph___clock___selection}{Periph Clock Selection} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_af813ee3fd2dde6869cb4a293f7b4cc99}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!RngClockSelection@{RngClockSelection}}
\index{RngClockSelection@{RngClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{RngClockSelection}{RngClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_af813ee3fd2dde6869cb4a293f7b4cc99} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Rng\+Clock\+Selection}

Specifies RNG clock source (warning\+: same source for USB and SDMMC1). This parameter can be a value of \doxylink{group___r_c_c_ex___r_n_g___clock___source}{RNG Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ad2c422d62b056a61d7bbb599c89dbc1e}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!RTCClockSelection@{RTCClockSelection}}
\index{RTCClockSelection@{RTCClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{RTCClockSelection}{RTCClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_ad2c422d62b056a61d7bbb599c89dbc1e} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+RTCClock\+Selection}

Specifies RTC clock source. This parameter can be a value of \doxylink{group___r_c_c___r_t_c___clock___source}{RTC Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ab226e7c9c672d98516c16f96ca7473f6}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart1ClockSelection@{Usart1ClockSelection}}
\index{Usart1ClockSelection@{Usart1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart1ClockSelection}{Usart1ClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_ab226e7c9c672d98516c16f96ca7473f6} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Usart1\+Clock\+Selection}

Specifies USART1 clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___u_s_a_r_t1___clock___source}{USART1 Clock Source} \Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a105ffb9ec6b544d1faae281484d9a98a}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart2ClockSelection@{Usart2ClockSelection}}
\index{Usart2ClockSelection@{Usart2ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart2ClockSelection}{Usart2ClockSelection}}
{\footnotesize\ttfamily \label{struct_r_c_c___periph_c_l_k_init_type_def_a105ffb9ec6b544d1faae281484d9a98a} 
uint32\+\_\+t RCC\+\_\+\+Periph\+CLKInit\+Type\+Def\+::\+Usart2\+Clock\+Selection}

Specifies USART2 clock source. This parameter can be a value of \doxylink{group___r_c_c_ex___u_s_a_r_t2___clock___source}{USART2 Clock Source} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32l4xx__hal__rcc__ex_8h}{stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
