<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="405" />
   <description preferredWidth="383" />
   <inputclock preferredWidth="307" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="3840" height="2100" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation
   synthesis="VHDL"
   greybox="0"
   simulation="VHDL"
   path="_PROJECT_NAME_"
   testbench_simulation="VHDL" />
</preferences>
