INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/controller1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/loadblock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadblock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipereg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/sf_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sf_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/shiftsignshuff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftsignshuff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/storeblock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module storeblock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Vivado Project/pipelined-RV32IMC.srcs/sim_1/new/tb_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_core
INFO: [VRFC 10-311] analyzing module answerkey
