#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr  5 21:58:27 2020
# Process ID: 10817
# Current directory: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware
# Command line: vivado -mode batch -source scripts/write_bitstream.tcl
# Log file: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/vivado.log
# Journal file: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/vivado.jou
#-----------------------------------------------------------
source scripts/write_bitstream.tcl
# set project_name "z1top"
# set sources_file scripts/${project_name}.tcl
# if {![file exists $sources_file]} {
#     puts "Invalid project name!"
#     exit
# }
# open_project ${project_name}_proj/${project_name}_proj.xpr
Scanning sources...
Finished scanning sources
# set sources_file scripts/${project_name}.tcl
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1
[Sun Apr  5 21:58:38 2020] Launched synth_1...
Run output will be captured here: /home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/z1top_proj/z1top_proj.runs/synth_1/runme.log
# wait_on_run synth_1 -verbose
[Sun Apr  5 21:58:39 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log z1top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source z1top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source z1top.tcl -notrace
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11165 
ERROR: [Synth 8-1766] cannot open include file ../mux.v [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/EX/ex.v:9]
INFO: [Synth 8-2350] module ex ignored due to previous errors [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/EX/ex.v:11]
INFO: [Synth 8-2350] module ex_wb ignored due to previous errors [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/EX/ex_wb.v:4]
ERROR: [Synth 8-1766] cannot open include file ../mux.v [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/WB/wb.v:2]
INFO: [Synth 8-2350] module wb ignored due to previous errors [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/WB/wb.v:4]
INFO: [Synth 8-2350] module Riscv151 ignored due to previous errors [/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v:9]
Failed to read verilog '/home/cc/eecs151/sp20/class/eecs151-abm/riscv/hardware/src/riscv_core/Riscv151.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Apr  5 21:59:00 2020...
[Sun Apr  5 21:59:01 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.844 ; gain = 0.000 ; free physical = 7802 ; free virtual = 17894
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {   
#   error "ERROR: synth_1 failed"   
# } 
ERROR: synth_1 failed
    while executing
"error "ERROR: synth_1 failed"   "
    invoked from within
"if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {   
  error "ERROR: synth_1 failed"   
} "
    (file "scripts/write_bitstream.tcl" line 18)
INFO: [Common 17-206] Exiting Vivado at Sun Apr  5 21:59:01 2020...
