User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/LeakagePower/SRAM/512KB/512KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 512 Rows x 2048 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 2
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 332.335um x 922.167um = 306468.659um^2
 |--- Mat Area      = 332.335um x 922.167um = 306468.659um^2   (96.710%)
 |--- Subarray Area = 166.168um x 455.997um = 75771.902um^2   (97.789%)
 - Area Efficiency = 96.710%
Timing:
 -  Read Latency = 5.678ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 5.678ns
    |--- Predecoder Latency = 312.092ps
    |--- Subarray Latency   = 5.365ns
       |--- Row Decoder Latency = 3.541ns
       |--- Bitline Latency     = 1.765ns
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 54.680ps
       |--- Precharge Latency   = 1.541ns
 - Write Latency = 5.678ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 5.678ns
    |--- Predecoder Latency = 312.092ps
    |--- Subarray Latency   = 5.365ns
       |--- Row Decoder Latency = 3.541ns
       |--- Charge Latency      = 1.544ns
 - Read Bandwidth  = 4.755GB/s
 - Write Bandwidth = 2.982GB/s
Power:
 -  Read Dynamic Energy = 77.202pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 77.202pJ per mat
    |--- Predecoder Dynamic Energy = 0.248pJ
    |--- Subarray Dynamic Energy   = 19.238pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Senseamp Dynamic Energy    = 0.093pJ
       |--- Mux Dynamic Energy         = 0.098pJ
       |--- Precharge Dynamic Energy   = 0.776pJ
 - Write Dynamic Energy = 4.119pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 4.119pJ per mat
    |--- Predecoder Dynamic Energy = 0.248pJ
    |--- Subarray Dynamic Energy   = 0.968pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Mux Dynamic Energy         = 0.098pJ
 - Leakage Power = 40.420uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 40.420uW per mat

Finished!
