# systolicarray
this repo is a detailed code of a systolic array in VERILOG for various different cases 
