/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [14:0] _05_;
  wire [4:0] _06_;
  wire [14:0] _07_;
  wire [9:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  reg [14:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  reg [5:0] celloutsig_0_55z;
  reg [15:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [26:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  reg [14:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [36:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_10z[6] ? _00_ : celloutsig_0_20z[6];
  assign celloutsig_0_45z = celloutsig_0_24z ? celloutsig_0_23z[1] : celloutsig_0_39z[3];
  assign celloutsig_0_85z = celloutsig_0_29z ? celloutsig_0_11z : celloutsig_0_66z;
  assign celloutsig_1_0z = in_data[111] ? in_data[187] : in_data[163];
  assign celloutsig_1_5z = celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_3z[9];
  assign celloutsig_0_17z = celloutsig_0_0z[7] ? celloutsig_0_6z[0] : celloutsig_0_0z[1];
  assign celloutsig_0_29z = celloutsig_0_28z ? in_data[27] : celloutsig_0_10z[3];
  assign celloutsig_0_61z = ~(celloutsig_0_38z & celloutsig_0_18z);
  assign celloutsig_0_18z = ~(in_data[59] & celloutsig_0_6z[3]);
  assign celloutsig_0_44z = !(celloutsig_0_24z ? celloutsig_0_0z[1] : celloutsig_0_11z);
  assign celloutsig_0_80z = !(_01_ ? celloutsig_0_51z : celloutsig_0_78z[0]);
  assign celloutsig_1_8z = !(celloutsig_1_5z ? celloutsig_1_0z : celloutsig_1_3z[6]);
  assign celloutsig_0_42z = ~(celloutsig_0_6z[3] | celloutsig_0_32z);
  assign celloutsig_0_52z = ~(celloutsig_0_19z | celloutsig_0_22z[5]);
  assign celloutsig_0_53z = ~(in_data[47] | celloutsig_0_25z[4]);
  assign celloutsig_1_15z = ~(celloutsig_1_3z[12] | celloutsig_1_9z[3]);
  assign celloutsig_1_18z = ~celloutsig_1_3z[5];
  assign celloutsig_0_1z = ~celloutsig_0_0z[1];
  assign celloutsig_0_19z = ~celloutsig_0_11z;
  assign celloutsig_0_66z = ~((celloutsig_0_23z[6] | celloutsig_0_58z[14]) & celloutsig_0_44z);
  assign celloutsig_0_86z = ~((celloutsig_0_29z | celloutsig_0_80z) & celloutsig_0_60z[16]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[22]) & celloutsig_0_1z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_1z) & (celloutsig_0_7z | celloutsig_0_10z[11]));
  assign celloutsig_0_40z = celloutsig_0_24z | ~(celloutsig_0_15z[2]);
  assign celloutsig_0_43z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_0_47z = celloutsig_0_40z | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_71z = celloutsig_0_61z | ~(celloutsig_0_66z);
  assign celloutsig_0_7z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_24z = celloutsig_0_4z[0] | ~(_02_);
  assign celloutsig_0_36z = _03_ | celloutsig_0_23z[6];
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[173];
  assign celloutsig_0_11z = _04_ | celloutsig_0_3z;
  assign celloutsig_0_26z = celloutsig_0_4z[0] | celloutsig_0_0z[1];
  assign celloutsig_0_0z = in_data[12:3] + in_data[18:9];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_10z[10:6] + { celloutsig_0_10z[7:4], celloutsig_0_12z };
  assign celloutsig_0_20z = celloutsig_0_0z[8:0] + { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_22z = in_data[85:72] + { celloutsig_0_0z[9], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_18z };
  reg [14:0] _46_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _46_ <= 15'h0000;
    else _46_ <= { celloutsig_0_0z[8:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign { _05_[14], _00_, _02_, _05_[11:10], _07_[9], _03_, _07_[7:3], _04_, _07_[1:0] } = _46_;
  reg [4:0] _47_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _47_ <= 5'h00;
    else _47_ <= celloutsig_0_10z[7:3];
  assign { _06_[4:1], _01_ } = _47_;
  assign celloutsig_0_6z = { celloutsig_0_0z[3:0], celloutsig_0_4z } & in_data[10:4];
  assign celloutsig_0_9z = { celloutsig_0_0z[9:6], celloutsig_0_2z, _05_[14], _00_, _02_, _05_[11:10], _07_[9], _03_, _07_[7:3], _04_, _07_[1:0], celloutsig_0_3z, celloutsig_0_3z, _05_[14], _00_, _02_, _05_[11:10], _07_[9], _03_, _07_[7:3], _04_, _07_[1:0] } & { in_data[72:46], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_9z[35:17] & { in_data[29:24], celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_41z = { celloutsig_0_22z[13:5], celloutsig_0_39z } == { celloutsig_0_23z[14:1], celloutsig_0_28z, celloutsig_0_32z };
  assign celloutsig_0_59z = { celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_44z } === { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_43z };
  assign celloutsig_1_4z = { celloutsig_1_3z[13:3], celloutsig_1_3z, celloutsig_1_1z } === { in_data[145:142], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[52:29] === in_data[70:47];
  assign celloutsig_0_51z = { celloutsig_0_49z, celloutsig_0_14z, celloutsig_0_3z } < { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_49z };
  assign celloutsig_0_12z = celloutsig_0_9z[19:2] < { in_data[91:75], celloutsig_0_18z };
  assign celloutsig_0_13z = { _07_[7:4], celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_27z = in_data[77:65] < { celloutsig_0_4z[1:0], celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_0z[1], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_4z } < { in_data[10:6], celloutsig_0_11z };
  assign celloutsig_0_39z = celloutsig_0_9z[17:11] % { 1'h1, celloutsig_0_25z[4:0], celloutsig_0_18z };
  assign celloutsig_0_60z = { celloutsig_0_10z[3:1], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_54z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_24z } % { 1'h1, celloutsig_0_10z[8], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_42z, celloutsig_0_45z, celloutsig_0_18z, celloutsig_0_52z, celloutsig_0_25z, celloutsig_0_43z, celloutsig_0_47z, celloutsig_0_40z };
  assign celloutsig_0_10z = celloutsig_0_9z[16:3] % { 1'h1, celloutsig_0_9z[27:21], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[160:146], celloutsig_1_1z } % { 1'h1, in_data[141:139], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[155:147], celloutsig_1_8z } % { 1'h1, celloutsig_1_2z[5:0], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[112:109], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_15z } % { 1'h1, celloutsig_1_2z[4:0], celloutsig_1_17z };
  assign celloutsig_0_25z = in_data[26:18] % { 1'h1, in_data[54:47] };
  assign celloutsig_0_32z = celloutsig_0_28z & celloutsig_0_18z;
  assign celloutsig_0_54z = celloutsig_0_36z & celloutsig_0_18z;
  assign celloutsig_0_33z = ~((celloutsig_0_26z & celloutsig_0_14z) | celloutsig_0_14z);
  assign celloutsig_0_49z = ~((celloutsig_0_18z & celloutsig_0_37z[12]) | celloutsig_0_13z);
  assign celloutsig_1_17z = ~((celloutsig_1_8z & celloutsig_1_2z[1]) | celloutsig_1_9z[5]);
  assign celloutsig_0_21z = ~((celloutsig_0_3z & celloutsig_0_18z) | celloutsig_0_1z);
  always_latch
    if (clkin_data[0]) celloutsig_0_37z = 15'h0000;
    else if (clkin_data[64]) celloutsig_0_37z = { celloutsig_0_9z[21:8], celloutsig_0_11z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_55z = 6'h00;
    else if (clkin_data[64]) celloutsig_0_55z = { celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_44z, celloutsig_0_45z, celloutsig_0_18z, celloutsig_0_52z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_58z = 16'h0000;
    else if (!clkin_data[64]) celloutsig_0_58z = { _05_[10], _07_[9], _03_, _07_[7:6], celloutsig_0_53z, celloutsig_0_47z, celloutsig_0_20z };
  always_latch
    if (clkin_data[0]) celloutsig_0_78z = 15'h0000;
    else if (!clkin_data[64]) celloutsig_0_78z = { celloutsig_0_0z[1], celloutsig_0_71z, celloutsig_0_55z, celloutsig_0_53z, celloutsig_0_59z, celloutsig_0_53z, celloutsig_0_18z, celloutsig_0_71z, celloutsig_0_33z, celloutsig_0_51z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_2z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_2z = { in_data[102:97], celloutsig_1_0z, celloutsig_1_0z };
  assign { _05_[13:12], _05_[9:0] } = { _00_, _02_, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_54z, celloutsig_0_45z };
  assign _06_[0] = _01_;
  assign { _07_[14:10], _07_[8], _07_[2] } = { _05_[14], _00_, _02_, _05_[11:10], _03_, _04_ };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
