0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab3_Task1/Lab3_Task1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab3_Task1/Lab3_Task1.srcs/sim_1/new/7-segment_tb.sv,1731500784,systemVerilog,,,,svn_seg_tb,,,,,,,,
/home/it/Vivado_Projects/Lab3_Task1/Lab3_Task1.srcs/sources_1/new/7-segment.sv,1731504757,systemVerilog,,/home/it/Vivado_Projects/Lab3_Task1/Lab3_Task1.srcs/sim_1/new/7-segment_tb.sv,,seven_seg_decoder,,,,,,,,
