
---------- Begin Simulation Statistics ----------
final_tick                                10498154000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83391                       # Simulator instruction rate (inst/s)
host_mem_usage                                 825568                       # Number of bytes of host memory used
host_op_rate                                   162299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.09                       # Real time elapsed on the host
host_tick_rate                              222916451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3927224                       # Number of instructions simulated
sim_ops                                       7643389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010498                       # Number of seconds simulated
sim_ticks                                 10498154000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              87.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        87.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       385092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data       725247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1110340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71079.456351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71358.675198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71229.077944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       123000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69079.456351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 69143.326986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69107.019488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       375527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data       714619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1090146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    679875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    758400000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1438400000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.014654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        10628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data         4851                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4851                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    660745000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data    399441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1060309000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data         5777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15343                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       161386                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data       304446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       130000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70226.473175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 77655.188679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73823.435722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       128000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 68226.473175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 75697.586370                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71837.739289                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       159112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data       302326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    159695000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data    164629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    324454000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.006963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data         2120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    155147000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data    159949000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    315224000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.006940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data         2113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4388                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.762887                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                97                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         2596                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          162                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       546478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data      1029693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1576174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70915.617873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 72405.789143                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71692.789459                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68915.617873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70898.605830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69714.307435                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       534639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data      1016945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1551585                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    839570000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data    923029000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1762854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.012380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015600                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        11839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data        12748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24589                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data         4858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    815892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data    559390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1375533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012518                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        11839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data         7890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       546478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data      1029693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1576174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70915.617873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 72405.789143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71692.789459                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68915.617873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70898.605830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69714.307435                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       534639                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data      1016945                       # number of overall hits
system.cpu.dcache.overall_hits::total         1551585                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    839570000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data    923029000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1762854000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.012380                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015600                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        11839                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data        12748                       # number of overall misses
system.cpu.dcache.overall_misses::total         24589                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data         4858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       251000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    815892000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data    559390000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1375533000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        11839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data         7890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19731                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  18705                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             79.644939                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3172077                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.079273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   654.184002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   349.827692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.638852                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.341629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             19729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3172077                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1004.090967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1571315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         7975                       # number of writebacks
system.cpu.dcache.writebacks::total              7975                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003831                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.068966                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2061239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst       806328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2867572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        79400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 49281.934684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 27518.940788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28881.493326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        70250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 47281.934684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 27096.431637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28522.588437                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2056401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst       733707                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2790108                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    238426000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   1998452999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2237275999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.090064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4838                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        72621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         77464                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         8866                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8867                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    228750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1727532999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1956563999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.079068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        63755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        68597                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2061239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst       806328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2867572                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 49281.934684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 27518.940788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28881.493326                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 47281.934684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 27096.431637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28522.588437                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      2056401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst       733707                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2790108                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    238426000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   1998452999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2237275999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.090064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027014                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4838                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        72621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          77464                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         8866                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8867                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    228750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1727532999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1956563999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.079068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4838                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        63755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        68597                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2061239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst       806328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2867572                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 49281.934684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 27518.940788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28881.493326                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 47281.934684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 27096.431637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28522.588437                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      2056401                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst       733707                       # number of overall hits
system.cpu.icache.overall_hits::total         2790108                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    238426000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   1998452999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2237275999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.090064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027014                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4838                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        72621                       # number of overall misses
system.cpu.icache.overall_misses::total         77464                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         8866                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8867                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    228750000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1727532999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1956563999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.079068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4838                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        63755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        68597                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68340                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             41.674500                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5803740                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.043882                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   159.056830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    95.684989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.621316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.373769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             68596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5803740                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           254.785700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2858704                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68340                       # number of writebacks
system.cpu.icache.writebacks::total             68340                       # number of writebacks
system.cpu.idleCycles                             212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.080460                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.076628                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011494                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011494                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.091954                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              261                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10490088000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           328                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83291.863806                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83291.863806                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    671499006                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    671499006                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         8062                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           8062                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         4838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        63748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          68590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       113500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 115218.458933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 123608.914450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119751.359751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 95218.458933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 104074.583635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99987.129485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst         3657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        62357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    136073000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    171940000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    308240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.244109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.021820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         1391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    112453000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    143727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    256367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.244109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.021663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         1381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2564                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         2274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data         2113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 109744.042365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 133470.588235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120683.785069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       105000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89744.042365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 113470.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100683.785069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data         1144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2285                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data    124340000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    129333000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     253798000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.498241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.458590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data          969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2103                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    101680000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    109953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    211738000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.498241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.458590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data          969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2103                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data         5776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       120000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 118629.981884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 112694.975230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116314.510562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 98629.981884                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 93118.264014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96508.214982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data         2950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    523870000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data    318476000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    842466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.461683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.489266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.472103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data         2826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    435550000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    257472000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    693122000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.461683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.478705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.468127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data         2765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7182                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus_1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        67764                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        67764                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        67764                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            67764                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         7975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7975                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         7975                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7975                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         4838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        11839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst        63748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data         7889                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88320                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 115218.458933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 116815.642458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 123608.914450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 117999.736495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117827.516779                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 95218.458933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 96815.642458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 104074.583635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 98399.839314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98002.109883                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst         3657                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         6290                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst        62357                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data         4094                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76400                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    136073000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    648210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst    171940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data    447809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1404504000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.244109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.468705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.021820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.481050                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134964                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1181                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5549                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst         1391                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data         3795                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11920                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    112453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    537230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    143727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data    367425000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1161227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.244109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.468705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.021663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.473317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         1181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst         1381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data         3734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11849                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         4838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        11839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        63748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data         7889                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88320                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 115218.458933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 116815.642458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 123608.914450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 117999.736495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117827.516779                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83291.863806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 95218.458933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 96815.642458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 104074.583635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 98399.839314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92045.904575                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst         3657                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         6290                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst        62357                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data         4094                       # number of overall hits
system.l2.overall_hits::total                   76400                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    136073000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    648210000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    171940000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data    447809000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1404504000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.244109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.468705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.021820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.481050                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134964                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1181                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5549                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst         1391                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data         3795                       # number of overall misses
system.l2.overall_misses::total                 11920                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 71                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    671499006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    112453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    537230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    143727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data    367425000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1832726006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.244109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.468705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.021663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.473317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         8062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         1381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data         3734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19911                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            10174                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                   15                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               10203                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   267                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          16653                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1806                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.avg_refs                      8.791363                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1418909                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     100.319018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.307638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.598336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1550.223238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   254.392718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1452.824595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   155.256190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   350.351040                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.378472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.062108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.354694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.037904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.085535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943426                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3042                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.257324                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.742676                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     20749                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1418909                       # Number of tag accesses
system.l2.tags.tagsinuse                  3864.272774                       # Cycle average of tags in use
system.l2.tags.total_refs                      182412                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      1613                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3399                       # number of writebacks
system.l2.writebacks::total                      3399                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     450756.93                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                49170.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      3399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      8039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      3698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     30420.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       120.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        20.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      22.76                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        12193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      7199742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst      8419004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15630939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             12193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     49026524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      7199742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     33828424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst      8419004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     22757525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121255604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       20721357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     49026524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      7199742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     33828424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst      8419004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     22757525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141976961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       20721357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20721357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         6944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.548387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.131939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.338070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2612     37.62%     37.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2447     35.24%     72.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          746     10.74%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          462      6.65%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          215      3.10%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      2.13%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      1.01%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      0.72%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6944                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1269952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1273024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  215872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               217536                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        75584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        88384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        164096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       514688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        75584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       355136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        88384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       238912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1272960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       217536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          217536                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         8042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         5549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         3734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52610.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43853.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     45412.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     52635.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     47118.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       514496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        75584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       354560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        88384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data       236672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12192.619769151795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12192.619769151795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 49008235.162105642259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7199741.973684134893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 33773556.760550469160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 8419003.950599314645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 22544153.953161668032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    423095974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     51790507                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    251991820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     72689260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data    175939024                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         3399                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  67555422.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       215872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 20562853.240674503148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 229620881751                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               44498                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3206                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         8042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         3733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3399                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    69.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              281                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002033525750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.632124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.497297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    262.034378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           164     84.97%     84.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23     11.92%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      2.59%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   10911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     19891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19891                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       19891                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 69.81                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    13852                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   99215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10498129000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               975692335                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    603636085                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.476684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.436561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.199273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     33.16%     33.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.55%     34.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              105     54.40%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      8.81%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.04%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     3399                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3399                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       3399                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                70.84                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2408                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            312233460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 22112580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2593757640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            500.082649                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     64878250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     309920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1167899750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2860304719                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     407056960                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5688094321                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             37030080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 11730345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1098374400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                64874040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         732650880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        370475520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5249944665                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           9716298790                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                6399720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            347485110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 27553260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2482380210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            473.151063                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     35098250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     272220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2315159500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1912811508                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     519007960                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5443856782                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             24462240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 14622135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       734540640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                76797840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         643528080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        604374720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4967212725                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           9671732540                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               11207340                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1490496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1490496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1490496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49474760                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          104516279                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19891                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              17787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3399                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12351                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2103                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17788                       # Transaction distribution
system.switch_cpus.Branches                    300175                       # Number of branches fetched
system.switch_cpus.committedInsts             1572865                       # Number of instructions committed
system.switch_cpus.committedOps               2768905                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses              385092                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   709                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              161386                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    52                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000768                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2061239                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   228                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999232                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                  6268252                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       6263435.941803                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1760247                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1291193                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       260508                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          13104                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 13104                       # number of float instructions
system.switch_cpus.num_fp_register_reads        11359                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         6270                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               25602                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        4816.058197                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       2747216                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              2747216                       # number of integer instructions
system.switch_cpus.num_int_register_reads      5578514                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2343389                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              384982                       # Number of load instructions
system.switch_cpus.num_mem_refs                546341                       # number of memory refs
system.switch_cpus.num_store_insts             161359                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         19716      0.71%      0.71% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2172636     78.47%     79.18% # Class of executed instruction
system.switch_cpus.op_class::IntMult               58      0.00%     79.18% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             25413      0.92%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             734      0.03%     80.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1440      0.05%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               20      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              966      0.03%     80.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     80.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              724      0.03%     80.24% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             802      0.03%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             30      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv           25      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.27% # Class of executed instruction
system.switch_cpus.op_class::MemRead           381331     13.77%     94.04% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          156669      5.66%     99.70% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         3651      0.13%     99.83% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         4690      0.17%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            2768905                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF  10498154000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      1336129                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        28384                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       176981                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1523941                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       296211                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1336129                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1039918                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1523941                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        129781                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       129523                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         3663550                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        1835097                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       177375                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           600431                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events       235321                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      3956910                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts      2354356                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps      4874476                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples      3338967                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.459875                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.407358                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0      2015929     60.38%     60.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1       332978      9.97%     70.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2       217229      6.51%     76.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3       248466      7.44%     84.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4       128771      3.86%     88.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5        53656      1.61%     89.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6        50609      1.52%     91.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7        56008      1.68%     92.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8       235321      7.05%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total      3338967                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           139072                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        49928                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts         4761454                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads              515040                       # Number of loads committed
system.switch_cpus_1.commit.membars                62                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        27911      0.57%      0.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu      3921578     80.45%     81.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          107      0.00%     81.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          868      0.02%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         4268      0.09%     81.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          832      0.02%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            6      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     81.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        20050      0.41%     81.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     81.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        26330      0.54%     82.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        53288      1.09%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     83.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead       493962     10.13%     93.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite       302532      6.21%     99.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead        21078      0.43%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         1666      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total      4874476                       # Class of committed instruction
system.switch_cpus_1.commit.refs               819238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts           2354356                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps             4874476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.793202                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.793202                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles       620112                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts     10912600                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        1593862                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         1470195                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       177486                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles       118708                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses            751483                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                7044                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses            410585                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                3504                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1523941                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines          806328                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2015389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        73028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts              5529194                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          435                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles           67                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         2911                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        354972                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.360966                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1784062                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       425992                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.309666                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      3980364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.964772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.592259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        2181250     54.80%     54.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          88897      2.23%     57.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          58220      1.46%     58.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         123749      3.11%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         113385      2.85%     64.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         102785      2.58%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          77745      1.95%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          84310      2.12%     71.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1150023     28.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      3980364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          263869                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         133186                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                241472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       241151                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         798326                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.669362                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs            1158828                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores           409981                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        521286                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1001511                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        14652                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        12567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       575650                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts      8831209                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts       748847                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       405894                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts      7047772                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1622                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         7771                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       177486                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10063                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        19557                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       486471                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       271452                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       194309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        46842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers         7958762                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count             6910378                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.609528                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers         4851087                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.636818                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent              6967196                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads        9522800                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes       5550848                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.557662                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.557662                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        85842      1.15%      1.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu      5962934     80.00%     81.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          175      0.00%     81.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv         1062      0.01%     81.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         4919      0.07%     81.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     81.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          954      0.01%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     81.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        28991      0.39%     81.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     81.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        33178      0.45%     82.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        60489      0.81%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead       783924     10.52%     93.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite       455017      6.10%     99.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead        34473      0.46%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1700      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total      7453666                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        180469                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       358843                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       166910                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       270196                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt            128268                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.017209                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        123277     96.11%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         2088      1.63%     97.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     97.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt          312      0.24%     97.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc           15      0.01%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead         1321      1.03%     99.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite          828      0.65%     99.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          414      0.32%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           13      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses      7315623                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads     18697862                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses      6743468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     12517889                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded          8788634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued         7453666                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        42575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3956732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        40741                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        42008                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5472247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples      3980364                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.872609                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.426495                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0      2079915     52.25%     52.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1       293555      7.38%     59.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2       304616      7.65%     67.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3       269714      6.78%     74.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4       244687      6.15%     80.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5       281881      7.08%     87.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6       262123      6.59%     93.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       170138      4.27%     98.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8        73735      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total      3980364                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.765503                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses            806847                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 756                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads        28595                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        27002                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1001511                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       575650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads       2944109                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          469                       # number of misc regfile writes
system.switch_cpus_1.numCycles                4221836                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF  10498154000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles        575427                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps      5426210                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents        23120                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        1685427                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         2734                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents         3850                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups     24987109                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts     10232679                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands     10750199                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles         1482275                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        17427                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       177486                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles        53212                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5323989                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       342302                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups     14659267                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         6536                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          542                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts          112816                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          541                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads           11935032                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes          18322469                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 25304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       205526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        58166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                263692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8763456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1773056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10536512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10498154000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          328005999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         205788999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59218969                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    217984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           116858                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015891                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 115002     98.41%     98.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1855      1.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             116858                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          599                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        87053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       175375                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1252                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           28537                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             83937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68340                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23984                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            11877                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         68597                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15342                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
