Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jul 12 18:58:01 2021
| Host         : Anpanman running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stimulus_for_Crossbar4_timing_summary_routed.rpt -pb stimulus_for_Crossbar4_timing_summary_routed.pb -rpx stimulus_for_Crossbar4_timing_summary_routed.rpx -warn_on_violation
| Design       : stimulus_for_Crossbar4
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                  288        0.153        0.000                      0                  288        7.387        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.900}      15.787          63.343          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.000        0.000                      0                  288        0.153        0.000                      0                  288        7.387        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 req_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            req[2]
                            (output port clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 4.002ns (71.991%)  route 1.557ns (28.009%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.787 - 15.787 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.641     5.193    clk_IBUF_BUFG
    SLICE_X1Y2           FDSE                                         r  req_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDSE (Prop_fdse_C_Q)         0.456     5.649 r  req_reg[2]/Q
                         net (fo=28, routed)          1.557     7.206    req_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.752 r  req_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.752    req[2]
    T9                                                                r  req[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
                         clock pessimism              0.000    15.787    
                         clock uncertainty           -0.035    15.752    
                         output delay                -5.000    10.752    
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 req_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            req[3]
                            (output port clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 3.995ns (71.958%)  route 1.557ns (28.042%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.787 - 15.787 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.641     5.193    clk_IBUF_BUFG
    SLICE_X1Y1           FDSE                                         r  req_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.456     5.649 r  req_reg[3]/Q
                         net (fo=30, routed)          1.557     7.206    req_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    10.745 r  req_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.745    req[3]
    T10                                                               r  req[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
                         clock pessimism              0.000    15.787    
                         clock uncertainty           -0.035    15.752    
                         output delay                -5.000    10.752    
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 req_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            req[0]
                            (output port clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 3.981ns (71.939%)  route 1.553ns (28.061%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.787 - 15.787 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X65Y51         FDSE                                         r  req_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.456     5.632 r  req_reg[0]/Q
                         net (fo=26, routed)          1.553     7.185    req_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    10.711 r  req_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.711    req[0]
    H5                                                                r  req[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
                         clock pessimism              0.000    15.787    
                         clock uncertainty           -0.035    15.752    
                         output delay                -5.000    10.752    
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 req_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            req[1]
                            (output port clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 3.963ns (71.847%)  route 1.553ns (28.153%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.787 - 15.787 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X65Y50         FDSE                                         r  req_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDSE (Prop_fdse_C_Q)         0.456     5.632 r  req_reg[1]/Q
                         net (fo=28, routed)          1.553     7.185    req_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    10.693 r  req_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.693    req[1]
    J5                                                                r  req[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
                         clock pessimism              0.000    15.787    
                         clock uncertainty           -0.035    15.752    
                         output delay                -5.000    10.752    
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 hard_reset
                            (input port clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            req_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        7.850ns  (logic 1.638ns (20.860%)  route 6.212ns (79.140%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.682 - 15.787 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    C2                                                0.000     5.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     5.000    hard_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     6.514 f  hard_reset_IBUF_inst/O
                         net (fo=10, routed)          3.626    10.139    hard_reset_IBUF
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.263 r  req[3]_i_1/O
                         net (fo=4, routed)           2.587    12.850    req[3]_i_1_n_0
    SLICE_X1Y1           FDSE                                         r  req_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
    E3                                                0.000    15.787 r  clk (IN)
                         net (fo=0)                   0.000    15.787    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523    20.682    clk_IBUF_BUFG
    SLICE_X1Y1           FDSE                                         r  req_reg[3]/C
                         clock pessimism              0.000    20.682    
                         clock uncertainty           -0.035    20.646    
    SLICE_X1Y1           FDSE (Setup_fdse_C_S)       -0.429    20.217    req_reg[3]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 hard_reset
                            (input port clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            req_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.638ns (20.984%)  route 6.166ns (79.016%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 20.682 - 15.787 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    C2                                                0.000     5.000 f  hard_reset (IN)
                         net (fo=0)                   0.000     5.000    hard_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     6.514 f  hard_reset_IBUF_inst/O
                         net (fo=10, routed)          3.626    10.139    hard_reset_IBUF
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.263 r  req[3]_i_1/O
                         net (fo=4, routed)           2.540    12.804    req[3]_i_1_n_0
    SLICE_X1Y2           FDSE                                         r  req_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
    E3                                                0.000    15.787 r  clk (IN)
                         net (fo=0)                   0.000    15.787    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523    20.682    clk_IBUF_BUFG
    SLICE_X1Y2           FDSE                                         r  req_reg[2]/C
                         clock pessimism              0.000    20.682    
                         clock uncertainty           -0.035    20.646    
    SLICE_X1Y2           FDSE (Setup_fdse_C_S)       -0.429    20.217    req_reg[2]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 req_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out1/P1/NState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 1.148ns (15.300%)  route 6.355ns (84.700%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 20.609 - 15.787 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X65Y51         FDSE                                         r  req_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.456     5.632 f  req_reg[0]/Q
                         net (fo=26, routed)          3.504     9.136    Crossbar4/req[0]
    SLICE_X43Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.260 f  Crossbar4/out3_i_1/O
                         net (fo=68, routed)          1.600    10.860    Crossbar4/out1/P1/necessity
    SLICE_X53Y37         LUT5 (Prop_lut5_I4_O)        0.118    10.978 r  Crossbar4/out1/P1/NState[2]_i_6__2/O
                         net (fo=2, routed)           0.587    11.565    Crossbar4/out1/P1/NState[2]_i_6__2_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.326    11.891 r  Crossbar4/out1/P1/NState[2]_i_2__1/O
                         net (fo=1, routed)           0.665    12.556    Crossbar4/out1/P1/NState[2]_i_2__1_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.680 r  Crossbar4/out1/P1/NState[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.680    Crossbar4/out1/P1/NState[2]_i_1__0_n_0
    SLICE_X53Y36         FDRE                                         r  Crossbar4/out1/P1/NState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
    E3                                                0.000    15.787 r  clk (IN)
                         net (fo=0)                   0.000    15.787    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.450    20.609    Crossbar4/out1/P1/clk
    SLICE_X53Y36         FDRE                                         r  Crossbar4/out1/P1/NState_reg[2]/C
                         clock pessimism              0.180    20.789    
                         clock uncertainty           -0.035    20.753    
    SLICE_X53Y36         FDRE (Setup_fdre_C_D)        0.029    20.782    Crossbar4/out1/P1/NState_reg[2]
  -------------------------------------------------------------------
                         required time                         20.782    
                         arrival time                         -12.680    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 req_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out2/P3/NState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 1.064ns (14.145%)  route 6.458ns (85.855%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 20.604 - 15.787 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.641     5.193    clk_IBUF_BUFG
    SLICE_X1Y1           FDSE                                         r  req_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.456     5.649 r  req_reg[3]/Q
                         net (fo=30, routed)          5.134    10.783    Crossbar4/out2/P3/req[1]
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    10.935 r  Crossbar4/out2/P3/NState[2]_i_5__2/O
                         net (fo=2, routed)           0.807    11.742    Crossbar4/out2/P3/NState[2]_i_5__2_n_0
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.332    12.074 r  Crossbar4/out2/P3/NState[0]_i_2/O
                         net (fo=1, routed)           0.517    12.591    Crossbar4/out2/P3/NState[0]_i_2_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.715 r  Crossbar4/out2/P3/NState[0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.715    Crossbar4/out2/P3/NState[0]_i_1__2_n_0
    SLICE_X52Y31         FDRE                                         r  Crossbar4/out2/P3/NState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
    E3                                                0.000    15.787 r  clk (IN)
                         net (fo=0)                   0.000    15.787    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.445    20.604    Crossbar4/out2/P3/clk
    SLICE_X52Y31         FDRE                                         r  Crossbar4/out2/P3/NState_reg[0]/C
                         clock pessimism              0.187    20.791    
                         clock uncertainty           -0.035    20.755    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.079    20.834    Crossbar4/out2/P3/NState_reg[0]
  -------------------------------------------------------------------
                         required time                         20.834    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 req_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out1/P3/NState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 1.180ns (15.753%)  route 6.311ns (84.247%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 20.610 - 15.787 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X65Y51         FDSE                                         r  req_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.456     5.632 f  req_reg[0]/Q
                         net (fo=26, routed)          3.504     9.136    Crossbar4/req[0]
    SLICE_X43Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.260 f  Crossbar4/out3_i_1/O
                         net (fo=68, routed)          1.732    10.992    Crossbar4/out1/P3/necessity
    SLICE_X50Y36         LUT5 (Prop_lut5_I4_O)        0.148    11.140 r  Crossbar4/out1/P3/NState[2]_i_6__0/O
                         net (fo=2, routed)           0.485    11.625    Crossbar4/out1/P3/NState[2]_i_6__0_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I4_O)        0.328    11.953 r  Crossbar4/out1/P3/NState[0]_i_2/O
                         net (fo=1, routed)           0.590    12.543    Crossbar4/out1/P3/NState[0]_i_2_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.124    12.667 r  Crossbar4/out1/P3/NState[0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.667    Crossbar4/out1/P3/NState[0]_i_1__2_n_0
    SLICE_X50Y37         FDRE                                         r  Crossbar4/out1/P3/NState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
    E3                                                0.000    15.787 r  clk (IN)
                         net (fo=0)                   0.000    15.787    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.451    20.610    Crossbar4/out1/P3/clk
    SLICE_X50Y37         FDRE                                         r  Crossbar4/out1/P3/NState_reg[0]/C
                         clock pessimism              0.180    20.790    
                         clock uncertainty           -0.035    20.754    
    SLICE_X50Y37         FDRE (Setup_fdre_C_D)        0.081    20.835    Crossbar4/out1/P3/NState_reg[0]
  -------------------------------------------------------------------
                         required time                         20.835    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 req_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out1/P0/NState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.787ns  (clk rise@15.787ns - clk rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 1.182ns (15.809%)  route 6.295ns (84.191%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 20.609 - 15.787 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.625     5.176    clk_IBUF_BUFG
    SLICE_X65Y51         FDSE                                         r  req_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDSE (Prop_fdse_C_Q)         0.456     5.632 f  req_reg[0]/Q
                         net (fo=26, routed)          3.504     9.136    Crossbar4/req[0]
    SLICE_X43Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.260 f  Crossbar4/out3_i_1/O
                         net (fo=68, routed)          1.724    10.984    Crossbar4/out1/P0/necessity
    SLICE_X53Y35         LUT5 (Prop_lut5_I4_O)        0.152    11.136 r  Crossbar4/out1/P0/NState[2]_i_7/O
                         net (fo=2, routed)           0.603    11.739    Crossbar4/out1/P0/NState[2]_i_7_n_0
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.326    12.065 r  Crossbar4/out1/P0/NState[0]_i_2__2/O
                         net (fo=1, routed)           0.464    12.529    Crossbar4/out1/P0/NState[0]_i_2__2_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.124    12.653 r  Crossbar4/out1/P0/NState[0]_i_1/O
                         net (fo=1, routed)           0.000    12.653    Crossbar4/out1/P0/NState[0]_i_1_n_0
    SLICE_X52Y35         FDRE                                         r  Crossbar4/out1/P0/NState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.787    15.787 r  
    E3                                                0.000    15.787 r  clk (IN)
                         net (fo=0)                   0.000    15.787    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.067    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.450    20.609    Crossbar4/out1/P0/clk
    SLICE_X52Y35         FDRE                                         r  Crossbar4/out1/P0/NState_reg[0]/C
                         clock pessimism              0.180    20.789    
                         clock uncertainty           -0.035    20.753    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)        0.077    20.830    Crossbar4/out1/P0/NState_reg[0]
  -------------------------------------------------------------------
                         required time                         20.830    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  8.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Crossbar4/out2/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/A0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.475    Crossbar4/out2/clk
    SLICE_X51Y32         FDRE                                         r  Crossbar4/out2/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  Crossbar4/out2/C_reg[0]/Q
                         net (fo=9, routed)           0.101     1.717    Crossbar4/C[8]
    SLICE_X50Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.762 r  Crossbar4/A0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    Crossbar4/A0[0]
    SLICE_X50Y32         FDRE                                         r  Crossbar4/A0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.989    Crossbar4/clk
    SLICE_X50Y32         FDRE                                         r  Crossbar4/A0_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.121     1.609    Crossbar4/A0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Crossbar4/out0/P3/GO_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out0/input_ack_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.708%)  route 0.126ns (40.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.560     1.473    Crossbar4/out0/P3/clk
    SLICE_X43Y33         FDRE                                         r  Crossbar4/out0/P3/GO_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Crossbar4/out0/P3/GO_ack_reg/Q
                         net (fo=2, routed)           0.126     1.740    Crossbar4/out0/P3/GO_ack
    SLICE_X46Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  Crossbar4/out0/P3/input_ack[3]_i_3/O
                         net (fo=1, routed)           0.000     1.785    Crossbar4/out0/ack[3]
    SLICE_X46Y33         FDRE                                         r  Crossbar4/out0/input_ack_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.829     1.987    Crossbar4/out0/clk
    SLICE_X46Y33         FDRE                                         r  Crossbar4/out0/input_ack_reg[3]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.121     1.629    Crossbar4/out0/input_ack_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Crossbar4/out2/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/A0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.475    Crossbar4/out2/clk
    SLICE_X51Y32         FDRE                                         r  Crossbar4/out2/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Crossbar4/out2/C_reg[0]/Q
                         net (fo=9, routed)           0.103     1.719    Crossbar4/C[8]
    SLICE_X50Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  Crossbar4/A0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Crossbar4/A0[1]
    SLICE_X50Y32         FDRE                                         r  Crossbar4/A0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.989    Crossbar4/clk
    SLICE_X50Y32         FDRE                                         r  Crossbar4/A0_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.120     1.608    Crossbar4/A0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            aack_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  State_reg/Q
                         net (fo=8, routed)           0.073     1.716    State_reg_n_0
    SLICE_X53Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.761 r  aack[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    aack[1]_i_1_n_0
    SLICE_X53Y37         FDRE                                         r  aack_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.835     1.993    clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  aack_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.092     1.583    aack_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Crossbar4/out1/P2/GO_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out1/input_ack_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.564     1.477    Crossbar4/out1/P2/clk
    SLICE_X48Y35         FDRE                                         r  Crossbar4/out1/P2/GO_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Crossbar4/out1/P2/GO_ack_reg/Q
                         net (fo=2, routed)           0.097     1.715    Crossbar4/out1/P2/GO_ack
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.760 r  Crossbar4/out1/P2/input_ack[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    Crossbar4/out1/ack[2]
    SLICE_X49Y35         FDRE                                         r  Crossbar4/out1/input_ack_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.833     1.991    Crossbar4/out1/clk
    SLICE_X49Y35         FDRE                                         r  Crossbar4/out1/input_ack_reg[2]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.091     1.581    Crossbar4/out1/input_ack_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Crossbar4/RR_Arbiter_unit/RR0/FSM_sequential_Previous_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.475    Crossbar4/RR_Arbiter_unit/RR0/clk
    SLICE_X47Y34         FDRE                                         r  Crossbar4/RR_Arbiter_unit/RR0/FSM_sequential_Previous_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Crossbar4/RR_Arbiter_unit/RR0/FSM_sequential_Previous_reg[0]/Q
                         net (fo=5, routed)           0.131     1.748    Crossbar4/RR_Arbiter_unit/RR0/Previous__0[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer[1]_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.988    Crossbar4/RR_Arbiter_unit/RR0/clk
    SLICE_X46Y34         FDRE                                         r  Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.120     1.608    Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Crossbar4/out2/State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out2/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.475    Crossbar4/out2/clk
    SLICE_X53Y32         FDRE                                         r  Crossbar4/out2/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Crossbar4/out2/State_reg[0]/Q
                         net (fo=11, routed)          0.134     1.750    Crossbar4/out2/State[0]
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  Crossbar4/out2/C[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    Crossbar4/out2/C[1]_i_1_n_0
    SLICE_X52Y32         FDRE                                         r  Crossbar4/out2/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.989    Crossbar4/out2/clk
    SLICE_X52Y32         FDRE                                         r  Crossbar4/out2/C_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.120     1.608    Crossbar4/out2/C_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Crossbar4/RR_Arbiter_unit/RR0/FSM_sequential_Previous_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.475    Crossbar4/RR_Arbiter_unit/RR0/clk
    SLICE_X47Y34         FDRE                                         r  Crossbar4/RR_Arbiter_unit/RR0/FSM_sequential_Previous_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Crossbar4/RR_Arbiter_unit/RR0/FSM_sequential_Previous_reg[0]/Q
                         net (fo=5, routed)           0.135     1.752    Crossbar4/RR_Arbiter_unit/RR0/Previous__0[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer[0]_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.988    Crossbar4/RR_Arbiter_unit/RR0/clk
    SLICE_X46Y34         FDRE                                         r  Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[0]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.121     1.609    Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Crossbar4/out2/P0/NState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out2/P0/GO_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.561     1.474    Crossbar4/out2/P0/clk
    SLICE_X51Y31         FDRE                                         r  Crossbar4/out2/P0/NState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Crossbar4/out2/P0/NState_reg[1]/Q
                         net (fo=11, routed)          0.135     1.750    Crossbar4/out2/P0/NState_reg_n_0_[1]
    SLICE_X50Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.795 r  Crossbar4/out2/P0/GO_ack_i_1__2/O
                         net (fo=1, routed)           0.000     1.795    Crossbar4/out2/P0/GO_ack_i_1__2_n_0
    SLICE_X50Y31         FDRE                                         r  Crossbar4/out2/P0/GO_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.830     1.988    Crossbar4/out2/P0/clk
    SLICE_X50Y31         FDRE                                         r  Crossbar4/out2/P0/GO_ack_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.120     1.607    Crossbar4/out2/P0/GO_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Crossbar4/out2/State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Destination:            Crossbar4/out2/output_cmd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.900ns period=15.787ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.562     1.475    Crossbar4/out2/clk
    SLICE_X53Y32         FDRE                                         r  Crossbar4/out2/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Crossbar4/out2/State_reg[0]/Q
                         net (fo=11, routed)          0.138     1.754    Crossbar4/out2/P3/out[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  Crossbar4/out2/P3/output_cmd_i_1/O
                         net (fo=1, routed)           0.000     1.799    Crossbar4/out2/P3_n_3
    SLICE_X52Y32         FDRE                                         r  Crossbar4/out2/output_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.831     1.989    Crossbar4/out2/clk
    SLICE_X52Y32         FDRE                                         r  Crossbar4/out2/output_cmd_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.121     1.609    Crossbar4/out2/output_cmd_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.900 }
Period(ns):         15.787
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.787      13.632     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X50Y32    Crossbar4/A0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X50Y32    Crossbar4/A0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X48Y33    Crossbar4/A1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X48Y33    Crossbar4/A1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X49Y33    Crossbar4/A2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X49Y33    Crossbar4/A2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X48Y33    Crossbar4/A3_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X48Y33    Crossbar4/A3_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.787      14.787     SLICE_X46Y35    Crossbar4/RR_Arbiter_unit/RR0/ArbR_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X48Y33    Crossbar4/A1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X48Y33    Crossbar4/A1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X49Y33    Crossbar4/A2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X49Y33    Crossbar4/A2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X48Y33    Crossbar4/A3_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X48Y33    Crossbar4/A3_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X49Y37    Crossbar4/RR_Arbiter_unit/RR1/arbiter_answer_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X49Y37    Crossbar4/RR_Arbiter_unit/RR1/arbiter_answer_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         7.887       7.387      SLICE_X48Y37    Crossbar4/RR_Arbiter_unit/RR1/arbiter_answer_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.887       7.387      SLICE_X51Y37    Crossbar4/out1/C_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X50Y32    Crossbar4/A0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X50Y32    Crossbar4/A0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X46Y35    Crossbar4/RR_Arbiter_unit/RR0/ArbR_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X49Y37    Crossbar4/RR_Arbiter_unit/RR1/arbiter_answer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X49Y37    Crossbar4/RR_Arbiter_unit/RR1/arbiter_answer_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         7.900       7.400      SLICE_X48Y37    Crossbar4/RR_Arbiter_unit/RR1/arbiter_answer_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X46Y36    Crossbar4/RR_Arbiter_unit/addr_cut_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X49Y32    Crossbar4/in0/result_ack_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X39Y34    Crossbar4/out0/P1/NState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.900       7.400      SLICE_X42Y33    Crossbar4/out0/P2/GO_ack_reg/C



