// Seed: 4271306
module module_0 (
    output reg id_0,
    input id_1
);
  assign id_0 = 1;
  always @(negedge id_1 or id_1 - 1) begin
    id_0 <= 1;
  end
  reg id_2;
  assign id_2 = 1'b0;
  logic id_3;
  initial
    #(1) begin
      id_0 <= id_2;
    end
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
