DW_SPI_RXFLR	,	V_21
parent	,	V_153
"fail to start queue (%d)\n"	,	L_32
DW_SPI_DR	,	V_46
"%s\n"	,	L_20
tx_dma	,	V_64
chip_select	,	V_134
spin_lock_init	,	F_55
dma_addr_t	,	V_161
prev	,	V_73
SPI_TMOD_TR	,	V_128
dma_width	,	V_118
msleep	,	F_62
SPI_TMOD_TO	,	V_130
min3	,	F_13
len	,	V_8
"mrst_spi"	,	L_18
dev	,	V_81
START_STATE	,	V_142
dw_spi_remove_host	,	F_75
SPI_INT_RXOI	,	V_88
tx_end	,	V_36
state	,	V_77
spi_message	,	V_48
devm_spi_register_master	,	F_73
cur_msg	,	V_50
unlikely	,	F_37
"CTRL1: \t\t0x%08x\n"	,	L_4
last_transfer	,	V_66
__user	,	T_2
dw_spi_irq	,	F_34
SPI_FRF_OFFSET	,	V_123
EIO	,	V_115
"dw_spi_remove: workqueue will not complete, message memory not freed\n"	,	L_31
"CTRL0: \t\t0x%08x\n"	,	L_3
chip_info	,	V_147
next_transfer	,	F_19
loff_t	,	T_4
rx_dma	,	V_65
rx_end	,	V_40
dma_addr	,	V_160
"problem registering spi master\n"	,	L_30
dw_spi_suspend_host	,	F_76
destroy_workqueue	,	F_64
"DMARDLR: \t0x%08x\n"	,	L_17
paddr	,	V_162
GFP_KERNEL	,	V_12
dw_spi_setup	,	F_49
device	,	V_157
SPI_CPOL	,	V_168
spi_master_get_devdata	,	F_47
EINPROGRESS	,	V_144
trans	,	V_52
max_freq	,	V_113
dws	,	V_6
txint_level	,	V_109
actual_length	,	V_84
ssize_t	,	T_1
IRQ_NONE	,	V_97
DW_SPI_SSIENR	,	V_15
rx	,	V_41
controller_data	,	V_148
early_exit	,	V_116
list_del_init	,	F_44
destroy_queue	,	F_63
spi_umask_intr	,	F_33
DW_SPI_SR	,	V_22
min	,	F_15
DW_SPI_CTRL0	,	V_13
DW_SPI_CTRL1	,	V_14
EBUSY	,	V_154
giveback	,	F_22
num_chipselect	,	V_171
fifo_len	,	V_39
INIT_WORK	,	F_57
DW_SPI_IMR	,	V_23
chip	,	V_106
dw_spi_cleanup	,	F_52
u8	,	V_45
tx_left	,	V_33
irq	,	V_95
"BAUDR: \t\t0x%08x\n"	,	L_7
dw_spi_transfer	,	F_46
spi_device	,	V_103
MRST_SPI_DEASSERT	,	V_76
buf	,	V_7
txw	,	V_44
spi_master_set_devdata	,	F_72
DW_SPI_DMACR	,	V_25
dma_mapped	,	V_70
"SER: \t\t0x%08x\n"	,	L_6
tx_buf	,	V_119
tmode	,	V_126
tx	,	V_37
rxtx_gap	,	V_35
run	,	V_139
INIT_LIST_HEAD	,	F_54
clk_div	,	V_110
irq_status	,	V_86
max_speed_hz	,	V_151
interrupt_transfer	,	F_31
spi_chip_sel	,	F_41
ret	,	V_9
"TXFLR: \t\t0x%08x\n"	,	L_10
"DMA init failed\n"	,	L_27
tx_threshold	,	V_150
spi_get_ctldata	,	F_45
count	,	V_3
transfer_handler	,	V_98
QUEUE_STOPPED	,	V_140
spin_unlock_irqrestore	,	F_25
DW_SPI_TXFLTR	,	V_18
"SSIENR: \t0x%08x\n"	,	L_5
name	,	V_163
cs_change	,	V_74
rx_max	,	F_14
DW_SPI_TXOICR	,	V_90
DW_SPI_DMATDLR	,	V_26
dw_writer	,	F_16
next	,	V_55
work_struct	,	V_136
rx_threshold	,	V_149
BUG_ON	,	F_67
printk	,	F_39
tasklet_init	,	F_56
"problem initializing queue\n"	,	L_28
SPI_TMOD_RO	,	V_129
speed	,	V_111
SPI_BPW_MASK	,	F_70
dev_err	,	F_28
"problem starting queue\n"	,	L_29
"=================================\n"	,	L_2
debugfs_create_dir	,	F_7
kzalloc	,	F_2
create_singlethread_workqueue	,	F_58
rx_left	,	V_42
dw_spi_xfer_done	,	F_30
enable_dma	,	V_62
init_queue	,	F_53
fifo	,	V_156
simple_read_from_buffer	,	F_4
previous	,	V_102
cs_control	,	V_75
poll_transfer	,	F_35
dma_exit	,	V_178
message	,	V_100
rxw	,	V_47
speed_hz	,	V_114
spi_set_ctldata	,	F_51
list_entry	,	F_20
setup	,	V_174
dw_spi_add_host	,	F_66
err_free_master	,	V_166
dw_writew	,	F_17
RUNNING_STATE	,	V_57
err_diable_hw	,	V_176
ENOMEM	,	V_29
dma_transfer	,	V_135
is_dma_mapped	,	V_59
"TXFTLR: \t0x%08x\n"	,	L_8
prev_chip	,	V_69
list_empty	,	F_43
SPI_REGS_BUFSIZE	,	V_11
bus_num	,	V_164
spi_master_put	,	F_74
int_error_stop	,	F_26
spi_master	,	V_158
context	,	V_79
lock	,	V_68
SPI_CPHA	,	V_169
dma_init	,	V_175
"RXFLR: \t\t0x%08x\n"	,	L_11
dw_spi_resume_host	,	F_77
templen	,	V_133
DW_SPI_ISR	,	V_24
work	,	V_137
bits	,	V_107
"RXFTLR: \t0x%08x\n"	,	L_9
spi_hw_init	,	F_65
IRQ_HANDLED	,	V_93
imask	,	V_108
err_queue_alloc	,	V_177
"MRST SPI0 registers:\n"	,	L_1
SPI_MODE_OFFSET	,	V_125
SSI_MOTO_SPI	,	V_159
tx_room	,	V_34
status	,	V_85
"SR: \t\t0x%08x\n"	,	L_12
"ISR: \t\t0x%08x\n"	,	L_14
debugfs_remove_recursive	,	F_10
private_data	,	V_10
kfree	,	F_5
flags	,	V_67
debugfs_create_file	,	F_8
pump_transfers	,	V_83
list_add_tail	,	F_48
poll_mode	,	V_132
file	,	V_1
mode_bits	,	V_167
transfers	,	V_56
DW_SPI_RXUICR	,	V_92
bits_per_word	,	V_122
chip_data	,	V_105
u16	,	T_6
SPI_INT_TXOI	,	V_87
dw_spi	,	V_5
workqueue	,	V_71
DW_SPI_DMARDLR	,	V_27
spi_enable_chip	,	F_27
ESHUTDOWN	,	V_143
max	,	V_43
mrst_spi_debugfs_init	,	F_6
SPI_INT_RXUI	,	V_89
dw_readl	,	F_3
"DMATDLR: \t0x%08x\n"	,	L_16
mrst_spi_regs_ops	,	V_32
DW_SPI_TXFLR	,	V_20
DONE_STATE	,	V_58
delay_usecs	,	V_117
EINVAL	,	V_152
"dw_spi%d"	,	L_25
stop_queue	,	F_61
dw_readw	,	F_12
udelay	,	F_38
complete	,	V_78
ERROR_STATE	,	V_82
"IMR: \t\t0x%08x\n"	,	L_13
"registers"	,	L_19
queue	,	V_138
dw_spi_chip	,	V_146
DW_SPI_RXFLTR	,	V_19
msg	,	V_49
transfer_list	,	V_54
DW_SPI_RXOICR	,	V_91
debugfs	,	V_28
spi_mask_intr	,	F_32
data	,	V_99
size_t	,	T_3
mode	,	V_124
SPI_TMOD_MASK	,	V_131
num_cs	,	V_172
tx_max	,	F_11
u32	,	T_5
SPI_INT_TXEI	,	V_94
dma_ops	,	V_63
limit	,	V_155
pump_messages	,	V_72
"MRST SPI0: unsupported"	,	L_22
cur_transfer	,	V_53
tasklet_schedule	,	F_29
cr0	,	V_112
spi_show_regs	,	F_1
S_IRUGO	,	V_31
spi_transfer	,	V_51
rx_buf	,	V_120
S_IFREG	,	V_30
spi	,	V_104
transfer	,	V_101
"freq: %dHz\n"	,	L_23
SPI_TMOD_OFFSET	,	V_127
spin_lock_irqsave	,	F_23
cleanup	,	V_173
"can not get IRQ\n"	,	L_26
devm_kzalloc	,	F_50
DW_SPI_SER	,	V_16
ppos	,	V_4
cur_chip	,	V_61
mrst_spi_debugfs_remove	,	F_9
dma_inited	,	V_60
busy	,	V_141
IRQF_SHARED	,	V_165
user_buf	,	V_2
DW_SPI_BAUDR	,	V_17
dev_name	,	F_59
start_queue	,	F_60
QUEUE_RUNNING	,	V_145
spi_set_clk	,	F_40
irqreturn_t	,	T_7
dev_warn	,	F_71
"interrupt_transfer: fifo overrun/underrun"	,	L_21
map_dma_buffers	,	F_21
bits_per_word_mask	,	V_170
master	,	V_80
dev_id	,	V_96
queue_work	,	F_24
container_of	,	F_42
dw_reader	,	F_18
KERN_ERR	,	V_121
"No max speed HZ parameter\n"	,	L_24
"DMACR: \t\t0x%08x\n"	,	L_15
n_bytes	,	V_38
cpu_relax	,	F_36
spi_alloc_master	,	F_68
devm_request_irq	,	F_69
