
==============================================================================
XRT Build Version: 2.7.766 (2020.1_PU1)
       Build Date: 2020-08-17 16:52:05
          Hash ID: 19bc791a7d9b54ecc23644649c3ea2c2ea31821c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.7.766
   Kernels:                kernel_gelinearsolver_0
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          90d44f98-ff4a-4d43-b51d-ec2e7bacf7da
   UUID (IINTF):           862c7020a250293e32036f19956669e5
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          xilinx_u50_gen3x16_xdma_201920_3
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: kernel_gelinearsolver_0

Definition
----------
   Signature: kernel_gelinearsolver_0 (unsigned int na, void* dataA, void* dataB)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_gelinearsolver_0_1
   Base Address: 0x0

   Argument:          na
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          dataA
   Register Offset:   0x18
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          dataB
   Register Offset:   0x24
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ -t hw_emu --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --save-temps --config conn_u50.ini -I/home/jacksoncd/solver-acceleration/linear_solver_lib/solver//L2/tests/gelinearsolver -I/home/jacksoncd/solver-acceleration/linear_solver_lib/solver//L2/include -I/home/jacksoncd/solver-acceleration/linear_solver_lib/solver//ext --temp_dir build_dir.hw_emu.xilinx_u50_gen3x16_xdma_201920_3 --report_dir /home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/tests/gelinearsolver/reports/_build.hw_emu.xilinx_u50_gen3x16_xdma_201920_3/kernel_gelinearsolver -l --optimize 2 --jobs 8 -obuild_dir.hw_emu.xilinx_u50_gen3x16_xdma_201920_3/kernel_gelinearsolver.xclbin _x_temp.hw_emu.xilinx_u50_gen3x16_xdma_201920_3/kernel_gelinearsolver_0.xo 
   Options:       -t hw_emu
                  --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
                  --save-temps
                  --config conn_u50.ini
                  -I/home/jacksoncd/solver-acceleration/linear_solver_lib/solver//L2/tests/gelinearsolver
                  -I/home/jacksoncd/solver-acceleration/linear_solver_lib/solver//L2/include
                  -I/home/jacksoncd/solver-acceleration/linear_solver_lib/solver//ext
                  --temp_dir build_dir.hw_emu.xilinx_u50_gen3x16_xdma_201920_3
                  --report_dir /home/jacksoncd/solver-acceleration/linear_solver_lib/solver/L2/tests/gelinearsolver/reports/_build.hw_emu.xilinx_u50_gen3x16_xdma_201920_3/kernel_gelinearsolver
                  -l
                  --optimize 2
                  --jobs 8
                  -obuild_dir.hw_emu.xilinx_u50_gen3x16_xdma_201920_3/kernel_gelinearsolver.xclbin _x_temp.hw_emu.xilinx_u50_gen3x16_xdma_201920_3/kernel_gelinearsolver_0.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
