
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version Q-2019.12 for linux64 - Nov 26, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/t107360216/.synopsys_dv_prefs.tcl
#Read All Files
read_file -format verilog  LBP.v
Loading db file '/home/t107360216/Desktop/cell_lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/home/t107360216/Desktop/cell_lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/t107360216/Desktop/qiyou/2016_LBP/LBP.v
Warning:  /home/t107360216/Desktop/qiyou/2016_LBP/LBP.v:102: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/t107360216/Desktop/qiyou/2016_LBP/LBP.v:103: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 39 in file
	'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LBP line 33 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     c_state_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 50 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 57 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    gray_req_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 63 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    gray_addr_reg    | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|    gray_addr_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 81 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  center_pixel_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 87 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lbp_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 93 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lbp_addr_reg     | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 98 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lbp_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LBP line 109 in file
		'/home/t107360216/Desktop/qiyou/2016_LBP/LBP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     finish_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/t107360216/Desktop/qiyou/2016_LBP/LBP.db:LBP'
Loaded 1 design.
Current design is 'LBP'.
LBP
current_design LBP
Current design is 'LBP'.
{LBP}
link

  Linking design 'LBP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  LBP                         /home/t107360216/Desktop/qiyou/2016_LBP/LBP.db
  slow (library)              /home/t107360216/Desktop/cell_lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db
  fast (library)              /home/t107360216/Desktop/cell_lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose LBP.sdc
# operating conditions and boundary conditions #
set cycle  10         ;#clock period defined by designer
10
create_clock -period $cycle [get_ports  clk]
1
set_dont_touch_network      [get_clocks clk]
1
set_clock_uncertainty  0.1  [get_clocks clk]
1
set_clock_latency      0.5  [get_clocks clk]
1
set_input_delay  5      -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay 0.5    -clock clk [all_outputs] 
1
set_load         1     [all_outputs]
1
set_drive        1     [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12
Date:        Fri Mar  3 00:10:26 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              13
    Cells do not drive (LINT-1)                                    13
--------------------------------------------------------------------------------

Warning: In design 'LBP', cell 'C626' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C653' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C654' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C655' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C656' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C657' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C658' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C664' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C666' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C669' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C676' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C687' does not drive any nets. (LINT-1)
Warning: In design 'LBP', cell 'C688' does not drive any nets. (LINT-1)
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#Synthesis all design
#compile -map_effort high -area_effort high
#compile -map_effort high -area_effort high -inc
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design LBP has different process,
voltage and temperatures parameters than the parameters at which target library 
fast is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'LBP'
Information: Added key list 'DesignWare' to design 'LBP'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'LBP_DW01_add_0'
  Processing 'LBP_DW01_add_1'
  Mapping 'DW_leftsh'
  Mapping 'LBP_DW_cmp_0'
  Processing 'LBP_DW01_add_2'
  Processing 'LBP_DW01_sub_0'
  Processing 'LBP_DW01_sub_1'
  Mapping 'LBP_DW_cmp_1'
  Processing 'LBP_DW01_add_3'
  Processing 'LBP_DW01_add_4'
  Processing 'LBP_DW01_inc_0_DW01_inc_1'
  Processing 'LBP_DW01_sub_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Loading db file '/home/t107360216/Desktop/cell_lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   10595.2      0.00       0.0      59.7                          
    0:00:04   10595.2      0.00       0.0      59.7                          
    0:00:04   10595.2      0.00       0.0      59.7                          
    0:00:04   10595.2      0.00       0.0      59.7                          
    0:00:04   10595.2      0.00       0.0      59.7                          
    0:00:04    5971.5      0.51       3.8      58.9                          
    0:00:04    5990.1      0.00       0.0      58.9                          
    0:00:04    5954.5      0.19       1.4      58.9                          
    0:00:05    5971.5      0.06       0.4      58.9                          
    0:00:05    5979.9      0.00       0.0      58.9                          
    0:00:05    5979.9      0.00       0.0      58.9                          
    0:00:05    5979.9      0.00       0.0      58.9                          
    0:00:05    5979.9      0.00       0.0      58.9                          
    0:00:05    6013.9      0.00       0.0       2.3                          
    0:00:05    6015.6      0.00       0.0       0.0                          
    0:00:05    6015.6      0.00       0.0       0.0                          
    0:00:05    6015.6      0.00       0.0       0.0                          
    0:00:05    6015.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    6015.6      0.00       0.0       0.0                          
    0:00:05    6015.6      0.00       0.0       0.0                          
    0:00:05    5995.2      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    5995.2      0.00       0.0       0.0                          
    0:00:05    6000.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    6000.3      0.00       0.0       0.0                          
    0:00:05    6000.3      0.00       0.0       0.0                          
    0:00:05    5952.8      0.00       0.0       0.0                          
    0:00:05    5939.2      0.00       0.0       0.0                          
    0:00:05    5930.7      0.00       0.0       0.0                          
    0:00:05    5927.3      0.00       0.0       0.0                          
    0:00:05    5927.3      0.00       0.0       0.0                          
    0:00:05    5927.3      0.00       0.0       0.0                          
    0:00:05    5927.3      0.00       0.0       0.0                          
    0:00:05    5900.2      0.02       0.1       0.0                          
    0:00:05    5900.2      0.02       0.1       0.0                          
    0:00:05    5900.2      0.02       0.1       0.0                          
    0:00:05    5900.2      0.02       0.1       0.0                          
    0:00:05    5900.2      0.02       0.1       0.0                          
    0:00:05    5900.2      0.02       0.1       0.0                          
    0:00:05    5901.9      0.00       0.0       0.0                          
Loading db file '/home/t107360216/Desktop/cell_lib/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -format ddc     -hierarchy -output "LBP_syn.ddc"
Writing ddc file 'LBP_syn.ddc'.
1
write_sdf -version 1.0  LBP_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/t107360216/Desktop/qiyou/2016_LBP/LBP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output LBP_syn.v
Writing verilog file '/home/t107360216/Desktop/qiyou/2016_LBP/LBP_syn.v'.
1
report_area > area.log
report_timing > timing.log
report_qor   >  LBP_syn.qor
design_vision> Current design is 'LBP'.
4.1
Current design is 'LBP'.
design_vision> design_vision> exit

Thank you...
