library ieee;
use ieee.std_logic_1164.all;

entity mux_2to1 is
port ( 
	logic_in0, logic_in1							: in std_logic_vector(3 downto 0);
	mux_select									   : in std_logic_vector(1 downto 0);
	logic_out					    				: out std_logic_vector(3 downto 0) --the hex ouput
);	
end mux_2to1;

architecture mux_logic of mux_2to1 is

begin 

 -- for multiplexing of four hex input busses
 with mux_select(1 downto 0) select
 logic_out <= logic_in0 when "0",
				  logic_in1 when "1";
				
end mux_logic;