###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6682   # Number of WRITE/WRITEP commands
num_reads_done                 =       872561   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       741891   # Number of read row buffer hits
num_read_cmds                  =       872564   # Number of READ/READP commands
num_writes_done                =         6686   # Number of read requests issued
num_write_row_hits             =         2277   # Number of write row buffer hits
num_act_cmds                   =       135588   # Number of ACT commands
num_pre_cmds                   =       135560   # Number of PRE commands
num_ondemand_pres              =       114410   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9373939   # Cyles of rank active rank.0
rank_active_cycles.1           =      9085073   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       626061   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       914927   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       815714   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16681   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9144   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8254   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2516   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1996   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2533   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3429   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          797   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          284   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17909   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            5   # Write cmd latency (cycles)
write_latency[80-99]           =            6   # Write cmd latency (cycles)
write_latency[100-119]         =           12   # Write cmd latency (cycles)
write_latency[120-139]         =           11   # Write cmd latency (cycles)
write_latency[140-159]         =           19   # Write cmd latency (cycles)
write_latency[160-179]         =           26   # Write cmd latency (cycles)
write_latency[180-199]         =           34   # Write cmd latency (cycles)
write_latency[200-]            =         6565   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       331579   # Read request latency (cycles)
read_latency[40-59]            =       113788   # Read request latency (cycles)
read_latency[60-79]            =        87079   # Read request latency (cycles)
read_latency[80-99]            =        51707   # Read request latency (cycles)
read_latency[100-119]          =        40286   # Read request latency (cycles)
read_latency[120-139]          =        36654   # Read request latency (cycles)
read_latency[140-159]          =        27620   # Read request latency (cycles)
read_latency[160-179]          =        22975   # Read request latency (cycles)
read_latency[180-199]          =        18987   # Read request latency (cycles)
read_latency[200-]             =       141884   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.33565e+07   # Write energy
read_energy                    =  3.51818e+09   # Read energy
act_energy                     =  3.70969e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.00509e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.39165e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84934e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66909e+09   # Active standby energy rank.1
average_read_latency           =      125.932   # Average read request latency (cycles)
average_interarrival           =      11.3732   # Average request interarrival latency (cycles)
total_energy                   =  1.68852e+10   # Total energy (pJ)
average_power                  =      1688.52   # Average power (mW)
average_bandwidth              =      7.50291   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         7280   # Number of WRITE/WRITEP commands
num_reads_done                 =       949418   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       772835   # Number of read row buffer hits
num_read_cmds                  =       949421   # Number of READ/READP commands
num_writes_done                =         7293   # Number of read requests issued
num_write_row_hits             =         2223   # Number of write row buffer hits
num_act_cmds                   =       182362   # Number of ACT commands
num_pre_cmds                   =       182340   # Number of PRE commands
num_ondemand_pres              =       160145   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9204815   # Cyles of rank active rank.0
rank_active_cycles.1           =      9197157   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       795185   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       802843   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       894553   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16246   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9121   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7596   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2493   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1960   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2639   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3328   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          734   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          273   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17846   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =           10   # Write cmd latency (cycles)
write_latency[100-119]         =           13   # Write cmd latency (cycles)
write_latency[120-139]         =           19   # Write cmd latency (cycles)
write_latency[140-159]         =           16   # Write cmd latency (cycles)
write_latency[160-179]         =           25   # Write cmd latency (cycles)
write_latency[180-199]         =           42   # Write cmd latency (cycles)
write_latency[200-]            =         7146   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       304560   # Read request latency (cycles)
read_latency[40-59]            =       119753   # Read request latency (cycles)
read_latency[60-79]            =       107944   # Read request latency (cycles)
read_latency[80-99]            =        62536   # Read request latency (cycles)
read_latency[100-119]          =        49749   # Read request latency (cycles)
read_latency[120-139]          =        45604   # Read request latency (cycles)
read_latency[140-159]          =        33842   # Read request latency (cycles)
read_latency[160-179]          =        27398   # Read request latency (cycles)
read_latency[180-199]          =        22854   # Read request latency (cycles)
read_latency[200-]             =       175175   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.63418e+07   # Write energy
read_energy                    =  3.82807e+09   # Read energy
act_energy                     =  4.98942e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.81689e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.85365e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7438e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73903e+09   # Active standby energy rank.1
average_read_latency           =      137.041   # Average read request latency (cycles)
average_interarrival           =      10.4516   # Average request interarrival latency (cycles)
total_energy                   =  1.73179e+10   # Total energy (pJ)
average_power                  =      1731.79   # Average power (mW)
average_bandwidth              =      8.16393   # Average bandwidth
