PPA Report for bus_width_display_codec.v (Module: bus_width_display_codec)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 21
FF Count: 20
IO Count: 42
Cell Count: 138

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 674.76 MHz
Reg-to-Reg Critical Path Delay: 1.108 ns

POWER METRICS:
-------------
Total Power Consumption: 0.457 W
