Active-HDL 13.0.376.8320 2023-05-19 10:31:01

Elaboration top modules:
Architecture                  assign_sextant(mask_tb)


---------------------------------------------------------------------------------------------
Entity   | Architecture   | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
mask_tb  | assign_sextant | mask    |      | 13.0.376.8320 (Windows64) | -O3
mask     | assign_sextant | mask    |      | 13.0.376.8320 (Windows64) | -O3
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
VHDL Package              | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
standard                  | std     |      |                           | <unavailable>
MATH_REAL                 | ieee    |      | 13.0.376.8320 (Windows64) | <unavailable>
TEXTIO                    | std     |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164            | ieee    |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD               | ieee    |      | 13.0.376.8320 (Windows64) |  -2008
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                   | Comment
---------------------------------------------------------------------------------------------
ieee                      | Standard IEEE packages library
mask                      | None
std                       | Standard VHDL library
---------------------------------------------------------------------------------------------
