{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574262852292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574262852293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 16:14:12 2019 " "Processing started: Wed Nov 20 16:14:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574262852293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262852293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diffusion2d -c board " "Command: quartus_map --read_settings_files=on --write_settings_files=off diffusion2d -c board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262852293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574262852545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574262852546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram/synthesis/testram.v 1 1 " "Found 1 design units, including 1 entities, in source file testram/synthesis/testram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testram " "Found entity 1: testram" {  } { { "testram/synthesis/testram.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/testram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858588 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_external_memory_bfm.sv(209) " "Verilog HDL information at altera_external_memory_bfm.sv(209): always construct contains both blocking and non-blocking assignments" {  } { { "testram/synthesis/submodules/altera_external_memory_bfm.sv" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.sv" 209 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574262858589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram/synthesis/submodules/altera_external_memory_bfm.sv 1 1 " "Found 1 design units, including 1 entities, in source file testram/synthesis/submodules/altera_external_memory_bfm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_external_memory_bfm " "Found entity 1: altera_external_memory_bfm" {  } { { "testram/synthesis/submodules/altera_external_memory_bfm.sv" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858590 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "board.v(26) " "Verilog HDL syntax warning at board.v(26): extra block comment delimiter characters /* within block comment" {  } { { "board.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v" 26 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574262858590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 1 1 " "Found 1 design units, including 1 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgadll " "Found entity 1: vgadll" {  } { { "vgadll.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 2 2 " "Found 2 design units, including 2 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858592 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858592 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sram_test.v(35) " "Verilog HDL information at sram_test.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "sram_test.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574262858592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_test " "Found entity 1: sram_test" {  } { { "sram_test.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 3 3 " "Found 3 design units, including 3 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tram " "Found entity 1: tram" {  } { { "testbench.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858593 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_port_ram " "Found entity 2: single_port_ram" {  } { { "testbench.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858593 ""} { "Info" "ISGN_ENTITY_NAME" "3 testbench " "Found entity 3: testbench" {  } { { "testbench.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTL_CLK controller.v(88) " "Verilog HDL Implicit Net warning at controller.v(88): created implicit net for \"VGA_CTL_CLK\"" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cdt_chipselect testbench.v(102) " "Verilog HDL Implicit Net warning at testbench.v(102): created implicit net for \"cdt_chipselect\"" {  } { { "testbench.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cdt_byteenable testbench.v(103) " "Verilog HDL Implicit Net warning at testbench.v(103): created implicit net for \"cdt_byteenable\"" {  } { { "testbench.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574262858690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 20 controller.v(159) " "Verilog HDL assignment warning at controller.v(159): truncated value with size 42 to match size of target (20)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 20 controller.v(164) " "Verilog HDL assignment warning at controller.v(164): truncated value with size 42 to match size of target (20)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(165) " "Verilog HDL assignment warning at controller.v(165): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 20 controller.v(169) " "Verilog HDL assignment warning at controller.v(169): truncated value with size 42 to match size of target (20)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(170) " "Verilog HDL assignment warning at controller.v(170): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 20 controller.v(174) " "Verilog HDL assignment warning at controller.v(174): truncated value with size 42 to match size of target (20)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(175) " "Verilog HDL assignment warning at controller.v(175): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858693 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(186) " "Verilog HDL assignment warning at controller.v(186): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858694 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(187) " "Verilog HDL assignment warning at controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858694 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 10 controller.v(205) " "Verilog HDL assignment warning at controller.v(205): truncated value with size 31 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858694 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 10 controller.v(206) " "Verilog HDL assignment warning at controller.v(206): truncated value with size 31 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858694 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 controller.v(212) " "Verilog HDL assignment warning at controller.v(212): truncated value with size 32 to match size of target (9)" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858694 "|controller"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "VGA_VS controller.v(19) " "Verilog HDL Module Declaration warning at controller.v(19): port \"VGA_VS\" already exists in the list of ports" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 19 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1574262858696 "|controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO controller.v(25) " "Output port \"GPIO\" at controller.v(25) has no driver" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574262858697 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:rd " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:rd\"" {  } { { "controller.v" "rd" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:vga\"" {  } { { "controller.v" "vga" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(106) " "Verilog HDL assignment warning at VGA_Controller.v(106): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858728 "|testbench|controller:ctrl|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(107) " "Verilog HDL assignment warning at VGA_Controller.v(107): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858728 "|testbench|controller:ctrl|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(108) " "Verilog HDL assignment warning at VGA_Controller.v(108): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574262858728 "|testbench|controller:ctrl|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgadll vgadll:pll " "Elaborating entity \"vgadll\" for hierarchy \"vgadll:pll\"" {  } { { "controller.v" "pll" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vgadll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vgadll:pll\|altpll:altpll_component\"" {  } { { "vgadll.v" "altpll_component" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgadll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vgadll:pll\|altpll:altpll_component\"" {  } { { "vgadll.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgadll:pll\|altpll:altpll_component " "Instantiated megafunction \"vgadll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1080 " "Parameter \"clk1_divide_by\" = \"1080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1007 " "Parameter \"clk1_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vgadll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vgadll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262858766 ""}  } { { "vgadll.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574262858766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgadll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgadll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgadll_altpll " "Found entity 1: vgadll_altpll" {  } { { "db/vgadll_altpll.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/db/vgadll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262858799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262858799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgadll_altpll vgadll:pll\|altpll:altpll_component\|vgadll_altpll:auto_generated " "Elaborating entity \"vgadll_altpll\" for hierarchy \"vgadll:pll\|altpll:altpll_component\|vgadll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/oliver/intelFPGA_lite_19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262858800 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574262859285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[36\] GND " "Pin \"GPIO\[36\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[37\] GND " "Pin \"GPIO\[37\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[38\] GND " "Pin \"GPIO\[38\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[39\] GND " "Pin \"GPIO\[39\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262859394 "|controller|GPIO[39]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574262859394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574262859472 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574262859999 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_external_memory_bfm 35 " "Ignored 35 assignments for entity \"altera_external_memory_bfm\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574262860010 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "testram 22 " "Ignored 22 assignments for entity \"testram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity testram -sip testram/simulation/testram.sip -library lib_testram " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity testram -sip testram/simulation/testram.sip -library lib_testram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574262860011 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 19.1 -entity testram -sip testram/simulation/testram.sip -library lib_testram " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity testram -sip testram/simulation/testram.sip -library lib_testram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574262860011 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity testram -sip testram/simulation/testram.sip -library lib_testram " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity testram -sip testram/simulation/testram.sip -library lib_testram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574262860011 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574262860011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/output_files/board.map.smsg " "Generated suppressed messages file /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/output_files/board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262860029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574262860165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262860165 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "controller.v" "" { Text "/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574262860222 "|controller|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574262860222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "568 " "Implemented 568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574262860222 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574262860222 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574262860222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574262860222 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574262860222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574262860222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1037 " "Peak virtual memory: 1037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574262860231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 16:14:20 2019 " "Processing ended: Wed Nov 20 16:14:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574262860231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574262860231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574262860231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262860231 ""}
