

================================================================
== Vitis HLS Report for 'maxp2d_6272u_2u_2u_s'
================================================================
* Date:           Tue Oct 18 21:15:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.112 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6279|     6279|  62.790 us|  62.790 us|  6279|  6279|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_390_1  |     6277|     6277|         7|          1|          1|  6272|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     170|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      81|    -|
|Register             |        -|     -|      667|     128|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      667|     379|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U505  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U506  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U507  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U508  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U509  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U510  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U511  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U512  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |w_2_fu_138_p2                     |         +|   0|  0|  20|          13|           1|
    |ap_condition_190                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln390_fu_132_p2              |      icmp|   0|  0|  12|          13|          12|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |        or|   0|  0|   2|           1|           1|
    |grp_fu_100_p1                     |    select|   0|  0|  32|           1|          32|
    |grp_fu_104_p1                     |    select|   0|  0|  32|           1|          32|
    |grp_fu_96_p1                      |    select|   0|  0|  32|           1|          32|
    |max_7_fu_222_p3                   |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 170|          35|         147|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_w_1                       |   9|          2|   13|         26|
    |maxp2d_32_activations_window_stream_blk_n  |   9|          2|    1|          2|
    |maxp2d_32_f_map_out131_blk_n               |   9|          2|    1|          2|
    |maxp2d_32_feature_map_stream124_blk_n      |   9|          2|    1|          2|
    |maxp2d_32_window_stream_blk_n              |   9|          2|    1|          2|
    |real_start                                 |   9|          2|    1|          2|
    |w_fu_60                                    |   9|          2|   13|         26|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  81|         18|   33|         66|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |max_1_reg_290                        |  32|   0|   32|          0|
    |max_3_reg_303                        |  32|   0|   32|          0|
    |max_4_reg_296                        |  32|   0|   32|          0|
    |max_5_reg_316                        |  32|   0|   32|          0|
    |max_6_reg_309                        |  32|   0|   32|          0|
    |max_7_reg_322                        |  32|   0|   32|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |temp_window_elements_2_reg_283       |  32|   0|   32|          0|
    |temp_window_elements_reg_276         |  32|   0|   32|          0|
    |trunc_ln145_1_reg_271                |  32|   0|   32|          0|
    |trunc_ln145_9_reg_261                |  32|   0|   32|          0|
    |trunc_ln145_s_reg_266                |  32|   0|   32|          0|
    |trunc_ln145_s_reg_266_pp0_iter2_reg  |  32|   0|   32|          0|
    |w_fu_60                              |  13|   0|   13|          0|
    |max_4_reg_296                        |  64|  32|   32|          0|
    |temp_window_elements_2_reg_283       |  64|  32|   32|          0|
    |temp_window_elements_reg_276         |  64|  32|   32|          0|
    |trunc_ln145_1_reg_271                |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 667| 128|  539|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                              |   in|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|ap_rst                                              |   in|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|ap_start                                            |   in|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|start_full_n                                        |   in|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|ap_done                                             |  out|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|ap_continue                                         |   in|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|ap_idle                                             |  out|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|ap_ready                                            |  out|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|start_out                                           |  out|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|start_write                                         |  out|    1|  ap_ctrl_hs|                maxp2d<6272u, 2u, 2u>|  return value|
|maxp2d_32_window_stream_dout                        |   in|  128|     ap_fifo|              maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_num_data_valid              |   in|    3|     ap_fifo|              maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_fifo_cap                    |   in|    3|     ap_fifo|              maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_empty_n                     |   in|    1|     ap_fifo|              maxp2d_32_window_stream|       pointer|
|maxp2d_32_window_stream_read                        |  out|    1|     ap_fifo|              maxp2d_32_window_stream|       pointer|
|maxp2d_32_feature_map_stream124_din                 |  out|   32|     ap_fifo|      maxp2d_32_feature_map_stream124|       pointer|
|maxp2d_32_feature_map_stream124_num_data_valid      |   in|    3|     ap_fifo|      maxp2d_32_feature_map_stream124|       pointer|
|maxp2d_32_feature_map_stream124_fifo_cap            |   in|    3|     ap_fifo|      maxp2d_32_feature_map_stream124|       pointer|
|maxp2d_32_feature_map_stream124_full_n              |   in|    1|     ap_fifo|      maxp2d_32_feature_map_stream124|       pointer|
|maxp2d_32_feature_map_stream124_write               |  out|    1|     ap_fifo|      maxp2d_32_feature_map_stream124|       pointer|
|maxp2d_32_activations_window_stream_din             |  out|    4|     ap_fifo|  maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_num_data_valid  |   in|   14|     ap_fifo|  maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_fifo_cap        |   in|   14|     ap_fifo|  maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_full_n          |   in|    1|     ap_fifo|  maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_activations_window_stream_write           |  out|    1|     ap_fifo|  maxp2d_32_activations_window_stream|       pointer|
|maxp2d_32_f_map_out131_din                          |  out|   32|     ap_fifo|               maxp2d_32_f_map_out131|       pointer|
|maxp2d_32_f_map_out131_num_data_valid               |   in|   14|     ap_fifo|               maxp2d_32_f_map_out131|       pointer|
|maxp2d_32_f_map_out131_fifo_cap                     |   in|   14|     ap_fifo|               maxp2d_32_f_map_out131|       pointer|
|maxp2d_32_f_map_out131_full_n                       |   in|    1|     ap_fifo|               maxp2d_32_f_map_out131|       pointer|
|maxp2d_32_f_map_out131_write                        |  out|    1|     ap_fifo|               maxp2d_32_f_map_out131|       pointer|
+----------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

