<stg><name>add</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_V_addr = getelementptr [10 x i4]* %a_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_V_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4">
<![CDATA[
:6  %a_V_load = load i4* %a_V_addr, align 1

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b_V_addr = getelementptr [10 x i4]* %b_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_V_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4">
<![CDATA[
:8  %b_V_load = load i4* %b_V_addr, align 1

]]></Node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_V_addr_1 = getelementptr [10 x i4]* %a_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_V_addr_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4">
<![CDATA[
:10  %a_V_load_1 = load i4* %a_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %b_V_addr_1 = getelementptr [10 x i4]* %b_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_V_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4">
<![CDATA[
:12  %b_V_load_1 = load i4* %b_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4">
<![CDATA[
:6  %a_V_load = load i4* %a_V_addr, align 1

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4">
<![CDATA[
:8  %b_V_load = load i4* %b_V_addr, align 1

]]></Node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4">
<![CDATA[
:10  %a_V_load_1 = load i4* %a_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4">
<![CDATA[
:12  %b_V_load_1 = load i4* %b_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a_V_addr_2 = getelementptr [10 x i4]* %a_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_V_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4">
<![CDATA[
:14  %a_V_load_2 = load i4* %a_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %b_V_addr_2 = getelementptr [10 x i4]* %b_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_V_addr_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4">
<![CDATA[
:16  %b_V_load_2 = load i4* %b_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_V_addr_3 = getelementptr [10 x i4]* %a_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_V_addr_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4">
<![CDATA[
:18  %a_V_load_3 = load i4* %a_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %b_V_addr_3 = getelementptr [10 x i4]* %b_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_V_addr_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4">
<![CDATA[
:20  %b_V_load_3 = load i4* %b_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4">
<![CDATA[
:14  %a_V_load_2 = load i4* %a_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4">
<![CDATA[
:16  %b_V_load_2 = load i4* %b_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4">
<![CDATA[
:18  %a_V_load_3 = load i4* %a_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4">
<![CDATA[
:20  %b_V_load_3 = load i4* %b_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_V_addr_4 = getelementptr [10 x i4]* %a_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_V_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4">
<![CDATA[
:22  %a_V_load_4 = load i4* %a_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %b_V_addr_4 = getelementptr [10 x i4]* %b_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_V_addr_4"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4">
<![CDATA[
:24  %b_V_load_4 = load i4* %b_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %a_V_addr_5 = getelementptr [10 x i4]* %a_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_V_addr_5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4">
<![CDATA[
:26  %a_V_load_5 = load i4* %a_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %b_V_addr_5 = getelementptr [10 x i4]* %b_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_V_addr_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4">
<![CDATA[
:28  %b_V_load_5 = load i4* %b_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:45  %tmp2 = add i4 %a_V_load, %b_V_load

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:46  %tmp4 = add i4 %a_V_load_1, %b_V_load_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:47  %tmp3 = add i4 %tmp4, %b_V_load_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:48  %tmp1 = add i4 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4">
<![CDATA[
:22  %a_V_load_4 = load i4* %a_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4">
<![CDATA[
:24  %b_V_load_4 = load i4* %b_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4">
<![CDATA[
:26  %a_V_load_5 = load i4* %a_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4">
<![CDATA[
:28  %b_V_load_5 = load i4* %b_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_5"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_V_addr_6 = getelementptr [10 x i4]* %a_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_V_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4">
<![CDATA[
:30  %a_V_load_6 = load i4* %a_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_6"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %b_V_addr_6 = getelementptr [10 x i4]* %b_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_V_addr_6"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4">
<![CDATA[
:32  %b_V_load_6 = load i4* %b_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_6"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %a_V_addr_7 = getelementptr [10 x i4]* %a_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_V_addr_7"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4">
<![CDATA[
:34  %a_V_load_7 = load i4* %a_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_7"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %b_V_addr_7 = getelementptr [10 x i4]* %b_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_V_addr_7"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4">
<![CDATA[
:36  %b_V_load_7 = load i4* %b_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_7"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:49  %tmp6 = add i4 %a_V_load_2, %b_V_load_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp8 = add i4 %b_V_load_4, %a_V_load_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:51  %tmp7 = add i4 %tmp8, %a_V_load_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:52  %tmp5 = add i4 %tmp7, %tmp6

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:54  %tmp11 = add i4 %b_V_load_5, %a_V_load_5

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4">
<![CDATA[
:30  %a_V_load_6 = load i4* %a_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_6"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4">
<![CDATA[
:32  %b_V_load_6 = load i4* %b_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4">
<![CDATA[
:34  %a_V_load_7 = load i4* %a_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_7"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4">
<![CDATA[
:36  %b_V_load_7 = load i4* %b_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %a_V_addr_8 = getelementptr [10 x i4]* %a_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_V_addr_8"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4">
<![CDATA[
:38  %a_V_load_8 = load i4* %a_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_8"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %b_V_addr_8 = getelementptr [10 x i4]* %b_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_V_addr_8"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4">
<![CDATA[
:40  %b_V_load_8 = load i4* %b_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_8"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %a_V_addr_9 = getelementptr [10 x i4]* %a_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_V_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4">
<![CDATA[
:42  %a_V_load_9 = load i4* %a_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_9"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %b_V_addr_9 = getelementptr [10 x i4]* %b_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_V_addr_9"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4">
<![CDATA[
:44  %b_V_load_9 = load i4* %b_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_9"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:55  %tmp13 = add i4 %a_V_load_6, %b_V_load_7

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:56  %tmp12 = add i4 %tmp13, %b_V_load_6

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x i4]* %a_V), !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x i4]* %b_V), !map !46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_V), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @add_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4">
<![CDATA[
:38  %a_V_load_8 = load i4* %a_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_8"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4">
<![CDATA[
:40  %b_V_load_8 = load i4* %b_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_8"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4">
<![CDATA[
:42  %a_V_load_9 = load i4* %a_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_V_load_9"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4">
<![CDATA[
:44  %b_V_load_9 = load i4* %b_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="b_V_load_9"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:53  %tmp = add i4 %tmp5, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp10 = add i4 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:58  %tmp15 = add i4 %a_V_load_7, %b_V_load_8

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:59  %tmp17 = add i4 %b_V_load_9, %a_V_load_9

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:60  %tmp16 = add i4 %tmp17, %a_V_load_8

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp14 = add i4 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:62  %tmp9 = add i4 %tmp14, %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:63  %tmp_1_9 = add i4 %tmp9, %tmp

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:64  call void @_ssdm_op_Write.ap_auto.i4P(i4* %out_V, i4 %tmp_1_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
:65  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="104" name="a_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="b_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="out_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="a_V" to="a_V_addr" fromId="104" toId="7">
</dataflow>
<dataflow id="109" from="StgValue_108" to="a_V_addr" fromId="108" toId="7">
</dataflow>
<dataflow id="110" from="StgValue_108" to="a_V_addr" fromId="108" toId="7">
</dataflow>
<dataflow id="111" from="a_V_addr" to="a_V_load" fromId="7" toId="8">
</dataflow>
<dataflow id="112" from="b_V" to="b_V_addr" fromId="105" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_108" to="b_V_addr" fromId="108" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_108" to="b_V_addr" fromId="108" toId="9">
</dataflow>
<dataflow id="115" from="b_V_addr" to="b_V_load" fromId="9" toId="10">
</dataflow>
<dataflow id="116" from="a_V" to="a_V_addr_1" fromId="104" toId="11">
</dataflow>
<dataflow id="117" from="StgValue_108" to="a_V_addr_1" fromId="108" toId="11">
</dataflow>
<dataflow id="119" from="StgValue_118" to="a_V_addr_1" fromId="118" toId="11">
</dataflow>
<dataflow id="120" from="a_V_addr_1" to="a_V_load_1" fromId="11" toId="12">
</dataflow>
<dataflow id="121" from="b_V" to="b_V_addr_1" fromId="105" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_108" to="b_V_addr_1" fromId="108" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_118" to="b_V_addr_1" fromId="118" toId="13">
</dataflow>
<dataflow id="124" from="b_V_addr_1" to="b_V_load_1" fromId="13" toId="14">
</dataflow>
<dataflow id="125" from="a_V_addr" to="a_V_load" fromId="7" toId="15">
</dataflow>
<dataflow id="126" from="b_V_addr" to="b_V_load" fromId="9" toId="16">
</dataflow>
<dataflow id="127" from="a_V_addr_1" to="a_V_load_1" fromId="11" toId="17">
</dataflow>
<dataflow id="128" from="b_V_addr_1" to="b_V_load_1" fromId="13" toId="18">
</dataflow>
<dataflow id="129" from="a_V" to="a_V_addr_2" fromId="104" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_108" to="a_V_addr_2" fromId="108" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_131" to="a_V_addr_2" fromId="131" toId="19">
</dataflow>
<dataflow id="133" from="a_V_addr_2" to="a_V_load_2" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="b_V" to="b_V_addr_2" fromId="105" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_108" to="b_V_addr_2" fromId="108" toId="21">
</dataflow>
<dataflow id="136" from="StgValue_131" to="b_V_addr_2" fromId="131" toId="21">
</dataflow>
<dataflow id="137" from="b_V_addr_2" to="b_V_load_2" fromId="21" toId="22">
</dataflow>
<dataflow id="138" from="a_V" to="a_V_addr_3" fromId="104" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_108" to="a_V_addr_3" fromId="108" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_140" to="a_V_addr_3" fromId="140" toId="23">
</dataflow>
<dataflow id="142" from="a_V_addr_3" to="a_V_load_3" fromId="23" toId="24">
</dataflow>
<dataflow id="143" from="b_V" to="b_V_addr_3" fromId="105" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_108" to="b_V_addr_3" fromId="108" toId="25">
</dataflow>
<dataflow id="145" from="StgValue_140" to="b_V_addr_3" fromId="140" toId="25">
</dataflow>
<dataflow id="146" from="b_V_addr_3" to="b_V_load_3" fromId="25" toId="26">
</dataflow>
<dataflow id="147" from="a_V_addr_2" to="a_V_load_2" fromId="19" toId="27">
</dataflow>
<dataflow id="148" from="b_V_addr_2" to="b_V_load_2" fromId="21" toId="28">
</dataflow>
<dataflow id="149" from="a_V_addr_3" to="a_V_load_3" fromId="23" toId="29">
</dataflow>
<dataflow id="150" from="b_V_addr_3" to="b_V_load_3" fromId="25" toId="30">
</dataflow>
<dataflow id="151" from="a_V" to="a_V_addr_4" fromId="104" toId="31">
</dataflow>
<dataflow id="152" from="StgValue_108" to="a_V_addr_4" fromId="108" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_153" to="a_V_addr_4" fromId="153" toId="31">
</dataflow>
<dataflow id="155" from="a_V_addr_4" to="a_V_load_4" fromId="31" toId="32">
</dataflow>
<dataflow id="156" from="b_V" to="b_V_addr_4" fromId="105" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_108" to="b_V_addr_4" fromId="108" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_153" to="b_V_addr_4" fromId="153" toId="33">
</dataflow>
<dataflow id="159" from="b_V_addr_4" to="b_V_load_4" fromId="33" toId="34">
</dataflow>
<dataflow id="160" from="a_V" to="a_V_addr_5" fromId="104" toId="35">
</dataflow>
<dataflow id="161" from="StgValue_108" to="a_V_addr_5" fromId="108" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_162" to="a_V_addr_5" fromId="162" toId="35">
</dataflow>
<dataflow id="164" from="a_V_addr_5" to="a_V_load_5" fromId="35" toId="36">
</dataflow>
<dataflow id="165" from="b_V" to="b_V_addr_5" fromId="105" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_108" to="b_V_addr_5" fromId="108" toId="37">
</dataflow>
<dataflow id="167" from="StgValue_162" to="b_V_addr_5" fromId="162" toId="37">
</dataflow>
<dataflow id="168" from="b_V_addr_5" to="b_V_load_5" fromId="37" toId="38">
</dataflow>
<dataflow id="169" from="a_V_load" to="tmp2" fromId="15" toId="39">
</dataflow>
<dataflow id="170" from="b_V_load" to="tmp2" fromId="16" toId="39">
</dataflow>
<dataflow id="171" from="a_V_load_1" to="tmp4" fromId="17" toId="40">
</dataflow>
<dataflow id="172" from="b_V_load_2" to="tmp4" fromId="28" toId="40">
</dataflow>
<dataflow id="173" from="tmp4" to="tmp3" fromId="40" toId="41">
</dataflow>
<dataflow id="174" from="b_V_load_1" to="tmp3" fromId="18" toId="41">
</dataflow>
<dataflow id="175" from="tmp3" to="tmp1" fromId="41" toId="42">
</dataflow>
<dataflow id="176" from="tmp2" to="tmp1" fromId="39" toId="42">
</dataflow>
<dataflow id="177" from="a_V_addr_4" to="a_V_load_4" fromId="31" toId="43">
</dataflow>
<dataflow id="178" from="b_V_addr_4" to="b_V_load_4" fromId="33" toId="44">
</dataflow>
<dataflow id="179" from="a_V_addr_5" to="a_V_load_5" fromId="35" toId="45">
</dataflow>
<dataflow id="180" from="b_V_addr_5" to="b_V_load_5" fromId="37" toId="46">
</dataflow>
<dataflow id="181" from="a_V" to="a_V_addr_6" fromId="104" toId="47">
</dataflow>
<dataflow id="182" from="StgValue_108" to="a_V_addr_6" fromId="108" toId="47">
</dataflow>
<dataflow id="184" from="StgValue_183" to="a_V_addr_6" fromId="183" toId="47">
</dataflow>
<dataflow id="185" from="a_V_addr_6" to="a_V_load_6" fromId="47" toId="48">
</dataflow>
<dataflow id="186" from="b_V" to="b_V_addr_6" fromId="105" toId="49">
</dataflow>
<dataflow id="187" from="StgValue_108" to="b_V_addr_6" fromId="108" toId="49">
</dataflow>
<dataflow id="188" from="StgValue_183" to="b_V_addr_6" fromId="183" toId="49">
</dataflow>
<dataflow id="189" from="b_V_addr_6" to="b_V_load_6" fromId="49" toId="50">
</dataflow>
<dataflow id="190" from="a_V" to="a_V_addr_7" fromId="104" toId="51">
</dataflow>
<dataflow id="191" from="StgValue_108" to="a_V_addr_7" fromId="108" toId="51">
</dataflow>
<dataflow id="193" from="StgValue_192" to="a_V_addr_7" fromId="192" toId="51">
</dataflow>
<dataflow id="194" from="a_V_addr_7" to="a_V_load_7" fromId="51" toId="52">
</dataflow>
<dataflow id="195" from="b_V" to="b_V_addr_7" fromId="105" toId="53">
</dataflow>
<dataflow id="196" from="StgValue_108" to="b_V_addr_7" fromId="108" toId="53">
</dataflow>
<dataflow id="197" from="StgValue_192" to="b_V_addr_7" fromId="192" toId="53">
</dataflow>
<dataflow id="198" from="b_V_addr_7" to="b_V_load_7" fromId="53" toId="54">
</dataflow>
<dataflow id="199" from="a_V_load_2" to="tmp6" fromId="27" toId="55">
</dataflow>
<dataflow id="200" from="b_V_load_3" to="tmp6" fromId="30" toId="55">
</dataflow>
<dataflow id="201" from="b_V_load_4" to="tmp8" fromId="44" toId="56">
</dataflow>
<dataflow id="202" from="a_V_load_4" to="tmp8" fromId="43" toId="56">
</dataflow>
<dataflow id="203" from="tmp8" to="tmp7" fromId="56" toId="57">
</dataflow>
<dataflow id="204" from="a_V_load_3" to="tmp7" fromId="29" toId="57">
</dataflow>
<dataflow id="205" from="tmp7" to="tmp5" fromId="57" toId="58">
</dataflow>
<dataflow id="206" from="tmp6" to="tmp5" fromId="55" toId="58">
</dataflow>
<dataflow id="207" from="b_V_load_5" to="tmp11" fromId="46" toId="59">
</dataflow>
<dataflow id="208" from="a_V_load_5" to="tmp11" fromId="45" toId="59">
</dataflow>
<dataflow id="209" from="a_V_addr_6" to="a_V_load_6" fromId="47" toId="60">
</dataflow>
<dataflow id="210" from="b_V_addr_6" to="b_V_load_6" fromId="49" toId="61">
</dataflow>
<dataflow id="211" from="a_V_addr_7" to="a_V_load_7" fromId="51" toId="62">
</dataflow>
<dataflow id="212" from="b_V_addr_7" to="b_V_load_7" fromId="53" toId="63">
</dataflow>
<dataflow id="213" from="a_V" to="a_V_addr_8" fromId="104" toId="64">
</dataflow>
<dataflow id="214" from="StgValue_108" to="a_V_addr_8" fromId="108" toId="64">
</dataflow>
<dataflow id="216" from="StgValue_215" to="a_V_addr_8" fromId="215" toId="64">
</dataflow>
<dataflow id="217" from="a_V_addr_8" to="a_V_load_8" fromId="64" toId="65">
</dataflow>
<dataflow id="218" from="b_V" to="b_V_addr_8" fromId="105" toId="66">
</dataflow>
<dataflow id="219" from="StgValue_108" to="b_V_addr_8" fromId="108" toId="66">
</dataflow>
<dataflow id="220" from="StgValue_215" to="b_V_addr_8" fromId="215" toId="66">
</dataflow>
<dataflow id="221" from="b_V_addr_8" to="b_V_load_8" fromId="66" toId="67">
</dataflow>
<dataflow id="222" from="a_V" to="a_V_addr_9" fromId="104" toId="68">
</dataflow>
<dataflow id="223" from="StgValue_108" to="a_V_addr_9" fromId="108" toId="68">
</dataflow>
<dataflow id="225" from="StgValue_224" to="a_V_addr_9" fromId="224" toId="68">
</dataflow>
<dataflow id="226" from="a_V_addr_9" to="a_V_load_9" fromId="68" toId="69">
</dataflow>
<dataflow id="227" from="b_V" to="b_V_addr_9" fromId="105" toId="70">
</dataflow>
<dataflow id="228" from="StgValue_108" to="b_V_addr_9" fromId="108" toId="70">
</dataflow>
<dataflow id="229" from="StgValue_224" to="b_V_addr_9" fromId="224" toId="70">
</dataflow>
<dataflow id="230" from="b_V_addr_9" to="b_V_load_9" fromId="70" toId="71">
</dataflow>
<dataflow id="231" from="a_V_load_6" to="tmp13" fromId="60" toId="72">
</dataflow>
<dataflow id="232" from="b_V_load_7" to="tmp13" fromId="63" toId="72">
</dataflow>
<dataflow id="233" from="tmp13" to="tmp12" fromId="72" toId="73">
</dataflow>
<dataflow id="234" from="b_V_load_6" to="tmp12" fromId="61" toId="73">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecBitsMap" to="StgValue_74" fromId="235" toId="74">
</dataflow>
<dataflow id="237" from="a_V" to="StgValue_74" fromId="104" toId="74">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecBitsMap" to="StgValue_75" fromId="235" toId="75">
</dataflow>
<dataflow id="239" from="b_V" to="StgValue_75" fromId="105" toId="75">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecBitsMap" to="StgValue_76" fromId="235" toId="76">
</dataflow>
<dataflow id="241" from="out_V" to="StgValue_76" fromId="106" toId="76">
</dataflow>
<dataflow id="243" from="_ssdm_op_SpecTopModule" to="StgValue_77" fromId="242" toId="77">
</dataflow>
<dataflow id="245" from="add_str" to="StgValue_77" fromId="244" toId="77">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecPipeline" to="StgValue_78" fromId="246" toId="78">
</dataflow>
<dataflow id="249" from="StgValue_248" to="StgValue_78" fromId="248" toId="78">
</dataflow>
<dataflow id="250" from="StgValue_248" to="StgValue_78" fromId="248" toId="78">
</dataflow>
<dataflow id="251" from="StgValue_248" to="StgValue_78" fromId="248" toId="78">
</dataflow>
<dataflow id="253" from="StgValue_252" to="StgValue_78" fromId="252" toId="78">
</dataflow>
<dataflow id="255" from="p_str" to="StgValue_78" fromId="254" toId="78">
</dataflow>
<dataflow id="256" from="a_V_addr_8" to="a_V_load_8" fromId="64" toId="79">
</dataflow>
<dataflow id="257" from="b_V_addr_8" to="b_V_load_8" fromId="66" toId="80">
</dataflow>
<dataflow id="258" from="a_V_addr_9" to="a_V_load_9" fromId="68" toId="81">
</dataflow>
<dataflow id="259" from="b_V_addr_9" to="b_V_load_9" fromId="70" toId="82">
</dataflow>
<dataflow id="260" from="tmp5" to="tmp" fromId="58" toId="83">
</dataflow>
<dataflow id="261" from="tmp1" to="tmp" fromId="42" toId="83">
</dataflow>
<dataflow id="262" from="tmp12" to="tmp10" fromId="73" toId="84">
</dataflow>
<dataflow id="263" from="tmp11" to="tmp10" fromId="59" toId="84">
</dataflow>
<dataflow id="264" from="a_V_load_7" to="tmp15" fromId="62" toId="85">
</dataflow>
<dataflow id="265" from="b_V_load_8" to="tmp15" fromId="80" toId="85">
</dataflow>
<dataflow id="266" from="b_V_load_9" to="tmp17" fromId="82" toId="86">
</dataflow>
<dataflow id="267" from="a_V_load_9" to="tmp17" fromId="81" toId="86">
</dataflow>
<dataflow id="268" from="tmp17" to="tmp16" fromId="86" toId="87">
</dataflow>
<dataflow id="269" from="a_V_load_8" to="tmp16" fromId="79" toId="87">
</dataflow>
<dataflow id="270" from="tmp16" to="tmp14" fromId="87" toId="88">
</dataflow>
<dataflow id="271" from="tmp15" to="tmp14" fromId="85" toId="88">
</dataflow>
<dataflow id="272" from="tmp14" to="tmp9" fromId="88" toId="89">
</dataflow>
<dataflow id="273" from="tmp10" to="tmp9" fromId="84" toId="89">
</dataflow>
<dataflow id="274" from="tmp9" to="tmp_1_9" fromId="89" toId="90">
</dataflow>
<dataflow id="275" from="tmp" to="tmp_1_9" fromId="83" toId="90">
</dataflow>
<dataflow id="277" from="_ssdm_op_Write.ap_auto.i4P" to="StgValue_91" fromId="276" toId="91">
</dataflow>
<dataflow id="278" from="out_V" to="StgValue_91" fromId="106" toId="91">
</dataflow>
<dataflow id="279" from="tmp_1_9" to="StgValue_91" fromId="90" toId="91">
</dataflow>
</dataflows>


</stg>
