module top_module(input a,b,c,d, output  w1,w2,w3,out,out_n );

    assign w1 = a & b;
    assign w2 = c & d;
    assign w3 = w1 | w2;
    assign out = w3;
    assign out_n = ~(w3);

endmodule
