#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: D:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: xiao
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Sat Jun 29 15:15:00 2024
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/state_control.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
E: Verilog-4005: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 30)] Syntax error near reg
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 50)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 109)] Identifier trig_cnt is not declared
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 110)] Assignment target frequence_32 must be of type reg or genvar
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 116)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 116)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 119)] Identifier trig_cnt is not declared
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 120)] Assignment target frequence_64 must be of type reg or genvar
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 120)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 122)] Identifier trig_cnt is not declared
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 125)] Assignment target frequence_32 must be of type reg or genvar
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 127)] Identifier trig_cnt is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
E: Verilog-4005: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 30)] Syntax error near reg
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 50)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 109)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 116)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 116)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 119)] Identifier trig_cnt is not declared
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 120)] Assignment target frequence_64 must be of type reg or genvar
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 120)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 122)] Identifier trig_cnt is not declared
E: Verilog-4039: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 127)] Identifier trig_cnt is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
File "D:/pango/MyProject/oscillosope/rtl/divider_32.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
E: Verilog-4119: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 52)] Referenced port name 'frequence_32' was not defined in module 'f_measure'
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 


Process "Compile" started.
Current time: Sat Jun 29 17:39:20 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.356s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 54)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000111011100110101100101000000
    gate_set_max = 32'b00000011101110011010110010100000
W: Verilog-2024: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Give an initial value for the no drive output pin f_st_re_div_32 in graph of sdm module f_measure
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 54)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 62)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 71)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 160)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 160)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 176)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 91)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000110010
    REAL_F_DIV = 32'b00000000001111010000100100000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1599999.000000 rounded to int 1599999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 112)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 125)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 148)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2023: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 62)] Give initial value 0 for the no drive pin en_force_trig in module instance top_module.u_force_trig
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 91)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.034s wall, 0.016s user + 0.000s system = 0.016s CPU (46.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.039s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.355s wall, 0.141s user + 0.109s system = 0.250s CPU (70.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.031s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3203_1 (bmsWIDEMUX).
I: Constant propagation done on N2535 (bmsWIDEMUX).
I: Constant propagation done on N2155 (bmsWIDEMUX).
I: Constant propagation done on N2952 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.073s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Jun 29 17:39:24 2024
Action compile: Peak memory pool usage is 145 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
E: Verilog-4061: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 6)] A input port is declared as a reg type
E: Verilog-4061: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 7)] A input port is declared as a reg type
E: Parsing ERROR.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 21)] Assignment target result must be of type reg or genvar
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 30)] Assignment target result must be of type reg or genvar
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 46)] Assignment target result must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
E: Verilog-4133: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 140)] Connection f_st_re_div_32 for output of module instantiation is not wire
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
E: Verilog-4138: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 35)] Range bound of part select is not constant
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
E: Verilog-4005: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 41)] Syntax error near )
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 32)] Assignment target botton_number must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
E: Verilog-4073: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 32)] Assignment target botton_number must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/divider_32.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
