{"William J. Dally": [0, ["Interconnect-Centric Computing", ["William J. Dally"], "https://doi.org/10.1109/HPCA.2007.346179", 0, "hpca", 2007]], "Haakon Dybdahl": [0, ["An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors", ["Haakon Dybdahl", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2007.346180", 11, "hpca", 2007]], "Per Stenstrom": [0, ["An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors", ["Haakon Dybdahl", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2007.346180", 11, "hpca", 2007]], "Colby Ranger": [0, ["Evaluating MapReduce for Multi-core and Multiprocessor Systems", ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2007.346181", 12, "hpca", 2007]], "Ramanan Raghuraman": [0, ["Evaluating MapReduce for Multi-core and Multiprocessor Systems", ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2007.346181", 12, "hpca", 2007]], "Arun Penmetsa": [0, ["Evaluating MapReduce for Multi-core and Multiprocessor Systems", ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2007.346181", 12, "hpca", 2007]], "Gary R. Bradski": [0, ["Evaluating MapReduce for Multi-core and Multiprocessor Systems", ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2007.346181", 12, "hpca", 2007]], "Christos Kozyrakis": [0, ["Evaluating MapReduce for Multi-core and Multiprocessor Systems", ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2007.346181", 12, "hpca", 2007], ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Hongtao Zhong": [0, ["Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications", ["Hongtao Zhong", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2007.346182", 12, "hpca", 2007]], "Steven A. Lieberman": [0, ["Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications", ["Hongtao Zhong", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2007.346182", 12, "hpca", 2007]], "Scott A. Mahlke": [0, ["Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications", ["Hongtao Zhong", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2007.346182", 12, "hpca", 2007], ["Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping", ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/HPCA.2007.346199", 12, "hpca", 2007]], "Murali Annavaram": [0, ["Implications of Device Timing Variability on Full Chip Timing", ["Murali Annavaram", "Ed Grochowski", "Paul Reed"], "https://doi.org/10.1109/HPCA.2007.346183", 9, "hpca", 2007]], "Ed Grochowski": [0, ["Implications of Device Timing Variability on Full Chip Timing", ["Murali Annavaram", "Ed Grochowski", "Paul Reed"], "https://doi.org/10.1109/HPCA.2007.346183", 9, "hpca", 2007]], "Paul Reed": [0, ["Implications of Device Timing Variability on Full Chip Timing", ["Murali Annavaram", "Ed Grochowski", "Paul Reed"], "https://doi.org/10.1109/HPCA.2007.346183", 9, "hpca", 2007]], "Yasunao Katayama": [0, ["Optical Interconnect Opportunities for Future Server Memory Systems", ["Yasunao Katayama", "Atsuya Okazaki"], "https://doi.org/10.1109/HPCA.2007.346184", 5, "hpca", 2007]], "Atsuya Okazaki": [0, ["Optical Interconnect Opportunities for Future Server Memory Systems", ["Yasunao Katayama", "Atsuya Okazaki"], "https://doi.org/10.1109/HPCA.2007.346184", 5, "hpca", 2007]], "Santhosh Srinath": [0, ["Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers", ["Santhosh Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346185", 12, "hpca", 2007]], "Onur Mutlu": [0, ["Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers", ["Santhosh Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346185", 12, "hpca", 2007]], "Hyesoon Kim": [0.997093603014946, ["Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers", ["Santhosh Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346185", 12, "hpca", 2007]], "Yale N. Patt": [0, ["Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers", ["Santhosh Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346185", 12, "hpca", 2007], ["Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines", ["Moinuddin K. Qureshi", "M. Aater Suleman", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346202", 10, "hpca", 2007]], "Eduardo Quinones": [0, ["Improving Branch Prediction and Predicated Execution in Out-of-Order Processors", ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2007.346186", 10, "hpca", 2007]], "Joan-Manuel Parcerisa": [0, ["Improving Branch Prediction and Predicated Execution in Out-of-Order Processors", ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2007.346186", 10, "hpca", 2007]], "Antonio Gonzalez": [0, ["Improving Branch Prediction and Predicated Execution in Out-of-Order Processors", ["Eduardo Quinones", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2007.346186", 10, "hpca", 2007]], "Weifeng Zhang": [0, ["Accelerating and Adapting Precomputation Threads for Effcient Prefetching", ["Weifeng Zhang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2007.346187", 11, "hpca", 2007]], "Dean M. Tullsen": [0, ["Accelerating and Adapting Precomputation Threads for Effcient Prefetching", ["Weifeng Zhang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2007.346187", 11, "hpca", 2007]], "Brad Calder": [0, ["Accelerating and Adapting Precomputation Threads for Effcient Prefetching", ["Weifeng Zhang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2007.346187", 11, "hpca", 2007]], "Steve Pawlowski": [0, ["Petascale Computing Research Challenges - A Manycore Perspective", ["Steve Pawlowski"], "https://doi.org/10.1109/HPCA.2007.346188", 0, "hpca", 2007]], "Hassan Chafi": [0, ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Jared Casper": [0, ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Brian D. Carlstrom": [0, ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Austen McDonald": [0, ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Chi Cao Minh": [0, ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Woongki Baek": [1, ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Kunle Olukotun": [0, ["A Scalable, Non-blocking Approach to Transactional Memory", ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2007.346189", 12, "hpca", 2007]], "Brinda Ganesh": [0, ["Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling", ["Brinda Ganesh", "Aamer Jaleel", "David Wang", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2007.346190", 12, "hpca", 2007]], "Aamer Jaleel": [0, ["Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling", ["Brinda Ganesh", "Aamer Jaleel", "David Wang", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2007.346190", 12, "hpca", 2007]], "David Wang": [2.552527564314566e-10, ["Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling", ["Brinda Ganesh", "Aamer Jaleel", "David Wang", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2007.346190", 12, "hpca", 2007]], "Bruce L. Jacob": [0, ["Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling", ["Brinda Ganesh", "Aamer Jaleel", "David Wang", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2007.346190", 12, "hpca", 2007]], "Pin Zhou": [0, ["HARD: Hardware-Assisted Lockset-based Race Detection", ["Pin Zhou", "Radu Teodorescu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2007.346191", 12, "hpca", 2007]], "Radu Teodorescu": [0, ["HARD: Hardware-Assisted Lockset-based Race Detection", ["Pin Zhou", "Radu Teodorescu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2007.346191", 12, "hpca", 2007]], "Yuanyuan Zhou": [0, ["HARD: Hardware-Assisted Lockset-based Race Detection", ["Pin Zhou", "Radu Teodorescu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2007.346191", 12, "hpca", 2007]], "Luis Ceze": [0, ["Colorama: Architectural Support for Data-Centric Synchronization", ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2007.346192", 12, "hpca", 2007]], "Pablo Montesinos": [0, ["Colorama: Architectural Support for Data-Centric Synchronization", ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2007.346192", 12, "hpca", 2007]], "Christoph von Praun": [0, ["Colorama: Architectural Support for Data-Centric Synchronization", ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2007.346192", 12, "hpca", 2007]], "Josep Torrellas": [0, ["Colorama: Architectural Support for Data-Centric Synchronization", ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2007.346192", 12, "hpca", 2007]], "Albert Meixner": [0, ["Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2007.346193", 12, "hpca", 2007]], "Daniel J. Sorin": [0, ["Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2007.346193", 12, "hpca", 2007]], "Ricardo Fernandez Pascual": [0, ["A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures", ["Ricardo Fernandez Pascual", "Jose M. Garcia", "Manuel E. Acacio", "Jose Duato"], "https://doi.org/10.1109/HPCA.2007.346194", 12, "hpca", 2007]], "Jose M. Garcia": [0, ["A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures", ["Ricardo Fernandez Pascual", "Jose M. Garcia", "Manuel E. Acacio", "Jose Duato"], "https://doi.org/10.1109/HPCA.2007.346194", 12, "hpca", 2007]], "Manuel E. Acacio": [0, ["A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures", ["Ricardo Fernandez Pascual", "Jose M. Garcia", "Manuel E. Acacio", "Jose Duato"], "https://doi.org/10.1109/HPCA.2007.346194", 12, "hpca", 2007]], "Jose Duato": [0, ["A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures", ["Ricardo Fernandez Pascual", "Jose M. Garcia", "Manuel E. Acacio", "Jose Duato"], "https://doi.org/10.1109/HPCA.2007.346194", 12, "hpca", 2007]], "Paul Racunas": [0, ["Perturbation-based Fault Screening", ["Paul Racunas", "Kypros Constantinides", "Srilatha Manne", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2007.346195", 12, "hpca", 2007]], "Kypros Constantinides": [0, ["Perturbation-based Fault Screening", ["Paul Racunas", "Kypros Constantinides", "Srilatha Manne", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2007.346195", 12, "hpca", 2007]], "Srilatha Manne": [0, ["Perturbation-based Fault Screening", ["Paul Racunas", "Kypros Constantinides", "Srilatha Manne", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2007.346195", 12, "hpca", 2007]], "Shubhendu S. Mukherjee": [0, ["Perturbation-based Fault Screening", ["Paul Racunas", "Kypros Constantinides", "Srilatha Manne", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2007.346195", 12, "hpca", 2007]], "Xuanhua Li": [0, ["Application-Level Correctness and its Impact on Fault Tolerance", ["Xuanhua Li", "Donald Yeung"], "https://doi.org/10.1109/HPCA.2007.346196", 12, "hpca", 2007]], "Donald Yeung": [0, ["Application-Level Correctness and its Impact on Fault Tolerance", ["Xuanhua Li", "Donald Yeung"], "https://doi.org/10.1109/HPCA.2007.346196", 12, "hpca", 2007]], "Kiran Puttaswamy": [0, ["Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors", ["Kiran Puttaswamy", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2007.346197", 12, "hpca", 2007]], "Gabriel H. Loh": [0, ["Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors", ["Kiran Puttaswamy", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2007.346197", 12, "hpca", 2007]], "Jeonghwan Choi": [0.9999838173389435, ["Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat", ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.2007.346198", 11, "hpca", 2007]], "Youngjae Kim": [0.9964976608753204, ["Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat", ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.2007.346198", 11, "hpca", 2007]], "Anand Sivasubramaniam": [0, ["Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat", ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.2007.346198", 11, "hpca", 2007]], "Jelena Srebric": [0, ["Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat", ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.2007.346198", 11, "hpca", 2007]], "Qian Wang": [0.0018993846606463194, ["Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat", ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.2007.346198", 11, "hpca", 2007]], "Joonwon Lee": [0.9985402524471283, ["Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat", ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.2007.346198", 11, "hpca", 2007]], "Nathan Clark": [0, ["Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping", ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/HPCA.2007.346199", 12, "hpca", 2007]], "Amir Hormati": [0, ["Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping", ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/HPCA.2007.346199", 12, "hpca", 2007]], "Sami Yehia": [0, ["Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping", ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/HPCA.2007.346199", 12, "hpca", 2007]], "Krisztian Flautner": [0, ["Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping", ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/HPCA.2007.346199", 12, "hpca", 2007]], "Alaa R. Alameldeen": [0, ["Interactions Between Compression and Prefetching in Chip Multiprocessors", ["Alaa R. Alameldeen", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346200", 12, "hpca", 2007]], "David A. Wood": [0, ["Interactions Between Compression and Prefetching in Chip Multiprocessors", ["Alaa R. Alameldeen", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346200", 12, "hpca", 2007], ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Stijn Eyerman": [0, ["A Memory-Level Parallelism Aware Fetch Policy for SMT Processors", ["Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2007.346201", 10, "hpca", 2007]], "Lieven Eeckhout": [0, ["A Memory-Level Parallelism Aware Fetch Policy for SMT Processors", ["Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2007.346201", 10, "hpca", 2007]], "Moinuddin K. Qureshi": [0, ["Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines", ["Moinuddin K. Qureshi", "M. Aater Suleman", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346202", 10, "hpca", 2007]], "M. Aater Suleman": [0, ["Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines", ["Moinuddin K. Qureshi", "M. Aater Suleman", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2007.346202", 10, "hpca", 2007]], "Luke Yen": [0, ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Jayaram Bobba": [0, ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Michael R. Marty": [0, ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Kevin E. Moore": [0, ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Haris Volos": [0, ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Mark D. Hill": [0, ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Michael M. Swift": [0, ["LogTM-SE: Decoupling Hardware Transactional Memory from Caches", ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/HPCA.2007.346204", 12, "hpca", 2007]], "Guru Venkataramani": [0, ["MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging", ["Guru Venkataramani", "Brandyn Roemer", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2007.346205", 12, "hpca", 2007]], "Brandyn Roemer": [0, ["MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging", ["Guru Venkataramani", "Brandyn Roemer", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2007.346205", 12, "hpca", 2007]], "Yan Solihin": [0, ["MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging", ["Guru Venkataramani", "Brandyn Roemer", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2007.346205", 12, "hpca", 2007]], "Milos Prvulovic": [0, ["MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging", ["Guru Venkataramani", "Brandyn Roemer", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2007.346205", 12, "hpca", 2007]], "Jun Shao": [0, ["A Burst Scheduling Access Reordering Mechanism", ["Jun Shao", "Brian T. Davis"], "https://doi.org/10.1109/HPCA.2007.346206", 10, "hpca", 2007]], "Brian T. Davis": [0, ["A Burst Scheduling Access Reordering Mechanism", ["Jun Shao", "Brian T. Davis"], "https://doi.org/10.1109/HPCA.2007.346206", 10, "hpca", 2007]], "Mayank Agarwal": [0, ["Exploiting Postdominance for Speculative Parallelization", ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2007.346207", 11, "hpca", 2007]], "Kshitiz Malik": [0, ["Exploiting Postdominance for Speculative Parallelization", ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2007.346207", 11, "hpca", 2007]], "Kevin M. Woley": [0, ["Exploiting Postdominance for Speculative Parallelization", ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2007.346207", 11, "hpca", 2007]], "Sam S. Stone": [0, ["Exploiting Postdominance for Speculative Parallelization", ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2007.346207", 11, "hpca", 2007]], "Matthew I. Frank": [0, ["Exploiting Postdominance for Speculative Parallelization", ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2007.346207", 11, "hpca", 2007]], "Jeffrey Shafer": [0, ["Concurrent Direct Network Access for Virtual Machine Monitors", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12, "hpca", 2007]], "David Carr": [0, ["Concurrent Direct Network Access for Virtual Machine Monitors", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12, "hpca", 2007]], "Aravind Menon": [0, ["Concurrent Direct Network Access for Virtual Machine Monitors", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12, "hpca", 2007]], "Scott Rixner": [0, ["Concurrent Direct Network Access for Virtual Machine Monitors", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12, "hpca", 2007]], "Alan L. Cox": [0, ["Concurrent Direct Network Access for Virtual Machine Monitors", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12, "hpca", 2007]], "Willy Zwaenepoel": [0, ["Concurrent Direct Network Access for Virtual Machine Monitors", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12, "hpca", 2007]], "Paul Willmann": [0, ["Concurrent Direct Network Access for Virtual Machine Monitors", ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "https://doi.org/10.1109/HPCA.2007.346208", 12, "hpca", 2007]], "Yuho Jin": [0.4897718131542206, ["A Domain-Specific On-Chip Network Design for Large Scale Cache Systems", ["Yuho Jin", "Eun Jung Kim", "Ki Hwan Yum"], "https://doi.org/10.1109/HPCA.2007.346209", 10, "hpca", 2007]], "Eun Jung Kim": [0.9897301346063614, ["A Domain-Specific On-Chip Network Design for Large Scale Cache Systems", ["Yuho Jin", "Eun Jung Kim", "Ki Hwan Yum"], "https://doi.org/10.1109/HPCA.2007.346209", 10, "hpca", 2007]], "Ki Hwan Yum": [0, ["A Domain-Specific On-Chip Network Design for Large Scale Cache Systems", ["Yuho Jin", "Eun Jung Kim", "Ki Hwan Yum"], "https://doi.org/10.1109/HPCA.2007.346209", 10, "hpca", 2007]], "Liqun Cheng": [0, ["An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing", ["Liqun Cheng", "John B. Carter", "Donglai Dai"], "https://doi.org/10.1109/HPCA.2007.346210", 12, "hpca", 2007]], "John B. Carter": [0, ["An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing", ["Liqun Cheng", "John B. Carter", "Donglai Dai"], "https://doi.org/10.1109/HPCA.2007.346210", 12, "hpca", 2007]], "Donglai Dai": [0, ["An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing", ["Liqun Cheng", "John B. Carter", "Donglai Dai"], "https://doi.org/10.1109/HPCA.2007.346210", 12, "hpca", 2007]], "Benjamin C. Lee": [4.3665677367243916e-05, ["Illustrative Design Space Studies with Microarchitectural Regression Models", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2007.346211", 12, "hpca", 2007]], "David M. Brooks": [0, ["Illustrative Design Space Studies with Microarchitectural Regression Models", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2007.346211", 12, "hpca", 2007]]}