{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645090129485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645090129487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 03:28:49 2022 " "Processing started: Thu Feb 17 03:28:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645090129487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090129487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090129487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645090129797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645090129797 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "switch_led_emulator.qsys " "Elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090133958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Loading 2Deliverable/switch_led_emulator.qsys " "2022.02.17.03:28:55 Progress: Loading 2Deliverable/switch_led_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Reading input file " "2022.02.17.03:28:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2022.02.17.03:28:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135632 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.17.03:28:55 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Building connections " "2022.02.17.03:28:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Parameterizing connections " "2022.02.17.03:28:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Validating " "2022.02.17.03:28:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:55 Progress: Done reading input file " "2022.02.17.03:28:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090135945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH " "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090136394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090136452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files " "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090136455 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "switch_led_emulator.qsys " "Finished elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090137098 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "key_emulator.qsys " "Elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090137116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:58 Progress: Loading 2Deliverable/key_emulator.qsys " "2022.02.17.03:28:58 Progress: Loading 2Deliverable/key_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:58 Progress: Reading input file " "2022.02.17.03:28:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:58 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2022.02.17.03:28:58 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:58 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.17.03:28:58 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:58 Progress: Building connections " "2022.02.17.03:28:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:58 Progress: Parameterizing connections " "2022.02.17.03:28:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:58 Progress: Validating " "2022.02.17.03:28:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090138887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.03:28:59 Progress: Done reading input file " "2022.02.17.03:28:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090139096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH " "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090139540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090139598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files " "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090139601 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "key_emulator.qsys " "Finished elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deliverable2.v 1 1 " "Found 1 design units, including 1 entities, in source file deliverable2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deliverable2 " "Found entity 1: deliverable2" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_err.v 2 2 " "Found 2 design units, including 2 entities, in source file avg_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_err_squared " "Found entity 1: avg_err_squared" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140271 ""} { "Info" "ISGN_ENTITY_NAME" "2 avg_err " "Found entity 2: avg_err" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file avg_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_mag " "Found entity 1: avg_mag" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LFSR.v 2 2 " "Found 2 design units, including 2 entities, in source file LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_22 " "Found entity 1: LFSR_22" {  } { { "LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140286 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_test " "Found entity 2: LFSR_test" {  } { { "LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 2 2 " "Found 2 design units, including 2 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_in " "Found entity 1: mapper_in" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140291 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapper_ref " "Found entity 2: mapper_ref" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT_for_MER_measurement.v 1 1 " "Found 1 design units, including 1 entities, in source file DUT_for_MER_measurement.v" { { "Info" "ISGN_ENTITY_NAME" "1 DUT_for_MER_measurement " "Found entity 1: DUT_for_MER_measurement" {  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SweepGenerator.qxp 1 1 " "Found 1 design units, including 1 entities, in source file SweepGenerator.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SweepGenerator " "Found entity 1: SweepGenerator" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_for_12_x_12_NCO.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM_for_12_x_12_NCO.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_for_12_x_12_NCO " "Found entity 1: ROM_for_12_x_12_NCO" {  } { { "ROM_for_12_x_12_NCO.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/ROM_for_12_x_12_NCO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KeyCCT.v 1 1 " "Found 1 design units, including 1 entities, in source file KeyCCT.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyCCT " "Found entity 1: KeyCCT" {  } { { "KeyCCT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/switch_led_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/switch_led_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_led_emulator " "Found entity 1: switch_led_emulator" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/key_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/key_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_emulator " "Found entity 1: key_emulator" {  } { { "db/ip/key_emulator/key_emulator.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090140516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090140516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "deliverable2 " "Elaborating entity \"deliverable2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645090140738 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "NCO_freq deliverable2.v(29) " "Verilog HDL warning at deliverable2.v(29): object NCO_freq used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phase_to_ROM deliverable2.v(30) " "Verilog HDL or VHDL warning at deliverable2.v(30): object \"phase_to_ROM\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "staggered_phase_out deliverable2.v(31) " "Verilog HDL or VHDL warning at deliverable2.v(31): object \"staggered_phase_out\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "signal_to_DAC deliverable2.v(32) " "Verilog HDL warning at deliverable2.v(32): object signal_to_DAC used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dwell_pulse deliverable2.v(36) " "Verilog HDL warning at deliverable2.v(36): object dwell_pulse used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SUT_out deliverable2.v(38) " "Verilog HDL warning at deliverable2.v(38): object SUT_out used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "NCO_2_out deliverable2.v(39) " "Verilog HDL warning at deliverable2.v(39): object NCO_2_out used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_A deliverable2.v(77) " "Verilog HDL or VHDL warning at deliverable2.v(77): object \"registered_ADC_A\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B deliverable2.v(78) " "Verilog HDL or VHDL warning at deliverable2.v(78): object \"registered_ADC_B\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645090140739 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "signal_to_DAC 0 deliverable2.v(32) " "Net \"signal_to_DAC\" at deliverable2.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645090140743 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SUT_out 0 deliverable2.v(38) " "Net \"SUT_out\" at deliverable2.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645090140743 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "NCO_2_out 0 deliverable2.v(39) " "Net \"NCO_2_out\" at deliverable2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645090140743 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dwell_pulse 0 deliverable2.v(36) " "Net \"dwell_pulse\" at deliverable2.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645090140743 "|deliverable2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_en clk_en:EN_CLK " "Elaborating entity \"clk_en\" for hierarchy \"clk_en:EN_CLK\"" {  } { { "deliverable2.v" "EN_CLK" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_22 LFSR_22:LFSR_GEN " "Elaborating entity \"LFSR_22\" for hierarchy \"LFSR_22:LFSR_GEN\"" {  } { { "deliverable2.v" "LFSR_GEN" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_in mapper_in:SUT_input " "Elaborating entity \"mapper_in\" for hierarchy \"mapper_in:SUT_input\"" {  } { { "deliverable2.v" "SUT_input" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT_for_MER_measurement DUT_for_MER_measurement:DUT " "Elaborating entity \"DUT_for_MER_measurement\" for hierarchy \"DUT_for_MER_measurement:DUT\"" {  } { { "deliverable2.v" "DUT" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer slicer:DECIDER " "Elaborating entity \"slicer\" for hierarchy \"slicer:DECIDER\"" {  } { { "deliverable2.v" "DECIDER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_ref mapper_ref:MAP_CMP " "Elaborating entity \"mapper_ref\" for hierarchy \"mapper_ref:MAP_CMP\"" {  } { { "deliverable2.v" "MAP_CMP" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_mag avg_mag:AVG_MAG_DV " "Elaborating entity \"avg_mag\" for hierarchy \"avg_mag:AVG_MAG_DV\"" {  } { { "deliverable2.v" "AVG_MAG_DV" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err_squared avg_err_squared:AVG_ER_SQR " "Elaborating entity \"avg_err_squared\" for hierarchy \"avg_err_squared:AVG_ER_SQR\"" {  } { { "deliverable2.v" "AVG_ER_SQR" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err avg_err:AVG_ER " "Elaborating entity \"avg_err\" for hierarchy \"avg_err:AVG_ER\"" {  } { { "deliverable2.v" "AVG_ER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_led_emulator switch_led_emulator:switch_led_emulator_inst " "Elaborating entity \"switch_led_emulator\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\"" {  } { { "deliverable2.v" "switch_led_emulator_inst" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "in_system_sources_probes_0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090140957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id SW " "Parameter \"instance_id\" = \"SW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 50 " "Parameter \"probe_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 50 " "Parameter \"source_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090140957 ""}  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645090140957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_emulator key_emulator:key_emulator_inst " "Elaborating entity \"key_emulator\" for hierarchy \"key_emulator:key_emulator_inst\"" {  } { { "deliverable2.v" "key_emulator_inst" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/key_emulator/key_emulator.v" "in_system_sources_probes_0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id KEYS " "Parameter \"instance_id\" = \"KEYS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value F " "Parameter \"source_initial_value\" = \"F\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090141557 ""}  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645090141557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyCCT KeyCCT:k0 " "Elaborating entity \"KeyCCT\" for hierarchy \"KeyCCT:k0\"" {  } { { "deliverable2.v" "k0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090141591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3e24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3e24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3e24 " "Found entity 1: altsyncram_3e24" {  } { { "db/altsyncram_3e24.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/altsyncram_3e24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090143413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090143413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090143678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090143678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090143738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090143738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eii " "Found entity 1: cntr_eii" {  } { { "db/cntr_eii.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_eii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090143825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090143825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090143866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090143866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090143925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090143925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090144024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090144024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090144063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090144063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090144120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090144120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090144159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090144159 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090144508 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645090144644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.17.03:29:06 Progress: Loading sld48291c47/alt_sld_fab_wrapper_hw.tcl " "2022.02.17.03:29:06 Progress: Loading sld48291c47/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090146198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090147829 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645090148461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld48291c47/alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090148623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090148623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090148696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090148696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090148701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090148701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090148747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090148747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090148808 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090148808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090148808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090148858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090148858 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DUT_for_MER_measurement:DUT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DUT_for_MER_measurement:DUT\|Mult0\"" {  } { { "DUT_for_MER_measurement.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090150338 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avg_mag:AVG_MAG_DV\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avg_mag:AVG_MAG_DV\|Mult0\"" {  } { { "avg_mag.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090150338 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645090150338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\"" {  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090150364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Instantiated megafunction \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150364 ""}  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645090150364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d6t " "Found entity 1: mult_d6t" {  } { { "db/mult_d6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_d6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090150395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090150395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avg_mag:AVG_MAG_DV\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"avg_mag:AVG_MAG_DV\|lpm_mult:Mult0\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090150426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avg_mag:AVG_MAG_DV\|lpm_mult:Mult0 " "Instantiated megafunction \"avg_mag:AVG_MAG_DV\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645090150426 ""}  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645090150426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_edt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_edt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_edt " "Found entity 1: mult_edt" {  } { { "db/mult_edt.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_edt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645090150452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090150452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645090150644 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "51 " "Ignored 51 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "51 " "Ignored 51 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1645090150708 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1645090150708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[0\] GND " "Pin \"DAC_DA\[0\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[1\] GND " "Pin \"DAC_DA\[1\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[2\] GND " "Pin \"DAC_DA\[2\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[3\] GND " "Pin \"DAC_DA\[3\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[4\] GND " "Pin \"DAC_DA\[4\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[5\] GND " "Pin \"DAC_DA\[5\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[6\] GND " "Pin \"DAC_DA\[6\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[7\] GND " "Pin \"DAC_DA\[7\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[8\] GND " "Pin \"DAC_DA\[8\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[9\] GND " "Pin \"DAC_DA\[9\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[10\] GND " "Pin \"DAC_DA\[10\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[11\] GND " "Pin \"DAC_DA\[11\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[12\] GND " "Pin \"DAC_DA\[12\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[13\] VCC " "Pin \"DAC_DA\[13\]\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[0\] GND " "Pin \"DAC_DB\[0\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[1\] GND " "Pin \"DAC_DB\[1\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[2\] GND " "Pin \"DAC_DB\[2\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[3\] GND " "Pin \"DAC_DB\[3\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[4\] GND " "Pin \"DAC_DB\[4\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[5\] GND " "Pin \"DAC_DB\[5\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[6\] GND " "Pin \"DAC_DB\[6\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[7\] GND " "Pin \"DAC_DB\[7\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[8\] GND " "Pin \"DAC_DB\[8\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[9\] GND " "Pin \"DAC_DB\[9\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[10\] GND " "Pin \"DAC_DB\[10\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[11\] GND " "Pin \"DAC_DB\[11\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[12\] GND " "Pin \"DAC_DB\[12\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[13\] VCC " "Pin \"DAC_DB\[13\]\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645090150812 "|deliverable2|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645090150812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090150878 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[0\] " "Logic cell \"dec_var\[0\]\"" {  } { { "deliverable2.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[10\] " "Logic cell \"dec_var\[10\]\"" {  } { { "deliverable2.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[11\] " "Logic cell \"dec_var\[11\]\"" {  } { { "deliverable2.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[12\] " "Logic cell \"dec_var\[12\]\"" {  } { { "deliverable2.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[13\] " "Logic cell \"dec_var\[13\]\"" {  } { { "deliverable2.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[14\] " "Logic cell \"dec_var\[14\]\"" {  } { { "deliverable2.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[15\] " "Logic cell \"dec_var\[15\]\"" {  } { { "deliverable2.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[16\] " "Logic cell \"dec_var\[16\]\"" {  } { { "deliverable2.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[17\] " "Logic cell \"dec_var\[17\]\"" {  } { { "deliverable2.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[1\] " "Logic cell \"dec_var\[1\]\"" {  } { { "deliverable2.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[2\] " "Logic cell \"dec_var\[2\]\"" {  } { { "deliverable2.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[3\] " "Logic cell \"dec_var\[3\]\"" {  } { { "deliverable2.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[4\] " "Logic cell \"dec_var\[4\]\"" {  } { { "deliverable2.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[5\] " "Logic cell \"dec_var\[5\]\"" {  } { { "deliverable2.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[6\] " "Logic cell \"dec_var\[6\]\"" {  } { { "deliverable2.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[7\] " "Logic cell \"dec_var\[7\]\"" {  } { { "deliverable2.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[8\] " "Logic cell \"dec_var\[8\]\"" {  } { { "deliverable2.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[9\] " "Logic cell \"dec_var\[9\]\"" {  } { { "deliverable2.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[17\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[17\]\"" {  } { { "avg_mag.v" "mult_out_2\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[27\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[27\]\"" {  } { { "avg_mag.v" "mult_out_2\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[28\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[28\]\"" {  } { { "avg_mag.v" "mult_out_2\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[29\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[29\]\"" {  } { { "avg_mag.v" "mult_out_2\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[30\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[30\]\"" {  } { { "avg_mag.v" "mult_out_2\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[31\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[31\]\"" {  } { { "avg_mag.v" "mult_out_2\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[32\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[32\]\"" {  } { { "avg_mag.v" "mult_out_2\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[33\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[33\]\"" {  } { { "avg_mag.v" "mult_out_2\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[34\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[34\]\"" {  } { { "avg_mag.v" "mult_out_2\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[18\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[18\]\"" {  } { { "avg_mag.v" "mult_out_2\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[19\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[19\]\"" {  } { { "avg_mag.v" "mult_out_2\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[20\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[20\]\"" {  } { { "avg_mag.v" "mult_out_2\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[21\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[21\]\"" {  } { { "avg_mag.v" "mult_out_2\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[22\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[22\]\"" {  } { { "avg_mag.v" "mult_out_2\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[23\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[23\]\"" {  } { { "avg_mag.v" "mult_out_2\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[24\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[24\]\"" {  } { { "avg_mag.v" "mult_out_2\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[25\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[25\]\"" {  } { { "avg_mag.v" "mult_out_2\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[26\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[26\]\"" {  } { { "avg_mag.v" "mult_out_2\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[0\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[0\]\"" {  } { { "avg_mag.v" "square\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[10\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[10\]\"" {  } { { "avg_mag.v" "square\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[11\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[11\]\"" {  } { { "avg_mag.v" "square\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[12\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[12\]\"" {  } { { "avg_mag.v" "square\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[13\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[13\]\"" {  } { { "avg_mag.v" "square\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[14\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[14\]\"" {  } { { "avg_mag.v" "square\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[15\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[15\]\"" {  } { { "avg_mag.v" "square\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[16\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[16\]\"" {  } { { "avg_mag.v" "square\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[17\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[17\]\"" {  } { { "avg_mag.v" "square\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[1\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[1\]\"" {  } { { "avg_mag.v" "square\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[2\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[2\]\"" {  } { { "avg_mag.v" "square\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[3\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[3\]\"" {  } { { "avg_mag.v" "square\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[4\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[4\]\"" {  } { { "avg_mag.v" "square\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[5\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[5\]\"" {  } { { "avg_mag.v" "square\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[6\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[6\]\"" {  } { { "avg_mag.v" "square\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[7\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[7\]\"" {  } { { "avg_mag.v" "square\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[8\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[8\]\"" {  } { { "avg_mag.v" "square\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[9\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[9\]\"" {  } { { "avg_mag.v" "square\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[0\] " "Logic cell \"isi_power\[0\]\"" {  } { { "deliverable2.v" "isi_power\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[1\] " "Logic cell \"isi_power\[1\]\"" {  } { { "deliverable2.v" "isi_power\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[2\] " "Logic cell \"isi_power\[2\]\"" {  } { { "deliverable2.v" "isi_power\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[3\] " "Logic cell \"isi_power\[3\]\"" {  } { { "deliverable2.v" "isi_power\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[4\] " "Logic cell \"isi_power\[4\]\"" {  } { { "deliverable2.v" "isi_power\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[5\] " "Logic cell \"isi_power\[5\]\"" {  } { { "deliverable2.v" "isi_power\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[6\] " "Logic cell \"isi_power\[6\]\"" {  } { { "deliverable2.v" "isi_power\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[7\] " "Logic cell \"isi_power\[7\]\"" {  } { { "deliverable2.v" "isi_power\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[8\] " "Logic cell \"isi_power\[8\]\"" {  } { { "deliverable2.v" "isi_power\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[9\] " "Logic cell \"isi_power\[9\]\"" {  } { { "deliverable2.v" "isi_power\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[10\] " "Logic cell \"isi_power\[10\]\"" {  } { { "deliverable2.v" "isi_power\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[11\] " "Logic cell \"isi_power\[11\]\"" {  } { { "deliverable2.v" "isi_power\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[12\] " "Logic cell \"isi_power\[12\]\"" {  } { { "deliverable2.v" "isi_power\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[13\] " "Logic cell \"isi_power\[13\]\"" {  } { { "deliverable2.v" "isi_power\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[14\] " "Logic cell \"isi_power\[14\]\"" {  } { { "deliverable2.v" "isi_power\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[15\] " "Logic cell \"isi_power\[15\]\"" {  } { { "deliverable2.v" "isi_power\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[16\] " "Logic cell \"isi_power\[16\]\"" {  } { { "deliverable2.v" "isi_power\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[17\] " "Logic cell \"isi_power\[17\]\"" {  } { { "deliverable2.v" "isi_power\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090151210 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1645090151210 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 857 929 0 0 72 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 857 of its 929 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 72 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1645090152356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645090152537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645090152537 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[3\] " "No output dependent on input pin \"PHYS_KEY\[3\]\"" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645090153132 "|deliverable2|PHYS_KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645090153132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8140 " "Implemented 8140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645090153132 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645090153132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7571 " "Implemented 7571 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645090153132 ""} { "Info" "ICUT_CUT_TM_RAMS" "448 " "Implemented 448 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645090153132 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645090153132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645090153132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645090153193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 03:29:13 2022 " "Processing ended: Thu Feb 17 03:29:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645090153193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645090153193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645090153193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645090153193 ""}
