

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_PASS_3_5_1'
================================================================
* Date:           Wed Nov 12 17:49:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    65537|  40.000 ns|  0.655 ms|    4|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- PASS_3_5_1  |        2|    65535|         3|          1|          1|  1 ~ 65534|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|     97|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln253_fu_103_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln253_fu_92_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln255_fu_114_p2  |      icmp|   0|  0|  23|          16|          16|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  61|          43|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   10|         20|
    |i_fu_40                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_40                           |  10|   0|   10|          0|
    |icmp_ln255_reg_145                |   1|   0|    1|          0|
    |zext_ln253_1_reg_126              |  10|   0|   16|          6|
    |zext_ln253_reg_135                |  10|   0|   64|         54|
    |zext_ln253_reg_135_pp0_iter1_reg  |  10|   0|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|  160|        114|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_PASS_3_5_1|  return value|
|next_label_5          |   in|   16|     ap_none|                                         next_label_5|        scalar|
|parent_address0       |  out|    9|   ap_memory|                                               parent|         array|
|parent_ce0            |  out|    1|   ap_memory|                                               parent|         array|
|parent_q0             |   in|   16|   ap_memory|                                               parent|         array|
|is_external_address1  |  out|    9|   ap_memory|                                          is_external|         array|
|is_external_ce1       |  out|    1|   ap_memory|                                          is_external|         array|
|is_external_we1       |  out|    1|   ap_memory|                                          is_external|         array|
|is_external_d1        |  out|    1|   ap_memory|                                          is_external|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

