---
layout: page
permalink: /publications/index.html
title: Publications
---



## Conference Paper

- TransLib: An Extensible Graph-Aware Library Framework for Automated Generation of Transformer Operators on FPGA<br>**Yang Liu**, Tianchen Wang, Yuxuan Dong, Zexu Zhang, Shun Li, Jun Yu, Kun Wang<br>2024 ACM/IEEE International Conference on Computer-Aided Design ([ICCAD2024](https://2024.iccad.com/))<br>*New Jersey, USA, October 2024.*
  

<p align="center">
<img src="/images/publication/translib.jpg" alt="translib" width="95%" style="object-fit: cover;"/>
</p>

<br>

- Deploying Diffusion Models with Latency-Oriented Scheduling and Memory Overflow Prevention Based on Graph Optimization<br>Hao Zhou, **Yang Liu**, Hongji Wang, Enhao Tang, Shun Li, Yifan Zhang, Guohao Dai *et al*.<br>30th Asia and South Pacific Design Automation Conference ([ASP-DAC2025](https://www.aspdac.com/aspdac2025/))<br>*Tokyo Odaiba Miraikan, Japan, January 2025.*

  <br>

- Fitop-Trans: Maximizing Transformer Pipeline Efficiency through Fixed-Length Token Pruning on FPGA<br>Kejia Shi\*, Manting Zhang\*, Keqing Zhao, Xiaoxing Wu, **Yang Liu**, Jun Yu, Kun Wang<br>34th International Conference on Field-Programmable Logic and Applications ([FPL2024](http://asaclab.polito.it/fpl2024/))<br>*Turin, Italy, September 2024.*

  <br>

- SDAcc: A Stable Diffusion Accelerator on FPGA via
  Software-Hardware Co-Design [[Link]](https://ieeexplore.ieee.org/document/10653678)<br>Hao Zhou, **Yang Liu**, Hongji Wang, Enhao Tang, Shun Li, Yifan Zhang, Kun Wang<br>32nd IEEE International Symposium On Field-Programmable Custom Computing Machines ([FCCM2024](https://www.fccm.org/))<br>*Orlando, FL, USA, May 2024.*

  <br>

- CSTrans-OPU: An FPGA-based Overlay Processor with Full Compilation for Transformer Networks via Sparsity Exploration<br>Yueyin Bai\*, Keqing Zhao\*, **Yang Liu**, Hongji Wang, Hao Zhou, Xiaoxing Wu, Jun Yu, Kun Wang<br>61st ACM/IEEE Design Automation Conference ([DAC'61](https://www.dac.com/))<br>*Moscone West, San Francisco, USA, June 2024.*

  <br>

- DIF-LUT: A Simple Yet Scalable Approximation for Non-linear Activation Function on FPGA [[Link]](https://ieeexplore.ieee.org/document/10296290)<br>**Yang Liu**, Xiaoming He, Jun Yu, Kun Wang<br>33rd International Conference on Field Programmable Logic and Applications ([FPL2023](https://2023.fpl.org/))<br>*Chalmers University of Technology, Gothenburg, Sweden, Sep. 2023.*

<p align="center">
<img src="/images/publication/dif_lut.jpg" alt="dif_lut" width="95%" style="object-fit: cover;"/>
</p>

<br>

## Journal Paper

-  DIF-LUT Pro: An Automated Tool for Simple yet Scalable Approximation of Nonlinear Activation on FPGA *(Under Review)*<br>**Yang Liu**, Shuyang Li, Yu Li, Ruiqi Chen, Shun Li, Jun Yu, Kun Wang<br>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)

  <br>

---

## Selected Projects

#### Allo | *Python, C++, HLS, MLIR; Vitis, Pytest, CI*

- Explore the potential of agile design for programmable architecture with advanced programming model<br>

- Develop tile-based programming interface and relevant features for dataflow architecture<br>

  <br>

#### TransLib | *Python, Verilog HDL, C++, Shell; PyTorch, ONNX, Docker, Vivado*

- Proposed an automated and extensible framework for the operator generation of transformer networks<br>

- Proposed an innovative graph analysis and matching algorithms, ideal for large-scale networks<br>

- Designed a configurable template library of various operations to explore the design space

  <br>

#### DIF-LUT | *Python, Verilog HDL, Shell; Vivado*

- Proposes a simple yet scalable and effective approximation method for Non-linear activation in Neural Networks<br>

- Designed an automation toolchain for table generation and evaluation<br>

- Integrated as an computing unit in FPGA-based accelerator for various scenarios like DNN and Nerf

  <br>

#### SEResnet Accelerator | *Verilog HDL, C++, Python, Shell; Vivado, VStudio*

- Organized the acceleration flow of hardware and software co-design with the compiler toolchain for quantization, instruction generation, .etc<br>

- Deployed specific operations on programmable logic resource of SOC<br>

- Programmed and registered C++ operations on host CPU for simulation<br>

  <br>

#### The Straggler - A Vertically Scrolling Shooting Game| *C++; VStudio*

- Pay homage to the classic shooting game â€“ Raiden, based on a C++ pixel engine<br>

- Developed various game mechanics including skill upgrades, level progression, and boss battles<br>

- Incorporated numerous game features, including pause-and-save, background music, and sound effects

  <br>

---

## Undergraduate Thesis

- A Hardware Acceleration Strategy of Squeeze-and-excite Network Based on the FPAI Chip and Compiler<br>**Yang Liu** (Advisor: Jun Yu). Final Year Project (FYP). 

  <br>Expect to be developed into a journal article for submission to IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ([TCAD](https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43)).
  
  <br>
