{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79994,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.56549e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.97117e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.4178e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.97117e-05,
	"finish__design__instance__count__class:fill_cell": 481,
	"finish__design__instance__area__class:fill_cell": 3112.99,
	"finish__design__instance__count__class:tap_cell": 52,
	"finish__design__instance__area__class:tap_cell": 65.0624,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 300.288,
	"finish__design__instance__count__class:sequential_cell": 9,
	"finish__design__instance__area__class:sequential_cell": 180.173,
	"finish__design__instance__count__class:multi_input_combinational_cell": 109,
	"finish__design__instance__area__class:multi_input_combinational_cell": 650.624,
	"finish__design__instance__count": 685,
	"finish__design__instance__area": 4354.18,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 2.58508,
	"finish__timing__hold__ws": 0.454798,
	"finish__timing__fmax__clock:core_clock": 4.14092e+08,
	"finish__timing__fmax": 4.14092e+08,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.444289,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.707543,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000154483,
	"finish__power__switching__total": 5.36949e-05,
	"finish__power__leakage__total": 3.6215e-10,
	"finish__power__total": 0.000208178,
	"finish__design__io": 37,
	"finish__design__die__area": 4789.33,
	"finish__design__core__area": 4354.18,
	"finish__design__instance__count": 204,
	"finish__design__instance__area": 1241.19,
	"finish__design__instance__count__stdcell": 204,
	"finish__design__instance__area__stdcell": 1241.19,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.285057,
	"finish__design__instance__utilization__stdcell": 0.285057,
	"finish__design__rows": 24,
	"finish__design__rows:unithd": 24,
	"finish__design__sites": 3480,
	"finish__design__sites:unithd": 3480,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}