--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 335506 paths analyzed, 2864 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.431ns.
--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_3_8_P_8 (SLICE_X14Y7.AX), 674 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_15 (FF)
  Destination:          measure/count_time/p_t_3_8_P_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.229ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.651 - 0.618)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_15 to measure/count_time/p_t_3_8_P_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.DQ      Tcko                  0.430   measure/count_time/counter<15>
                                                       measure/count_time/counter_15
    SLICE_X12Y40.B3      net (fanout=8)        2.895   measure/count_time/counter<15>
    SLICE_X12Y40.COUT    Topcyb                0.483   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<5>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CMUX    Tcinc                 0.302   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X15Y29.C5      net (fanout=47)       1.291   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X15Y29.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_8
    SLICE_X17Y8.A5       net (fanout=19)       2.651   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10117
    SLICE_X17Y8.A        Tilo                  0.259   measure/count_time/p_t_3_5_LDC
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT621
    SLICE_X14Y7.AX       net (fanout=2)        0.542   measure/count_time/p_t_3[31]_p_t_3[31]_mux_100_OUT<8>
    SLICE_X14Y7.CLK      Tdick                 0.114   measure/count_time/p_t_3_8_P_8
                                                       measure/count_time/p_t_3_8_P_8
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (1.847ns logic, 7.382ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_21 (FF)
  Destination:          measure/count_time/p_t_3_8_P_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.220ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.651 - 0.623)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_21 to measure/count_time/p_t_3_8_P_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   measure/count_time/counter<23>
                                                       measure/count_time/counter_21
    SLICE_X12Y40.D1      net (fanout=8)        2.962   measure/count_time/counter<21>
    SLICE_X12Y40.COUT    Topcyd                0.312   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CMUX    Tcinc                 0.302   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X15Y29.C5      net (fanout=47)       1.291   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X15Y29.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_8
    SLICE_X17Y8.A5       net (fanout=19)       2.651   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10117
    SLICE_X17Y8.A        Tilo                  0.259   measure/count_time/p_t_3_5_LDC
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT621
    SLICE_X14Y7.AX       net (fanout=2)        0.542   measure/count_time/p_t_3[31]_p_t_3[31]_mux_100_OUT<8>
    SLICE_X14Y7.CLK      Tdick                 0.114   measure/count_time/p_t_3_8_P_8
                                                       measure/count_time/p_t_3_8_P_8
    -------------------------------------------------  ---------------------------
    Total                                      9.220ns (1.771ns logic, 7.449ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_2_19_P_19 (FF)
  Destination:          measure/count_time/p_t_3_8_P_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.739 - 0.749)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_2_19_P_19 to measure/count_time/p_t_3_8_P_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   measure/count_time/p_t_2_19_P_19
                                                       measure/count_time/p_t_2_19_P_19
    SLICE_X9Y46.B5       net (fanout=2)        0.788   measure/count_time/p_t_2_19_P_19
    SLICE_X9Y46.B        Tilo                  0.259   measure/count_time/p_t_2_19_C_19
                                                       measure/count_time/p_t_2_191
    SLICE_X12Y40.C2      net (fanout=3)        1.499   measure/count_time/p_t_2_19
    SLICE_X12Y40.COUT    Topcyc                0.328   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<6>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CMUX    Tcinc                 0.302   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X15Y29.C5      net (fanout=47)       1.291   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X15Y29.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_8
    SLICE_X17Y8.A5       net (fanout=19)       2.651   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10117
    SLICE_X17Y8.A        Tilo                  0.259   measure/count_time/p_t_3_5_LDC
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT621
    SLICE_X14Y7.AX       net (fanout=2)        0.542   measure/count_time/p_t_3[31]_p_t_3[31]_mux_100_OUT<8>
    SLICE_X14Y7.CLK      Tdick                 0.114   measure/count_time/p_t_3_8_P_8
                                                       measure/count_time/p_t_3_8_P_8
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (2.046ns logic, 6.774ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_4_7_P_7 (SLICE_X9Y6.AX), 674 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_15 (FF)
  Destination:          measure/count_time/p_t_4_7_P_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.257ns (Levels of Logic = 4)
  Clock Path Skew:      0.064ns (0.682 - 0.618)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_15 to measure/count_time/p_t_4_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.DQ      Tcko                  0.430   measure/count_time/counter<15>
                                                       measure/count_time/counter_15
    SLICE_X12Y40.B3      net (fanout=8)        2.895   measure/count_time/counter<15>
    SLICE_X12Y40.COUT    Topcyb                0.483   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<5>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CMUX    Tcinc                 0.302   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X13Y18.A6      net (fanout=47)       1.931   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X13Y18.A       Tilo                  0.259   measure/count_time/p_t_4_26_P_26
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_6
    SLICE_X9Y4.D6        net (fanout=19)       1.690   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10115
    SLICE_X9Y4.D         Tilo                  0.259   measure/count_time/p_t_4_7_LDC
                                                       measure/count_time/Mmux_p_t_4[31]_p_t_4[31]_mux_101_OUT601
    SLICE_X9Y6.AX        net (fanout=2)        0.891   measure/count_time/p_t_4[31]_p_t_4[31]_mux_101_OUT<7>
    SLICE_X9Y6.CLK       Tdick                 0.114   measure/count_time/p_t_4_7_P_7
                                                       measure/count_time/p_t_4_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      9.257ns (1.847ns logic, 7.410ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_21 (FF)
  Destination:          measure/count_time/p_t_4_7_P_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 4)
  Clock Path Skew:      0.059ns (0.682 - 0.623)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_21 to measure/count_time/p_t_4_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   measure/count_time/counter<23>
                                                       measure/count_time/counter_21
    SLICE_X12Y40.D1      net (fanout=8)        2.962   measure/count_time/counter<21>
    SLICE_X12Y40.COUT    Topcyd                0.312   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CMUX    Tcinc                 0.302   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X13Y18.A6      net (fanout=47)       1.931   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X13Y18.A       Tilo                  0.259   measure/count_time/p_t_4_26_P_26
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_6
    SLICE_X9Y4.D6        net (fanout=19)       1.690   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10115
    SLICE_X9Y4.D         Tilo                  0.259   measure/count_time/p_t_4_7_LDC
                                                       measure/count_time/Mmux_p_t_4[31]_p_t_4[31]_mux_101_OUT601
    SLICE_X9Y6.AX        net (fanout=2)        0.891   measure/count_time/p_t_4[31]_p_t_4[31]_mux_101_OUT<7>
    SLICE_X9Y6.CLK       Tdick                 0.114   measure/count_time/p_t_4_7_P_7
                                                       measure/count_time/p_t_4_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (1.771ns logic, 7.477ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_7_24_P_24 (FF)
  Destination:          measure/count_time/p_t_4_7_P_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.770 - 0.741)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_7_24_P_24 to measure/count_time/p_t_4_7_P_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.476   measure/count_time/p_t_7_24_P_24
                                                       measure/count_time/p_t_7_24_P_24
    SLICE_X11Y36.B5      net (fanout=2)        0.788   measure/count_time/p_t_7_24_P_24
    SLICE_X11Y36.B       Tilo                  0.259   measure/count_time/p_t_7_24_C_24
                                                       measure/count_time/p_t_7_241
    SLICE_X12Y31.A1      net (fanout=3)        1.522   measure/count_time/p_t_7_24
    SLICE_X12Y31.CMUX    Topac                 0.630   measure/count_time/p_t_7_31_LDC
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_lut<8>
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_cy<10>
    SLICE_X12Y7.D5       net (fanout=26)       2.664   measure/count_time/counter[31]_p_t_7[31]_equal_13_o
    SLICE_X12Y7.D        Tilo                  0.254   measure/count_time/p_t_4_31_P_31
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1101_19
    SLICE_X9Y4.D3        net (fanout=9)        1.326   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1101_7
    SLICE_X9Y4.D         Tilo                  0.259   measure/count_time/p_t_4_7_LDC
                                                       measure/count_time/Mmux_p_t_4[31]_p_t_4[31]_mux_101_OUT601
    SLICE_X9Y6.AX        net (fanout=2)        0.891   measure/count_time/p_t_4[31]_p_t_4[31]_mux_101_OUT<7>
    SLICE_X9Y6.CLK       Tdick                 0.114   measure/count_time/p_t_4_7_P_7
                                                       measure/count_time/p_t_4_7_P_7
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (1.992ns logic, 7.191ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_2_17_P_17 (SLICE_X12Y53.BX), 674 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_15 (FF)
  Destination:          measure/count_time/p_t_2_17_P_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.198ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.743 - 0.711)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_15 to measure/count_time/p_t_2_17_P_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.DQ      Tcko                  0.430   measure/count_time/counter<15>
                                                       measure/count_time/counter_15
    SLICE_X12Y40.B3      net (fanout=8)        2.895   measure/count_time/counter<15>
    SLICE_X12Y40.COUT    Topcyb                0.483   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<5>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CMUX    Tcinc                 0.302   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X15Y29.C5      net (fanout=47)       1.291   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X15Y29.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_8
    SLICE_X12Y53.C4      net (fanout=19)       2.678   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10117
    SLICE_X12Y53.C       Tilo                  0.255   measure/count_time/p_t_2_17_P_17
                                                       measure/count_time/Mmux_p_t_2[31]_p_t_2[31]_mux_99_OUT181
    SLICE_X12Y53.BX      net (fanout=2)        0.517   measure/count_time/p_t_2[31]_p_t_2[31]_mux_99_OUT<17>
    SLICE_X12Y53.CLK     Tdick                 0.085   measure/count_time/p_t_2_17_P_17
                                                       measure/count_time/p_t_2_17_P_17
    -------------------------------------------------  ---------------------------
    Total                                      9.198ns (1.814ns logic, 7.384ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_21 (FF)
  Destination:          measure/count_time/p_t_2_17_P_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.189ns (Levels of Logic = 4)
  Clock Path Skew:      0.027ns (0.743 - 0.716)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_21 to measure/count_time/p_t_2_17_P_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   measure/count_time/counter<23>
                                                       measure/count_time/counter_21
    SLICE_X12Y40.D1      net (fanout=8)        2.962   measure/count_time/counter<21>
    SLICE_X12Y40.COUT    Topcyd                0.312   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<7>
    SLICE_X12Y41.CMUX    Tcinc                 0.302   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X15Y29.C5      net (fanout=47)       1.291   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X15Y29.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_8
    SLICE_X12Y53.C4      net (fanout=19)       2.678   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10117
    SLICE_X12Y53.C       Tilo                  0.255   measure/count_time/p_t_2_17_P_17
                                                       measure/count_time/Mmux_p_t_2[31]_p_t_2[31]_mux_99_OUT181
    SLICE_X12Y53.BX      net (fanout=2)        0.517   measure/count_time/p_t_2[31]_p_t_2[31]_mux_99_OUT<17>
    SLICE_X12Y53.CLK     Tdick                 0.085   measure/count_time/p_t_2_17_P_17
                                                       measure/count_time/p_t_2_17_P_17
    -------------------------------------------------  ---------------------------
    Total                                      9.189ns (1.738ns logic, 7.451ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/counter_26 (FF)
  Destination:          measure/count_time/p_t_2_17_P_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.743 - 0.716)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/counter_26 to measure/count_time/p_t_2_17_P_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.430   measure/count_time/counter<27>
                                                       measure/count_time/counter_26
    SLICE_X12Y41.A1      net (fanout=8)        2.679   measure/count_time/counter<26>
    SLICE_X12Y41.CMUX    Topac                 0.630   measure/count_time/p_t_1_10_C_10
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_lut<8>
                                                       measure/count_time/Mcompar_counter[31]_p_t_2[31]_equal_3_o_cy<10>
    SLICE_X15Y29.C5      net (fanout=47)       1.291   measure/count_time/counter[31]_p_t_2[31]_equal_3_o
    SLICE_X15Y29.C       Tilo                  0.259   measure/count_time/p_t_3_31_P_31
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011_8
    SLICE_X12Y53.C4      net (fanout=19)       2.678   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT10117
    SLICE_X12Y53.C       Tilo                  0.255   measure/count_time/p_t_2_17_P_17
                                                       measure/count_time/Mmux_p_t_2[31]_p_t_2[31]_mux_99_OUT181
    SLICE_X12Y53.BX      net (fanout=2)        0.517   measure/count_time/p_t_2[31]_p_t_2[31]_mux_99_OUT<17>
    SLICE_X12Y53.CLK     Tdick                 0.085   measure/count_time/p_t_2_17_P_17
                                                       measure/count_time/p_t_2_17_P_17
    -------------------------------------------------  ---------------------------
    Total                                      8.824ns (1.659ns logic, 7.165ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_3_10_P_10 (SLICE_X18Y10.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/count_time/p_t_3_10_C_10 (FF)
  Destination:          measure/count_time/p_t_3_10_P_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/count_time/p_t_3_10_C_10 to measure/count_time/p_t_3_10_P_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.DQ      Tcko                  0.198   measure/count_time/p_t_3_10_C_10
                                                       measure/count_time/p_t_3_10_C_10
    SLICE_X18Y10.C6      net (fanout=2)        0.025   measure/count_time/p_t_3_10_C_10
    SLICE_X18Y10.CLK     Tah         (-Th)    -0.190   measure/count_time/p_t_3_10_P_10
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT41
                                                       measure/count_time/p_t_3_10_P_10
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.388ns logic, 0.025ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_3_20_C_20 (SLICE_X22Y18.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/count_time/p_t_3_20_P_20 (FF)
  Destination:          measure/count_time/p_t_3_20_C_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/count_time/p_t_3_20_P_20 to measure/count_time/p_t_3_20_C_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.DQ      Tcko                  0.198   measure/count_time/p_t_3_20_P_20
                                                       measure/count_time/p_t_3_20_P_20
    SLICE_X22Y18.C6      net (fanout=2)        0.025   measure/count_time/p_t_3_20_P_20
    SLICE_X22Y18.CLK     Tah         (-Th)    -0.190   measure/count_time/p_t_3_20_C_20
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT261
                                                       measure/count_time/p_t_3_20_C_20
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.388ns logic, 0.025ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point measure/fetch/p_data_7 (SLICE_X2Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/fetch/p_data_7 (FF)
  Destination:          measure/fetch/p_data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/fetch/p_data_7 to measure/fetch/p_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.200   measure/fetch/p_data<7>
                                                       measure/fetch/p_data_7
    SLICE_X2Y36.D6       net (fanout=2)        0.023   measure/fetch/p_data<7>
    SLICE_X2Y36.CLK      Tah         (-Th)    -0.190   measure/fetch/p_data<7>
                                                       measure/fetch/mux61111
                                                       measure/fetch/p_data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     29.472ns|            0|            0|            0|       335506|
| DCM/clkfx                     |     10.000ns|      9.431ns|          N/A|            0|            0|       335506|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.431|    4.322|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 335506 paths, 0 nets, and 7254 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed THU 12 DEC 13:59:0 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4594 MB



