sys = {
    lineSize = 64;
    frequency = 2600;

    cores = {
        westmere = {
            type = "OOO";
            cores = 16;
            icache = "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1d = {
            caches = 16;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i = {
            caches = 16;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l2 = {
            caches = 16;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };

            children = "l1d|l1i";
        };

        l3 = {
            caches = 1;
            banks = 8;
            size = 20971520;
            latency = 28;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 20;
            };

            children = "l2";
        };
    };

    mem = {
        controllers = 4;
        splitAddrs = false;

        type = "Channel";
        controllerLatency = 0;
        queueDepth = 128;

        channelType = "DDR";
        channelFreq = 667;  # 1333-CL10
        channelWidth = 64;

        ranksPerChannel = 2;
        banksPerRank = 8;
        pageSize = 1024;
        pagePolicy = "close";
        burstCount = 8;
        deviceIOWidth = 8;
        addrMapping = "row:col:rank:bank";

        powerDownCycles = 128;  # system cycles, from Haswell/Skylake datasheets

        timing = {
            tCAS = 10;
            tRCD = 10;
            tRTP = 5;
            tRP = 10;
            tRRD = 4;
            tRAS = 24;
            tFAW = 20;
            tWTR = 5;
            tWR = 10;
            tRTRS = 0;
            tRFC = 74;

            tXP = 4;
            tCKE = 4;
        };

        power = {
            VDD = 1.5
            IDD0 = 110.;
            IDD2N = 65.;
            IDD2P = 12.;
            IDD3N = 62.;
            IDD3P = 40.;
            IDD4R = 200.;
            IDD4W = 220.;
            IDD5 = 240.;
            channelWirePicoJoulePerBit = 0.0;
        };
    };
};

sim = {
    phaseLength = 10000;  # cycles
    maxTotalInstrs = 10000000000L;  # 10B
    statsPhaseInterval = 1000;  # phases --> 10M cycles
};

process0 = {
    command = "$BENCHPATH/build/parsec.streamcluster/parsec.streamcluster 10 20 128 1000000 200000 5000 none output.txt 16";
    startFastForwarded = True;
};

