Timing criticalities have been normalized to be non-negative by relaxing the required times to the maximum arrival time.

Largest timing criticality in design: 1.96785
Smallest timing criticality in design: 0
Total timing criticality in design: 60.7964

Range		0.0e+00 to 3.9e-01	3.9e-01 to 7.9e-01	7.9e-01 to 1.2e+00	1.2e+00 to 1.6e+00	1.6e+00 to 2.0e+00	
Timing criticalities in range		4			0			0			19			18			



Net #	Driver_tnode	 to_node	Timing criticality

    0	  436		    0		1.509342
			  530		1.487643
    1	  515		    1		1.967853
			  130		1.380694
			  277		1.601502
			  431		1.816324
    2	  282		    2		1.881679
    3	  283		    3		1.881679
			  539		1.411878
    4	  135		    4		1.957443
			  281		1.881679
			  432		1.957443
    5	  286		    5		1.957443
			  542		1.336114
    6	  437		    6		1.957443
    7	  285		    7		1.957443
			  433		1.818385
			  551		1.563407
    8	  284		    8		1.742620
			  533		1.487643
    9	  518		    9		1.380694
			  129		1.456458
			  278		1.304929
			  430		1.456458
   10	  435		   10		1.521813
			  524		1.411878
   11	   11		  280		1.753031
   12	   12		  279		1.742620
			  548		1.411878
   13	   13		  428		1.967853
   14	   14		  521		1.411878
   15	  557		   15		0.000000
			  136		0.000000
			  287		0.000000
			  438		0.000000
   16	  434		  128		1.816324
   17	  131		  527		1.411878
   18	  132		  429		1.805914
			  554		1.487643
   19	  133		  545		1.411878
   20	  134		  536		1.487643