#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 25 10:45:14 2021
# Process ID: 13892
# Current directory: C:/Users/84308/Desktop/my_CortexM3/vivado_demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1104 C:\Users\84308\Desktop\my_CortexM3\vivado_demo\CortexM3.xpr
# Log file: C:/Users/84308/Desktop/my_CortexM3/vivado_demo/vivado.log
# Journal file: C:/Users/84308/Desktop/my_CortexM3/vivado_demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84308/Desktop/my_CortexM3/vivado_demo/CortexM3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 760.293 ; gain = 166.297
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 25 10:48:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado_demo/CortexM3.runs/synth_1/runme.log
[Thu Mar 25 10:48:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado_demo/CortexM3.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_lite.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_lite.v
export_ip_user_files -of_objects  [get_files C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_lite.v] -no_script -reset -force -quiet
remove_files  C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_lite.v
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.551 ; gain = 925.652
set_property PROGRAM.FILE {C:/Users/84308/Desktop/my_CortexM3/vivado_demo/CortexM3.runs/impl_1/CortexM3.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/84308/Desktop/my_CortexM3/vivado_demo/CortexM3.runs/impl_1/CortexM3.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CortexM3' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2785.598 ; gain = 19.367
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2785.598 ; gain = 19.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2785.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 2908.074 ; gain = 1051.863
open_report: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3115.121 ; gain = 177.625
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: CortexM3
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:113]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:114]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:115]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:116]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:119]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:120]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:121]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:122]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:123]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:124]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:125]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:126]
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:78]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:79]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:80]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:81]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:84]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:85]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:86]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:87]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:88]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:89]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:90]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:91]
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:113]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:114]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:115]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:116]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:119]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:120]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:121]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:122]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:123]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:124]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:125]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3276.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CortexM3' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:1]
	Parameter SimPresent bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/software/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/software/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/software/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/software/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'cortexm3ds_logic' [C:/Users/84308/Desktop/my_CortexM3/RTL/core/cortexm3ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm3ds_logic' (3#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/core/cortexm3ds_logic.v:27]
WARNING: [Synth 8-350] instance 'ulogic' of module 'cortexm3ds_logic' requires 122 connections, but only 71 given [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:159]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v:49]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxInStg' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:405]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxInStg' (4#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS0' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtx_default_slave' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtx_default_slave' (5#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS0' (6#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS1' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS1' (7#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS2' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS2' (8#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS3' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS3' (9#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS4' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS4' (10#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM0' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM0' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:167]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:170]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM0' (11#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM0' (12#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM1' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM1' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM1' (13#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM1' (14#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM2' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM2' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM2' (15#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM2' (16#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM3' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM3' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM3' (17#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM3' (18#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM4' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM4' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM4' (19#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM4' (20#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v:35]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L1AhbMtx does not have driver. [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v:446]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtx' (21#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v:49]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L1AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:480]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L1AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:495]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM2' does not match port width (4) of module 'L1AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:510]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM3' does not match port width (4) of module 'L1AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:525]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM4' does not match port width (4) of module 'L1AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:540]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_ahb_sync' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v:30]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 2 - type: integer 
	Parameter BURST bound to: 1 - type: integer 
	Parameter HSIZE_W bound to: 2 - type: integer 
	Parameter HSIZE_MAX bound to: 1 - type: integer 
	Parameter TRN_IDLE bound to: 2'b00 
	Parameter TRN_BUSY bound to: 2'b01 
	Parameter TRN_NONSEQ bound to: 2'b10 
	Parameter TRN_SEQ bound to: 2'b11 
	Parameter RESP_OKAY bound to: 1'b0 
	Parameter RESP_ERR bound to: 1'b1 
	Parameter BUR_SINGLE bound to: 3'b000 
	Parameter BUR_INCR bound to: 3'b001 
	Parameter BUR_WRAP4 bound to: 3'b010 
	Parameter BUR_INCR4 bound to: 3'b011 
	Parameter BUR_WRAP8 bound to: 3'b100 
	Parameter BUR_INCR8 bound to: 3'b101 
	Parameter BUR_WRAP16 bound to: 3'b110 
	Parameter BUR_INCR16 bound to: 3'b111 
	Parameter FSM_IDLE bound to: 4'b0100 
	Parameter FSM_ADDR bound to: 4'b0001 
	Parameter FSM_UNLOCK bound to: 4'b0000 
	Parameter FSM_WAIT bound to: 4'b0010 
	Parameter FSM_DONE bound to: 4'b0110 
	Parameter FSM_ERR1 bound to: 4'b1000 
	Parameter FSM_ERR2 bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_ahb_sync_error_canc' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:31]
	Parameter TRN_IDLE bound to: 2'b00 
	Parameter TRN_BUSY bound to: 2'b01 
	Parameter TRN_NONSEQ bound to: 2'b10 
	Parameter TRN_SEQ bound to: 2'b11 
	Parameter RSP_OKAY bound to: 1'b0 
	Parameter RSP_ERROR bound to: 1'b1 
	Parameter ST_CONTROL_IDLE bound to: 1'b0 
	Parameter ST_CONTROL_ERROR bound to: 1'b1 
	Parameter ST_GEN_IDLE bound to: 2'b01 
	Parameter ST_GEN_ERROR1 bound to: 2'b10 
	Parameter ST_GEN_ERROR2 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:163]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_ahb_sync_error_canc' (22#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:31]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_ahb_sync' (23#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v:30]
INFO: [Synth 8-6157] synthesizing module 'L2AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v:45]
INFO: [Synth 8-6157] synthesizing module 'L2AhbInStg' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:405]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbInStg' (24#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L2AhbDecS0' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L2AhbMtx_default_slave' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbMtx_default_slave' (25#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbDecS0' (26#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L2AhbOutStg' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v:35]
INFO: [Synth 8-6157] synthesizing module 'L2AhbArb' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:166]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:169]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbArb' (27#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:35]
WARNING: [Synth 8-6014] Unused sequential element data_in_port_reg was removed.  [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v:301]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbOutStg' (28#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v:35]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L2AhbMtx does not have driver. [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v:190]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbMtx' (29#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v:45]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L2AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:662]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L2AhbMtx' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:677]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_apb/cmsdk_ahb_to_apb.v:31]
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter REGISTER_RDATA bound to: 1 - type: integer 
	Parameter REGISTER_WDATA bound to: 1 - type: integer 
	Parameter ST_BITS bound to: 3 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_APB_WAIT bound to: 3'b001 
	Parameter ST_APB_TRNF bound to: 3'b010 
	Parameter ST_APB_TRNF2 bound to: 3'b011 
	Parameter ST_APB_ENDOK bound to: 3'b100 
	Parameter ST_APB_ERR1 bound to: 3'b101 
	Parameter ST_APB_ERR2 bound to: 3'b110 
	Parameter ST_ILLEGAL bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb' (30#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_apb/cmsdk_ahb_to_apb.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_apb' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:711]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_slave_mux' [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_apb/cmsdk_apb_slave_mux.v:26]
	Parameter PORT0_ENABLE bound to: 1 - type: integer 
	Parameter PORT1_ENABLE bound to: 0 - type: integer 
	Parameter PORT2_ENABLE bound to: 0 - type: integer 
	Parameter PORT3_ENABLE bound to: 0 - type: integer 
	Parameter PORT4_ENABLE bound to: 0 - type: integer 
	Parameter PORT5_ENABLE bound to: 0 - type: integer 
	Parameter PORT6_ENABLE bound to: 0 - type: integer 
	Parameter PORT7_ENABLE bound to: 0 - type: integer 
	Parameter PORT8_ENABLE bound to: 0 - type: integer 
	Parameter PORT9_ENABLE bound to: 0 - type: integer 
	Parameter PORT10_ENABLE bound to: 0 - type: integer 
	Parameter PORT11_ENABLE bound to: 0 - type: integer 
	Parameter PORT12_ENABLE bound to: 0 - type: integer 
	Parameter PORT13_ENABLE bound to: 0 - type: integer 
	Parameter PORT14_ENABLE bound to: 0 - type: integer 
	Parameter PORT15_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_slave_mux' (31#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/bus/sys_apb/cmsdk_apb_slave_mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_ahb_to_sram.v:26]
	Parameter AW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_sram' (32#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_ahb_to_sram.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:866]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_fpga_sram' [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_fpga_sram.v:27]
	Parameter AW bound to: 14 - type: integer 
	Parameter AWT bound to: 16383 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/84308/Desktop/my_CortexM3/Keil/image.hex' is read successfully [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_fpga_sram.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_fpga_sram' (33#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_fpga_sram.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:909]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_uart' [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_apb_uart.v:53]
	Parameter ARM_CMSDK_APB_UART_PID4 bound to: 8'b00000100 
	Parameter ARM_CMSDK_APB_UART_PID5 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID6 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID7 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID0 bound to: 8'b00100001 
	Parameter ARM_CMSDK_APB_UART_PID1 bound to: 8'b10111000 
	Parameter ARM_CMSDK_APB_UART_PID2 bound to: 8'b00011011 
	Parameter ARM_CMSDK_APB_UART_PID3 bound to: 4'b0000 
	Parameter ARM_CMSDK_APB_UART_CID0 bound to: 8'b00001101 
	Parameter ARM_CMSDK_APB_UART_CID1 bound to: 8'b11110000 
	Parameter ARM_CMSDK_APB_UART_CID2 bound to: 8'b00000101 
	Parameter ARM_CMSDK_APB_UART_CID3 bound to: 8'b10110001 
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_apb_uart.v:260]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_apb_uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_uart' (34#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_apb_uart.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_default_slave' [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_ahb_default_slave.v:30]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_default_slave' (35#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/peripheral/cmsdk_ahb_default_slave.v:30]
INFO: [Synth 8-6155] done synthesizing module 'CortexM3' (36#1) [C:/Users/84308/Desktop/my_CortexM3/RTL/CortexM3.v:1]
WARNING: [Synth 8-3331] design cmsdk_ahb_default_slave has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design cmsdk_ahb_to_sram has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design cmsdk_ahb_to_sram has unconnected port HSIZE[2]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PREADY1
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[31]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[30]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[29]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[28]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[27]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[26]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[25]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[24]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[23]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[22]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[21]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[20]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[19]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[18]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[17]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[16]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[15]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[14]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[13]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[12]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[11]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[10]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[9]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[8]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[7]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[6]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[5]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[4]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[3]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[2]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[1]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA1[0]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PSLVERR1
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PREADY2
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[31]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[30]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[29]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[28]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[27]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[26]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[25]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[24]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[23]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[22]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[21]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[20]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[19]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[18]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[17]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[16]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[15]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[14]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[13]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[12]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[11]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[10]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[9]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[8]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[7]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[6]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[5]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[4]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[3]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[2]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[1]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA2[0]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PSLVERR2
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PREADY3
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[31]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[30]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[29]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[28]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[27]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[26]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[25]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[24]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[23]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[22]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[21]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[20]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[19]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[18]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[17]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 3915.043 ; gain = 638.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 3915.043 ; gain = 638.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 3915.043 ; gain = 638.992
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.xdc]
Finished Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3915.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:51 ; elapsed = 00:02:54 . Memory (MB): peak = 3915.043 ; gain = 638.992
97 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:02:54 . Memory (MB): peak = 3915.043 ; gain = 638.992
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 12:22:02 2021...
