# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_2.srcs/sources_1/new/generic_decoder.vhd" \
"../../../../Lab_2.srcs/sources_1/new/generic_mux.vhd" \
"../../../../Lab_2.srcs/sources_1/new/register_file.vhd" \
"../../../../Lab_2.srcs/sources_1/new/register_module.vhd" \
"../../../../Lab_2.srcs/sources_1/new/two_and.vhd" \
"../../../../Lab_2.srcs/sim_1/new/RegisterFileTB.vhd" \

# Do not sort compile order
nosort
