// Seed: 1839373379
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2
);
  tri1 id_4;
  assign id_4 = 1'b0;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input wire id_2
    , id_8, id_9,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5
    , id_10,
    input tri1 id_6
);
  id_11(
      id_6, 1, 1
  ); module_0(
      id_2, id_6, id_6
  );
  assign id_0 = id_2;
endmodule
