<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.13">
  <compounddef id="riscv__signal__converge__example__f32_8c" kind="file" language="C++">
    <compoundname>riscv_signal_converge_example_f32.c</compoundname>
    <includes local="no">stdio.h</includes>
    <includes refid="riscv__math_8h" local="yes">riscv_math.h</includes>
    <includes refid="riscv__signal__converge__example_2math__helper_8h" local="yes">math_helper.h</includes>
    <incdepgraph>
      <node id="612">
        <label>riscv_signal_converge_example_f32.c</label>
        <link refid="riscv__signal__converge__example__f32_8c"/>
        <childnode refid="613" relation="include">
        </childnode>
      </node>
      <node id="613">
        <label>stdio.h</label>
      </node>
    </incdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="riscv__signal__converge__example__f32_8c_1abc004a7fade488e72310fd96c0a101dc" prot="public" static="no">
        <name>TEST_LENGTH_SAMPLES</name>
        <initializer>1536</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="118" column="9" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="riscv__signal__converge__example__f32_8c_1ac1d8ddb4f9a957eef3ad13d44de4d804" prot="public" static="no">
        <name>NUMTAPS</name>
        <initializer>32</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="119" column="9" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="riscv__signal__converge__example__f32_8c_1afcf795f5a96fd55561abe69f56224630" prot="public" static="no">
        <name>BLOCKSIZE</name>
        <initializer>32</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="120" column="9" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="riscv__signal__converge__example__f32_8c_1a6d3c6a4484dcaac72fbfe5100c39b9b6" prot="public" static="no">
        <name>DELTA_ERROR</name>
        <initializer>0.000001f</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="121" column="9" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="riscv__signal__converge__example__f32_8c_1a9156349d99957ded15d8aa3aa11723de" prot="public" static="no">
        <name>DELTA_COEFF</name>
        <initializer>0.0001f</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="122" column="9" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="riscv__signal__converge__example__f32_8c_1a09bc9e6a44f0291cfcf578f2efcddfab" prot="public" static="no">
        <name>MU</name>
        <initializer>0.5f</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="123" column="9" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="riscv__signal__converge__example__f32_8c_1a4b6b859e1e3f6021a360390be287ca2c" prot="public" static="no">
        <name>NUMFRAMES</name>
        <initializer>(TEST_LENGTH_SAMPLES / BLOCKSIZE)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="125" column="9" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="125" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a358ec4e79689e6d3787b89fe78bdb772" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t firStateF32[NUMTAPS+BLOCKSIZE]</definition>
        <argsstring>[NUMTAPS+BLOCKSIZE]</argsstring>
        <name>firStateF32</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="131" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a4ab0c5ac8176cd9de35a438abbb6d1fa" prot="public" static="no" mutable="no">
        <type><ref refid="structriscv__fir__instance__f32" kindref="compound">riscv_fir_instance_f32</ref></type>
        <definition>riscv_fir_instance_f32 LPF_instance</definition>
        <argsstring></argsstring>
        <name>LPF_instance</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="132" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a706980f6f654d199c61e08e7814bd0a1" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t lmsStateF32[NUMTAPS+BLOCKSIZE]</definition>
        <argsstring>[NUMTAPS+BLOCKSIZE]</argsstring>
        <name>lmsStateF32</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="138" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a276e8a27484cf9389dabf047e76992ed" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t errOutput[TEST_LENGTH_SAMPLES]</definition>
        <argsstring>[TEST_LENGTH_SAMPLES]</argsstring>
        <name>errOutput</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="139" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="139" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a3280e3b82a693bdbbe4021d5259bc1a1" prot="public" static="no" mutable="no">
        <type><ref refid="structriscv__lms__norm__instance__f32" kindref="compound">riscv_lms_norm_instance_f32</ref></type>
        <definition>riscv_lms_norm_instance_f32 lmsNorm_instance</definition>
        <argsstring></argsstring>
        <name>lmsNorm_instance</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="140" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="140" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1aac98609c83ad8ed2b05c4fd82d2ba59b" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t testInput_f32[TEST_LENGTH_SAMPLES]</definition>
        <argsstring>[TEST_LENGTH_SAMPLES]</argsstring>
        <name>testInput_f32</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="163" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_graphic_equalizer_example/riscv_graphic_equalizer_data.c" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1aad7c60c30c5af397bb75e603f250f9d3" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t lmsNormCoeff_f32[32]</definition>
        <argsstring>[32]</argsstring>
        <name>lmsNormCoeff_f32</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="164" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_data.c" bodystart="251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1aede8780f021b7f5c33df0c5ee2183ee6" prot="public" static="no" mutable="no">
        <type>const float32_t</type>
        <definition>const float32_t FIRCoeff_f32[32]</definition>
        <argsstring>[32]</argsstring>
        <name>FIRCoeff_f32</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="165" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_data.c" bodystart="263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a16e759789fbc05f878863f009066c8ea" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t wire1[BLOCKSIZE]</definition>
        <argsstring>[BLOCKSIZE]</argsstring>
        <name>wire1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="172" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="172" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a4e370163c81ae2b72cc655a6b79e4c6a" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t wire2[BLOCKSIZE]</definition>
        <argsstring>[BLOCKSIZE]</argsstring>
        <name>wire2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="173" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="173" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1a7e2cceadf6ec7f0aa0f698a680fa3a4b" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t wire3[BLOCKSIZE]</definition>
        <argsstring>[BLOCKSIZE]</argsstring>
        <name>wire3</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="174" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="174" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="riscv__signal__converge__example__f32_8c_1ae6bcc00ea126543ab33d6174549eacda" prot="public" static="no" mutable="no">
        <type>float32_t</type>
        <definition>float32_t err_signal[BLOCKSIZE]</definition>
        <argsstring>[BLOCKSIZE]</argsstring>
        <name>err_signal</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="175" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="175" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="riscv__signal__converge__example__f32_8c_1a0e04d7824cc8efd1a99663fdcc0044f5" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>riscv_status</type>
        <definition>riscv_status test_signal_converge_example</definition>
        <argsstring>(void)</argsstring>
        <name>test_signal_converge_example</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="147" column="1"/>
      </memberdef>
      <memberdef kind="function" id="riscv__signal__converge__example__f32_8c_1ad16dad6baf8151741b8d12a70ca6ac6b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>riscv_status</type>
        <definition>riscv_status test_signal_converge</definition>
        <argsstring>(float32_t *err_signal, uint32_t blockSize)</argsstring>
        <name>test_signal_converge</name>
        <param>
          <type>float32_t *</type>
          <declname>err_signal</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>blockSize</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="153" column="1"/>
      </memberdef>
      <memberdef kind="function" id="riscv__signal__converge__example__f32_8c_1afd2975c4763ec935771e6f63bfe7758b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void getinput</definition>
        <argsstring>(float32_t *input, uint32_t fr_cnt, uint32_t blockSize)</argsstring>
        <name>getinput</name>
        <param>
          <type>float32_t *</type>
          <declname>input</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>fr_cnt</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>blockSize</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="156" column="1"/>
      </memberdef>
      <memberdef kind="function" id="riscv__signal__converge__example__f32_8c_1a52d2cba30e6946c95578be946ac12a65" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t main</definition>
        <argsstring>(void)</argsstring>
        <name>main</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" line="181" column="1" bodyfile="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c" bodystart="181" bodyend="263"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">*<sp/>Copyright<sp/>(C)<sp/>2010-2012<sp/>ARM<sp/>Limited.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2019<sp/>Nuclei<sp/>Limited.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="4"><highlight class="comment">*</highlight></codeline>
<codeline lineno="5"><highlight class="comment">*<sp/>$Date:<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>17.<sp/>January<sp/>2013</highlight></codeline>
<codeline lineno="6"><highlight class="comment">*<sp/>$Revision:<sp/><sp/><sp/><sp/><sp/>V1.4.0</highlight></codeline>
<codeline lineno="7"><highlight class="comment">*</highlight></codeline>
<codeline lineno="8"><highlight class="comment">*<sp/>Project:<sp/><sp/><sp/><sp/><sp/><sp/><sp/>NMSIS<sp/>DSP<sp/>Library</highlight></codeline>
<codeline lineno="9"><highlight class="comment">*<sp/>Title:<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>riscv_signal_converge_example_f32.c</highlight></codeline>
<codeline lineno="10"><highlight class="comment">*</highlight></codeline>
<codeline lineno="11"><highlight class="comment">*<sp/>Description:<sp/><sp/><sp/>Example<sp/>code<sp/>demonstrating<sp/>convergence<sp/>of<sp/>an<sp/>adaptive</highlight></codeline>
<codeline lineno="12"><highlight class="comment">*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>filter.</highlight></codeline>
<codeline lineno="13"><highlight class="comment">*</highlight></codeline>
<codeline lineno="14"><highlight class="comment">*<sp/>Target<sp/>Processor:<sp/>RISC-V<sp/>Cores</highlight></codeline>
<codeline lineno="15"><highlight class="comment">*</highlight></codeline>
<codeline lineno="16"><highlight class="comment">*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without</highlight></codeline>
<codeline lineno="17"><highlight class="comment">*<sp/>modification,<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions</highlight></codeline>
<codeline lineno="18"><highlight class="comment">*<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="19"><highlight class="comment">*<sp/><sp/><sp/>-<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="20"><highlight class="comment">*<sp/><sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="21"><highlight class="comment">*<sp/><sp/><sp/>-<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="22"><highlight class="comment">*<sp/><sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in</highlight></codeline>
<codeline lineno="23"><highlight class="comment">*<sp/><sp/><sp/><sp/><sp/>the<sp/>documentation<sp/>and/or<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the</highlight></codeline>
<codeline lineno="24"><highlight class="comment">*<sp/><sp/><sp/><sp/><sp/>distribution.</highlight></codeline>
<codeline lineno="25"><highlight class="comment">*<sp/><sp/><sp/>-<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>ARM<sp/>LIMITED<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors</highlight></codeline>
<codeline lineno="26"><highlight class="comment">*<sp/><sp/><sp/><sp/><sp/>may<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this</highlight></codeline>
<codeline lineno="27"><highlight class="comment">*<sp/><sp/><sp/><sp/><sp/>software<sp/>without<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="28"><highlight class="comment">*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS</highlight></codeline>
<codeline lineno="30"><highlight class="comment">*<sp/>&quot;AS<sp/>IS&quot;<sp/>AND<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT</highlight></codeline>
<codeline lineno="31"><highlight class="comment">*<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS</highlight></codeline>
<codeline lineno="32"><highlight class="comment">*<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE</highlight></codeline>
<codeline lineno="33"><highlight class="comment">*<sp/>COPYRIGHT<sp/>OWNER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,</highlight></codeline>
<codeline lineno="34"><highlight class="comment">*<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES<sp/>(INCLUDING,</highlight></codeline>
<codeline lineno="35"><highlight class="comment">*<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="36"><highlight class="comment">*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER</highlight></codeline>
<codeline lineno="37"><highlight class="comment">*<sp/>CAUSED<sp/>AND<sp/>ON<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT</highlight></codeline>
<codeline lineno="38"><highlight class="comment">*<sp/>LIABILITY,<sp/>OR<sp/>TORT<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN</highlight></codeline>
<codeline lineno="39"><highlight class="comment">*<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE</highlight></codeline>
<codeline lineno="40"><highlight class="comment">*<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="41"><highlight class="comment"><sp/>*<sp/>--------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="preprocessor">#include<sp/>&lt;stdio.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;riscv_math.h&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;math_helper.h&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113"><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="115"><highlight class="comment">**<sp/>Global<sp/>defines<sp/>for<sp/>the<sp/>simulation</highlight></codeline>
<codeline lineno="116"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TEST_LENGTH_SAMPLES<sp/>1536</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NUMTAPS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>32</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>BLOCKSIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>32</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DELTA_ERROR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0.000001f</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DELTA_COEFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0.0001f</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MU<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0.5f</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NUMFRAMES<sp/>(TEST_LENGTH_SAMPLES<sp/>/<sp/>BLOCKSIZE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="128"><highlight class="comment">*<sp/>Declare<sp/>FIR<sp/>state<sp/>buffers<sp/>and<sp/>structure</highlight></codeline>
<codeline lineno="129"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"></highlight></codeline>
<codeline lineno="131"><highlight class="normal">float32_t<sp/>firStateF32[NUMTAPS<sp/>+<sp/>BLOCKSIZE];</highlight></codeline>
<codeline lineno="132"><highlight class="normal"><ref refid="structriscv__fir__instance__f32" kindref="compound">riscv_fir_instance_f32</ref><sp/>LPF_instance;</highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight></codeline>
<codeline lineno="134"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="135"><highlight class="comment">*<sp/>Declare<sp/>LMSNorm<sp/>state<sp/>buffers<sp/>and<sp/>structure</highlight></codeline>
<codeline lineno="136"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal">float32_t<sp/>lmsStateF32[NUMTAPS<sp/>+<sp/>BLOCKSIZE];</highlight></codeline>
<codeline lineno="139"><highlight class="normal">float32_t<sp/>errOutput[TEST_LENGTH_SAMPLES];</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><ref refid="structriscv__lms__norm__instance__f32" kindref="compound">riscv_lms_norm_instance_f32</ref><sp/>lmsNorm_instance;</highlight></codeline>
<codeline lineno="141"><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="144"><highlight class="comment">*<sp/>Function<sp/>Declarations<sp/>for<sp/>Signal<sp/>Convergence<sp/>Example</highlight></codeline>
<codeline lineno="145"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal">riscv_status<sp/>test_signal_converge_example(<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>);</highlight></codeline>
<codeline lineno="148"><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="151"><highlight class="comment">*<sp/>Internal<sp/>functions</highlight></codeline>
<codeline lineno="152"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal">riscv_status<sp/>test_signal_converge(float32_t*<sp/>err_signal,</highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>blockSize);</highlight></codeline>
<codeline lineno="155"><highlight class="normal"></highlight></codeline>
<codeline lineno="156"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>getinput(float32_t*<sp/>input,</highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>fr_cnt,</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>blockSize);</highlight></codeline>
<codeline lineno="159"><highlight class="normal"></highlight></codeline>
<codeline lineno="160"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="161"><highlight class="comment">*<sp/>External<sp/>Declarations<sp/>for<sp/>FIR<sp/>F32<sp/>module<sp/>Test</highlight></codeline>
<codeline lineno="162"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>float32_t<sp/>testInput_f32[TEST_LENGTH_SAMPLES];</highlight></codeline>
<codeline lineno="164"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>float32_t<sp/>lmsNormCoeff_f32[32];</highlight></codeline>
<codeline lineno="165"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>float32_t<sp/>FIRCoeff_f32[32];</highlight></codeline>
<codeline lineno="166"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/><ref refid="structriscv__lms__norm__instance__f32" kindref="compound">riscv_lms_norm_instance_f32</ref><sp/>lmsNorm_instance;</highlight></codeline>
<codeline lineno="167"><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="169"><highlight class="comment">*<sp/>Declare<sp/>I/O<sp/>buffers</highlight></codeline>
<codeline lineno="170"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="171"><highlight class="normal"></highlight></codeline>
<codeline lineno="172"><highlight class="normal">float32_t<sp/>wire1[BLOCKSIZE];</highlight></codeline>
<codeline lineno="173"><highlight class="normal">float32_t<sp/>wire2[BLOCKSIZE];</highlight></codeline>
<codeline lineno="174"><highlight class="normal">float32_t<sp/>wire3[BLOCKSIZE];</highlight></codeline>
<codeline lineno="175"><highlight class="normal">float32_t<sp/>err_signal[BLOCKSIZE];</highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight></codeline>
<codeline lineno="177"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="178"><highlight class="comment">*<sp/>Signal<sp/>converge<sp/>test</highlight></codeline>
<codeline lineno="179"><highlight class="comment">*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="180"><highlight class="normal"></highlight></codeline>
<codeline lineno="181"><highlight class="normal">int32_t<sp/>main(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="182"><highlight class="normal">{</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/>uint32_t<sp/>i;</highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/>riscv_status<sp/>status;</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/>uint32_t<sp/>index;</highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/>float32_t<sp/>minValue;</highlight></codeline>
<codeline lineno="187"><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Initialize<sp/>the<sp/>LMSNorm<sp/>data<sp/>structure<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><ref refid="group__LMS__NORM_1ga39ba5def59568ef5db5a2da0f6632d0e" kindref="member">riscv_lms_norm_init_f32</ref>(&amp;lmsNorm_instance,<sp/>NUMTAPS,<sp/>lmsNormCoeff_f32,<sp/>lmsStateF32,<sp/>MU,<sp/>BLOCKSIZE);</highlight></codeline>
<codeline lineno="190"><highlight class="normal"></highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Initialize<sp/>the<sp/>FIR<sp/>data<sp/>structure<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="192"><highlight class="normal"><sp/><sp/><ref refid="group__FIR_1gabc32b5613cbace1478d28da3654fd357" kindref="member">riscv_fir_init_f32</ref>(&amp;LPF_instance,<sp/>NUMTAPS,<sp/>(float32_t<sp/>*)FIRCoeff_f32,<sp/>firStateF32,<sp/>BLOCKSIZE);</highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight></codeline>
<codeline lineno="194"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="195"><highlight class="comment"><sp/><sp/>*<sp/>Loop<sp/>over<sp/>the<sp/>frames<sp/>of<sp/>data<sp/>and<sp/>execute<sp/>each<sp/>of<sp/>the<sp/>processing</highlight></codeline>
<codeline lineno="196"><highlight class="comment"><sp/><sp/>*<sp/>functions<sp/>in<sp/>the<sp/>system.</highlight></codeline>
<codeline lineno="197"><highlight class="comment"><sp/><sp/>*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal">(i=0;<sp/>i<sp/>&lt;<sp/>NUMFRAMES;<sp/>i++)</highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Read<sp/>the<sp/>input<sp/>data<sp/>-<sp/>uniformly<sp/>distributed<sp/>random<sp/>noise<sp/>-<sp/>into<sp/>wire1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__copy_1ga2f4fb0541b4d514df044e543c6abfeb3" kindref="member">riscv_copy_f32</ref>(testInput_f32<sp/>+<sp/>(i<sp/>*<sp/>BLOCKSIZE),<sp/>wire1,<sp/>BLOCKSIZE);</highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Execute<sp/>the<sp/>FIR<sp/>processing<sp/>function.<sp/><sp/>Input<sp/>wire1<sp/>and<sp/>output<sp/>wire2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__FIR_1ga9609646d34fdf7b619a1dd845058e495" kindref="member">riscv_fir_f32</ref>(&amp;LPF_instance,<sp/>wire1,<sp/>wire2,<sp/>BLOCKSIZE);</highlight></codeline>
<codeline lineno="206"><highlight class="normal"></highlight></codeline>
<codeline lineno="207"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Execute<sp/>the<sp/>LMS<sp/>Norm<sp/>processing<sp/>function*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208"><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__LMS__NORM_1ga430d4faa1d3bc35f11c7161d32829b54" kindref="member">riscv_lms_norm_f32</ref>(&amp;lmsNorm_instance,<sp/></highlight><highlight class="comment">/*<sp/>LMSNorm<sp/>instance<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wire1,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Input<sp/>signal<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wire2,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reference<sp/>Signal<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="212"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wire3,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Converged<sp/>Signal<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="213"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>err_signal,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Error<sp/>Signal,<sp/>this<sp/>will<sp/>become<sp/>small<sp/>as<sp/>the<sp/>signal<sp/>converges<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="214"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BLOCKSIZE);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>BlockSize<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="215"><highlight class="normal"></highlight></codeline>
<codeline lineno="216"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>apply<sp/>overall<sp/>gain<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="217"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__BasicScale_1ga7ca2deeac250c6fb6c6bb2796bc15ba6" kindref="member">riscv_scale_f32</ref>(wire3,<sp/>5,<sp/>wire3,<sp/>BLOCKSIZE);<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>in-place<sp/>buffer<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="218"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight></codeline>
<codeline lineno="220"><highlight class="normal"><sp/><sp/>status<sp/>=<sp/>RISCV_MATH_SUCCESS;</highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight></codeline>
<codeline lineno="222"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="223"><highlight class="comment"><sp/><sp/>*<sp/>Test<sp/>whether<sp/>the<sp/>error<sp/>signal<sp/>has<sp/>reached<sp/>towards<sp/>0.</highlight></codeline>
<codeline lineno="224"><highlight class="comment"><sp/><sp/>*<sp/>-----------------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="225"><highlight class="normal"></highlight></codeline>
<codeline lineno="226"><highlight class="normal"><sp/><sp/><ref refid="group__BasicAbs_1ga4a0cc36e5ca532df6ec097699347769d" kindref="member">riscv_abs_f32</ref>(err_signal,<sp/>err_signal,<sp/>BLOCKSIZE);</highlight></codeline>
<codeline lineno="227"><highlight class="normal"><sp/><sp/><ref refid="group__Min_1ga4858d42639fee0082c0faceddd44dfda" kindref="member">riscv_min_f32</ref>(err_signal,<sp/>BLOCKSIZE,<sp/>&amp;minValue,<sp/>&amp;index);</highlight></codeline>
<codeline lineno="228"><highlight class="normal"></highlight></codeline>
<codeline lineno="229"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(minValue<sp/>&gt;<sp/>DELTA_ERROR)</highlight></codeline>
<codeline lineno="230"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="231"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>printf(</highlight><highlight class="stringliteral">&quot;first<sp/>failed\n&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="232"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/>RISCV_MATH_TEST_FAILURE;</highlight></codeline>
<codeline lineno="233"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="234"><highlight class="normal"></highlight></codeline>
<codeline lineno="235"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="236"><highlight class="comment"><sp/><sp/>*<sp/>Test<sp/>whether<sp/>the<sp/>filter<sp/>coefficients<sp/>have<sp/>converged.</highlight></codeline>
<codeline lineno="237"><highlight class="comment"><sp/><sp/>*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238"><highlight class="normal"></highlight></codeline>
<codeline lineno="239"><highlight class="normal"><sp/><sp/><ref refid="group__BasicSub_1ga2e1928fe086fbaea97c86fc3028d6c85" kindref="member">riscv_sub_f32</ref>((float32_t<sp/>*)FIRCoeff_f32,<sp/>lmsNormCoeff_f32,<sp/>lmsNormCoeff_f32,<sp/>NUMTAPS);</highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"><sp/><sp/><ref refid="group__BasicAbs_1ga4a0cc36e5ca532df6ec097699347769d" kindref="member">riscv_abs_f32</ref>(lmsNormCoeff_f32,<sp/>lmsNormCoeff_f32,<sp/>NUMTAPS);</highlight></codeline>
<codeline lineno="242"><highlight class="normal"><sp/><sp/><ref refid="group__Min_1ga4858d42639fee0082c0faceddd44dfda" kindref="member">riscv_min_f32</ref>(lmsNormCoeff_f32,<sp/>NUMTAPS,<sp/>&amp;minValue,<sp/>&amp;index);</highlight></codeline>
<codeline lineno="243"><highlight class="normal"></highlight></codeline>
<codeline lineno="244"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(minValue<sp/>&gt;<sp/>DELTA_COEFF)</highlight></codeline>
<codeline lineno="245"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="246"><highlight class="normal"><sp/><sp/><sp/><sp/>printf(</highlight><highlight class="stringliteral">&quot;second<sp/>failed\n&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="247"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/>RISCV_MATH_TEST_FAILURE;</highlight></codeline>
<codeline lineno="248"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="249"><highlight class="normal"></highlight></codeline>
<codeline lineno="250"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>----------------------------------------------------------------------</highlight></codeline>
<codeline lineno="251"><highlight class="comment"><sp/><sp/>*<sp/>Loop<sp/>here<sp/>if<sp/>the<sp/>signals<sp/>did<sp/>not<sp/>pass<sp/>the<sp/>convergence<sp/>check.</highlight></codeline>
<codeline lineno="252"><highlight class="comment"><sp/><sp/>*<sp/>This<sp/>denotes<sp/>a<sp/>test<sp/>failure</highlight></codeline>
<codeline lineno="253"><highlight class="comment"><sp/><sp/>*<sp/>-------------------------------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight></codeline>
<codeline lineno="255"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<sp/>status<sp/>!=<sp/>RISCV_MATH_SUCCESS)</highlight></codeline>
<codeline lineno="256"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="257"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>printf(</highlight><highlight class="stringliteral">&quot;failed\n&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="258"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>1;</highlight></codeline>
<codeline lineno="259"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="260"><highlight class="normal"><sp/><sp/>printf(</highlight><highlight class="stringliteral">&quot;passed\n&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="261"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="262"><highlight class="normal"></highlight></codeline>
<codeline lineno="263"><highlight class="normal">}</highlight></codeline>
<codeline lineno="264"><highlight class="normal"></highlight></codeline>
    </programlisting>
    <location file="/home/xl_ci/gitlab-runner/builds/f5c994c2/0/software/library/cmsis-5-riscv/CMSIS/nmsis_release/NMSIS/DSP/Examples/RISCV/riscv_signal_converge_example/riscv_signal_converge_example_f32.c"/>
  </compounddef>
</doxygen>
