Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 28 15:05:08 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : report_drc -file SOC_Our_IP_wrapper_drc_routed.rpt -pb SOC_Our_IP_wrapper_drc_routed.pb -rpx SOC_Our_IP_wrapper_drc_routed.rpx
| Design       : SOC_Our_IP_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 128
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 128        |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[0]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[100]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[100]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[100]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[101]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[101]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[101]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[103]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[103]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[103]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[104]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[104]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[104]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[107]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[107]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[107]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[109]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[109]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[109]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[10]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[110]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[110]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[110]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[111]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[111]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[111]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[112]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[112]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[112]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[113]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[113]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[113]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[114]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[114]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[114]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[115]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[115]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[115]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[116]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[116]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[116]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[117]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[117]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[117]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[118]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[118]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[118]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[119]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[119]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[119]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[11]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[120]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[120]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[120]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[121]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[121]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[121]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[122]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[122]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[122]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[123]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[123]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[123]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[124]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[124]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[124]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[125]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[125]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[125]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[126]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[126]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[126]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[127]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[127]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[127]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[12]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[13]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[14]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[15]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[16]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[17]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[18]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[19]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[1]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[20]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[21]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[23]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[24]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[25]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[26]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[27]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[28]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[29]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[2]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[30]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[31]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[32]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[33]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[34]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[35]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[36]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[37]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[38]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[39]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[3]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[40]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[41]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[42]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[43]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[44]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[45]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[46]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[47]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[48]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[49]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[4]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[50]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[51]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[52]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[54]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[55]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[56]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[57]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[58]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[5]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[60]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[61]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[62]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[63]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[64]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[65]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[66]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[67]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[6]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[71]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[72]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[72]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[72]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[75]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[75]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[75]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[76]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[76]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[76]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[77]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[77]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[77]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[78]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[78]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[78]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[79]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[79]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[79]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[7]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[80]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[80]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[80]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[81]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[81]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[81]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[82]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[82]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[82]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[83]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[83]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[83]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[84]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[84]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[84]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[85]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[85]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[85]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[86]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[86]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[86]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[87]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[87]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[87]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[88]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[88]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[88]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[89]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[89]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[89]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[8]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[90]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[90]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[90]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[91]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[91]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[91]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[92]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[92]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[92]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[93]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[93]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[93]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[94]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[94]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[94]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[95]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[95]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[95]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[96]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[96]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[96]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[97]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[97]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[97]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[98]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[98]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[98]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[99]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[99]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[99]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[9]_LDC_i_1/O, cell SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


