Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Jun 22 18:20:22 2021
| Host         : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 564 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1795 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.341        0.000                      0                72413        0.049        0.000                      0                72413        0.750        0.000                       0                 60625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.660        0.000                      0                29881        0.052        0.000                      0                29881        2.000        0.000                       0                 41417  
clk2x               0.357        0.000                      0                28420        0.062        0.000                      0                28420        0.750        0.000                       0                 19208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.453        0.000                      0                12544        0.050        0.000                      0                12544  
clk           clk2x               0.341        0.000                      0                 4704        0.049        0.000                      0                 4704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_5_13/dff_e/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.313ns (7.879%)  route 3.660ns (92.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        1.244     1.244    fsm/state/clk
    SLICE_X35Y67         FDRE                                         r  fsm/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.313     1.557 r  fsm/state/q_reg[0]/Q
                         net (fo=1573, routed)        3.660     5.217    array/pe_5_13/dff_e/q_reg[0]_0[0]
    SLICE_X59Y0          FDRE                                         r  array/pe_5_13/dff_e/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41416, unset)        1.176     6.176    array/pe_5_13/dff_e/clk
    SLICE_X59Y0          FDRE                                         r  array/pe_5_13/dff_e/q_reg[2]/C
                         clock pessimism              0.000     6.176    
                         clock uncertainty           -0.035     6.141    
    SLICE_X59Y0          FDRE (Setup_fdre_C_CE)      -0.264     5.877    array/pe_5_13/dff_e/q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 array/pe_8_1/int8_quad_mac/mul/dff_mul_be/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_8_1/int8_quad_mac/acc_x_dff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.912%)  route 0.162ns (39.088%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.627     0.627    array/pe_8_1/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X48Y122        FDRE                                         r  array/pe_8_1/int8_quad_mac/mul/dff_mul_be/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141     0.768 r  array/pe_8_1/int8_quad_mac/mul/dff_mul_be/q_reg[2]/Q
                         net (fo=2, routed)           0.162     0.930    array/pe_8_1/int8_quad_mac/mul/dff_mul_be/q_reg[15]_0[2]
    SLICE_X53Y122        LUT2 (Prop_lut2_I0_O)        0.045     0.975 r  array/pe_8_1/int8_quad_mac/mul/dff_mul_be/z_carry_i_2__616/O
                         net (fo=1, routed)           0.000     0.975    array/pe_8_1/int8_quad_mac/acc_x/S[2]
    SLICE_X53Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.041 r  array/pe_8_1/int8_quad_mac/acc_x/z_carry/O[2]
                         net (fo=1, routed)           0.000     1.041    array/pe_8_1/int8_quad_mac/acc_x_dff/D[2]
    SLICE_X53Y122        FDRE                                         r  array/pe_8_1/int8_quad_mac/acc_x_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.892     0.892    array/pe_8_1/int8_quad_mac/acc_x_dff/clk
    SLICE_X53Y122        FDRE                                         r  array/pe_8_1/int8_quad_mac/acc_x_dff/q_reg[2]/C
                         clock pessimism             -0.008     0.884    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.105     0.989    array/pe_8_1/int8_quad_mac/acc_x_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X111Y136  array/pe_0_0/dff_a/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X30Y81    array/pe_13_5/dff_a/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X111Y136  array/pe_0_0/dff_a/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 array/pe_4_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_4_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.313ns (19.191%)  route 1.318ns (80.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 3.710 - 2.500 ) 
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.326     1.326    array/pe_4_13/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X76Y10         FDRE                                         r  array/pe_4_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDRE (Prop_fdre_C_Q)         0.313     1.639 r  array/pe_4_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/Q
                         net (fo=6, routed)           1.318     2.957    array/pe_4_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[24]
    DSP48_X2Y2           DSP48E1                                      r  array/pe_4_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.210     3.710    array/pe_4_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X2Y2           DSP48E1                                      r  array/pe_4_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.011     3.721    
                         clock uncertainty           -0.035     3.686    
    DSP48_X2Y2           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.372     3.314    array/pe_4_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.314    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  0.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 array/pe_9_13/int8_quad_mac/mul/dff_be0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_9_13/int8_quad_mac/mul/dff_be1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.879%)  route 0.228ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.562     0.562    array/pe_9_13/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X42Y0          FDRE                                         r  array/pe_9_13/int8_quad_mac/mul/dff_be0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  array/pe_9_13/int8_quad_mac/mul/dff_be0/q_reg[2]/Q
                         net (fo=2, routed)           0.228     0.954    array/pe_9_13/int8_quad_mac/mul/dff_be1/D[2]
    SLICE_X53Y0          FDRE                                         r  array/pe_9_13/int8_quad_mac/mul/dff_be1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.825     0.825    array/pe_9_13/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X53Y0          FDRE                                         r  array/pe_9_13/int8_quad_mac/mul/dff_be1/q_reg[2]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.072     0.892    array/pe_9_13/int8_quad_mac/mul/dff_be1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X4Y58     array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X102Y111  array/pe_2_3/int8_quad_mac/mul/dff_ae1/q_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X100Y147  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 array/pe_13_13/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.821ns  (logic 0.341ns (18.724%)  route 1.480ns (81.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.170ns = ( 6.170 - 5.000 ) 
    Source Clock Delay      (SCD):    1.342ns = ( 3.842 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.342     3.842    array/pe_13_13/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X23Y2          FDRE                                         r  array/pe_13_13/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.341     4.183 r  array/pe_13_13/int8_quad_mac/mul/dff_ae0/q_reg[9]/Q
                         net (fo=2, routed)           1.480     5.663    array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/D[9]
    SLICE_X56Y15         FDRE                                         r  array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41416, unset)        1.170     6.170    array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X56Y15         FDRE                                         r  array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[9]/C
                         clock pessimism              0.000     6.170    
                         clock uncertainty           -0.035     6.135    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.018     6.117    array/pe_13_13/int8_quad_mac/mul/dff_mul_ce/q_reg[9]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 array/pe_1_13/int8_quad_mac/mul/dff_ae1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_1_13/int8_quad_mac/mul/dff_mul_ae/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.939%)  route 0.274ns (66.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.587     0.587    array/pe_1_13/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X79Y5          FDRE                                         r  array/pe_1_13/int8_quad_mac/mul/dff_ae1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  array/pe_1_13/int8_quad_mac/mul/dff_ae1/q_reg[8]/Q
                         net (fo=1, routed)           0.274     1.002    array/pe_1_13/int8_quad_mac/mul/dff_mul_ae/D[8]
    SLICE_X79Y4          FDRE                                         r  array/pe_1_13/int8_quad_mac/mul/dff_mul_ae/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.857     0.857    array/pe_1_13/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X79Y4          FDRE                                         r  array/pe_1_13/int8_quad_mac/mul/dff_mul_ae/q_reg[8]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.035     0.892    
    SLICE_X79Y4          FDRE (Hold_fdre_C_D)         0.060     0.952    array/pe_1_13/int8_quad_mac/mul/dff_mul_ae/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 array/pe_5_12/dff_c/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_5_12/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.438ns (22.396%)  route 1.518ns (77.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 3.625 - 2.500 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        1.323     1.323    array/pe_5_12/dff_c/clk
    SLICE_X88Y16         FDRE                                         r  array/pe_5_12/dff_c/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y16         FDRE (Prop_fdre_C_Q)         0.341     1.664 r  array/pe_5_12/dff_c/q_reg[6]/Q
                         net (fo=2, routed)           1.518     3.182    array/pe_5_12/int8_quad_mac/mul/q_reg[7]_4[6]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.097     3.279 r  array/pe_5_12/int8_quad_mac/mul/q[6]_i_1/O
                         net (fo=1, routed)           0.000     3.279    array/pe_5_12/int8_quad_mac/mul/dff_dsp_in0/D[6]
    SLICE_X49Y15         FDRE                                         r  array/pe_5_12/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.125     3.625    array/pe_5_12/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X49Y15         FDRE                                         r  array/pe_5_12/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
                         clock pessimism              0.000     3.625    
                         clock uncertainty           -0.035     3.590    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.030     3.620    array/pe_5_12/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  0.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 array/pe_0_13/dff_c/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_0_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.206ns (44.498%)  route 0.257ns (55.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41416, unset)        0.641     0.641    array/pe_0_13/dff_c/clk
    SLICE_X112Y3         FDRE                                         r  array/pe_0_13/dff_c/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDRE (Prop_fdre_C_Q)         0.164     0.805 r  array/pe_0_13/dff_c/q_reg[3]/Q
                         net (fo=1, routed)           0.257     1.062    array/pe_0_13/int8_quad_mac/mul/q_reg[7]_0[3]
    SLICE_X111Y3         LUT3 (Prop_lut3_I0_O)        0.042     1.104 r  array/pe_0_13/int8_quad_mac/mul/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.104    array/pe_0_13/int8_quad_mac/mul/dff_dsp_in0/D[3]
    SLICE_X111Y3         FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.913     0.913    array/pe_0_13/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X111Y3         FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.035     0.948    
    SLICE_X111Y3         FDRE (Hold_fdre_C_D)         0.107     1.055    array/pe_0_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.049    





