
---------- Begin Simulation Statistics ----------
final_tick                               497473505000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101878                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721856                       # Number of bytes of host memory used
host_op_rate                                   187636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   981.56                       # Real time elapsed on the host
host_tick_rate                              506818381                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.497474                       # Number of seconds simulated
sim_ticks                                497473505000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955896                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561245                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565905                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562226                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             197                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570510                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2709                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.974735                       # CPI: cycles per instruction
system.cpu.discardedOps                          4254                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894076                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086265                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169164                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       278901748                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.201016                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        497473505                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       218571757                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2615379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5247510                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2630798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          392                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263000                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            392                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2615225                       # Transaction distribution
system.membus.trans_dist::CleanEvict              142                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631586                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           557                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7879653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7879653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671663104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671663104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632143                       # Request fanout histogram
system.membus.respLayer1.occupancy        24418276250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26169310000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5245827                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631592                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           380                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          230                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7894442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7895202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673590272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673638912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2615759                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334748800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5247961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5247517     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    444      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5247961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15785408000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13159114995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1900000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   40                       # number of demand (read+write) hits
system.l2.demand_hits::total                       54                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                  40                       # number of overall hits
system.l2.overall_hits::total                      54                       # number of overall hits
system.l2.demand_misses::.cpu.inst                366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631782                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632148                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               366                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631782                       # number of overall misses
system.l2.overall_misses::total               2632148                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 299716939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     299756230000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39291000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 299716939000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    299756230000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631822                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632202                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631822                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632202                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.963158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.963158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107352.459016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113883.649558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113882.741396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107352.459016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113883.649558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113882.741396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2615225                       # number of writebacks
system.l2.writebacks::total                   2615225                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632143                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247080714000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247112685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247080714000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247112685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.963158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.963158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87352.459016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93883.605640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93882.697483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87352.459016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93883.605640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93882.697483                       # average overall mshr miss latency
system.l2.replacements                        2615759                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2630602                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2630602                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2630602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2630602                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631586                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 299694083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  299694083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113883.446332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113883.446332                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247062363000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247062363000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93883.446332                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93883.446332                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.963158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107352.459016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107352.459016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.963158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.963158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87352.459016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87352.459016                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22856000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22856000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.852174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 116612.244898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116612.244898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18351000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18351000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.830435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.830435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96078.534031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96078.534031                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16166.734389                       # Cycle average of tags in use
system.l2.tags.total_refs                     5262943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632143                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.531165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16162.203224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11042                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44735727                       # Number of tag accesses
system.l2.tags.data_accesses                 44735727                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336867456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336914304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334748800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334748800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2615225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2615225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             94172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         677156577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             677250749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        94172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      672897746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            672897746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      672897746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            94172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        677156577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1350148495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5230450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000704831500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       290876                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       290876                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10414030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4950416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2615225                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            328964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           328976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            326998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 111917130750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26321430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            210622493250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21259.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40009.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4674884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4647902                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264286                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 287113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 287296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 291166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 291172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 290879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 290879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 290882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 291485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 291482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 290879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 290877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 290877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 290876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 290877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 290877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 290876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 290876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 290876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1171924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.126640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.950211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.498147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17265      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       475018     40.53%     42.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39358      3.36%     45.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33478      2.86%     48.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29192      2.49%     50.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29618      2.53%     53.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33958      2.90%     56.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32643      2.79%     58.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       481394     41.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1171924                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       290876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.098007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.982645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.052732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       290873    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        290876                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       290876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.981631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.979826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.248836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3585      1.23%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      0.02%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           286266     98.42%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              912      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        290876                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336914304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334747200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336914304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334748800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       677.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       672.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    677.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    672.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  497473452000                       # Total gap between requests
system.mem_ctrls.avgGap                      94804.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336867456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334747200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 94171.849413367250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 677156577.414107680321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 672894529.327747821808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5230450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24519000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 210597974250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11497851821500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33495.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40010.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2198252.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4183261740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2223456345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18791780280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13650300000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39269964240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115693287600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      93603899520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       287415949725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.751271                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 238286850000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16611660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 242574995000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4184282760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2223995235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795221760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13652518500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39269964240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115744089990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93561118560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       287431191045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.781908                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 238174372500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16611660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 242687472500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31779631                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31779631                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31779631                       # number of overall hits
system.cpu.icache.overall_hits::total        31779631                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          380                       # number of overall misses
system.cpu.icache.overall_misses::total           380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41518000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41518000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41518000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41518000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780011                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780011                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 109257.894737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109257.894737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 109257.894737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109257.894737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40758000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40758000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40758000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40758000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107257.894737                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107257.894737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107257.894737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107257.894737                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31779631                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31779631                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 109257.894737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109257.894737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40758000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40758000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107257.894737                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107257.894737                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           321.236908                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          83631.607895                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   321.236908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.313708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.313708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         127120424                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        127120424                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81120058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81120058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81120096                       # number of overall hits
system.cpu.dcache.overall_hits::total        81120096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262130                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262130                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 633455573000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 633455573000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 633455573000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 633455573000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382226                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120380.846910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120380.846910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120380.069097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120380.069097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2630602                       # number of writebacks
system.cpu.dcache.writebacks::total           2630602                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631822                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 307611321000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 307611321000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 307613356000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 307613356000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030467                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 116882.350617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 116882.350617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 116882.280033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 116882.280033                       # average overall mshr miss latency
system.cpu.dcache.replacements                2630798                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 106278.969957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106278.969957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 105843.601896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105843.601896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79076391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79076391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 633430810000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 633430810000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120381.471353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120381.471353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 307588988000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 307588988000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116883.235699                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116883.235699                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.472222                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.472222                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2035000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2035000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.263889                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.263889                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107105.263158                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107105.263158                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.646250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83751986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.822816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.646250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         348160998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        348160998                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 497473505000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
