 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sa_processing_element
Version: V-2023.12-SP5
Date   : Sun Oct  5 07:54:02 2025
****************************************

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: mac_q_reg[10]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: mac_q_reg[10]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mac_q_reg[10]/CLK (DFFRNQ_X1)            0.00       0.50 r
  mac_q_reg[10]/Q (DFFRNQ_X1)             12.22      12.72 r
  U455/ZN (NAND2_X1)                       2.91      15.63 f
  U294/ZN (NAND2_X1)                       2.37      18.00 r
  mac_q_reg[10]/D (DFFRNQ_X1)              0.00      18.00 r
  data arrival time                                  18.00

  clock MAIN_CLOCK (rise edge)             2.00       2.00
  clock network delay (ideal)              0.50       2.50
  clock uncertainty                       -0.30       2.20
  mac_q_reg[10]/CLK (DFFRNQ_X1)            0.00       2.20 r
  library setup time                      -7.86      -5.66
  data required time                                 -5.66
  -----------------------------------------------------------
  data required time                                 -5.66
  data arrival time                                 -18.00
  -----------------------------------------------------------
  slack (VIOLATED)                                  -23.66


  Startpoint: pipeline_en
              (input port clocked by MAIN_CLOCK)
  Endpoint: mac_q_reg[11]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: INPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     0.10       0.60 r
  pipeline_en (in)                         0.00       0.60 r
  U232/ZN (INV_X16)                        0.59       1.19 f
  U295/ZN (NOR2_X2)                        4.67       5.86 r
  U355/ZN (INV_X1)                         4.80      10.67 f
  U370/ZN (INV_X2)                         5.35      16.02 r
  U505/ZN (NAND2_X1)                       3.43      19.45 f
  U219/ZN (NAND2_X1)                       2.07      21.52 r
  mac_q_reg[11]/D (DFFRNQ_X1)              0.00      21.52 r
  data arrival time                                  21.52

  clock MAIN_CLOCK (rise edge)             2.00       2.00
  clock network delay (ideal)              0.50       2.50
  clock uncertainty                       -0.30       2.20
  mac_q_reg[11]/CLK (DFFRNQ_X1)            0.00       2.20 r
  library setup time                      -7.86      -5.66
  data required time                                 -5.66
  -----------------------------------------------------------
  data required time                                 -5.66
  data arrival time                                 -21.52
  -----------------------------------------------------------
  slack (VIOLATED)                                  -27.18


  Startpoint: mac_q_reg[0]
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: c_out[0] (output port clocked by MAIN_CLOCK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mac_q_reg[0]/CLK (DFFRNQ_X1)             0.00       0.50 r
  mac_q_reg[0]/Q (DFFRNQ_X1)              12.22      12.72 r
  U456/Z (BUF_X1)                          3.27      15.99 r
  c_out[0] (out)                           0.00      15.99 r
  data arrival time                                  15.99

  clock MAIN_CLOCK (rise edge)             2.00       2.00
  clock network delay (ideal)              0.50       2.50
  clock uncertainty                       -0.30       2.20
  output external delay                   -0.10       2.10
  data required time                                  2.10
  -----------------------------------------------------------
  data required time                                  2.10
  data arrival time                                 -15.99
  -----------------------------------------------------------
  slack (VIOLATED)                                  -13.89


1
