<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/dircc_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_0_routing_output_demux.sv"
   type="SYSTEM_VERILOG"
   library="output_demux" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_0_routing_input_mux.sv"
   type="SYSTEM_VERILOG"
   library="input_mux" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="input_fifo_east" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_8_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_7_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65544_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65543_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65542_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65541_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65540_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65539_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65538_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65537_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65536_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_6_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_5_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_4_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_3_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_2_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131080_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131079_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131078_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131077_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131076_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131075_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131074_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131073_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131072_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_1_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_0_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_types.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_system_states_pkg.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_application_pkg.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_compute_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_receive_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_rts_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_send_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_processing.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_avalon_st_packet_sender.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_avalon_st_packet_receiver.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_status_register.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_address_gen.sv"
   type="SYSTEM_VERILOG"
   library="dircc_address" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/dircc_avalon_st_terminal.v"
   type="VERILOG"
   library="terminal_east_0" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_8.v"
   type="VERILOG"
   library="node_8" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_7.v"
   type="VERILOG"
   library="node_7" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65544.v"
   type="VERILOG"
   library="node_65544" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65543.v"
   type="VERILOG"
   library="node_65543" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65542.v"
   type="VERILOG"
   library="node_65542" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65541.v"
   type="VERILOG"
   library="node_65541" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65540.v"
   type="VERILOG"
   library="node_65540" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65539.v"
   type="VERILOG"
   library="node_65539" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65538.v"
   type="VERILOG"
   library="node_65538" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65537.v"
   type="VERILOG"
   library="node_65537" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_65536.v"
   type="VERILOG"
   library="node_65536" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_6.v"
   type="VERILOG"
   library="node_6" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_5.v"
   type="VERILOG"
   library="node_5" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_4.v"
   type="VERILOG"
   library="node_4" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_3.v"
   type="VERILOG"
   library="node_3" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_2.v"
   type="VERILOG"
   library="node_2" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131080.v"
   type="VERILOG"
   library="node_131080" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131079.v"
   type="VERILOG"
   library="node_131079" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131078.v"
   type="VERILOG"
   library="node_131078" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131077.v"
   type="VERILOG"
   library="node_131077" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131076.v"
   type="VERILOG"
   library="node_131076" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131075.v"
   type="VERILOG"
   library="node_131075" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131074.v"
   type="VERILOG"
   library="node_131074" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131073.v"
   type="VERILOG"
   library="node_131073" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_131072.v"
   type="VERILOG"
   library="node_131072" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_1.v"
   type="VERILOG"
   library="node_1" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_test_version_node_0.v"
   type="VERILOG"
   library="node_0" />
 <file path="simulation/dircc_system_rtl_gals_test_version.v" type="VERILOG" />
 <topLevel name="dircc_system_rtl_gals_test_version" />
 <deviceFamily name="cyclonev" />
</simPackage>
