INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/InstructionDecodeStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecodeStage
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/InstructionDecodeStage.v:11]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/InstructionDecodeStage.v:11]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/InstructionDecodeStage.v:11]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/InstructionDecodeStage.v:11]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/InstructionDecodeStage.v:11]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/InstructionDecodeStage.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Final
INFO: [VRFC 10-311] analyzing module InstructionModule
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v:38]
INFO: [VRFC 10-311] analyzing module InstructionDecode
WARNING: [VRFC 10-3676] redeclaration of ansi port 'op1' is not allowed [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v:74]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v:88]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v:116]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v:304]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v:314]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.srcs/sources_1/new/Final.v:321]
INFO: [VRFC 10-311] analyzing module programcounter
INFO: [VRFC 10-311] analyzing module immediateGenerate
INFO: [VRFC 10-311] analyzing module control
