-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MLP is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    INPUT_STREAM_TVALID : IN STD_LOGIC;
    INPUT_STREAM_TREADY : OUT STD_LOGIC;
    INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
    INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
    OUTPUT_STREAM_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUTPUT_STREAM_TVALID : OUT STD_LOGIC;
    OUTPUT_STREAM_TREADY : IN STD_LOGIC;
    OUTPUT_STREAM_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    OUTPUT_STREAM_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    OUTPUT_STREAM_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
    OUTPUT_STREAM_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_STREAM_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    OUTPUT_STREAM_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of MLP is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MLP_MLP,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.288000,HLS_SYN_LAT=207259,HLS_SYN_TPT=none,HLS_SYN_MEM=167,HLS_SYN_DSP=0,HLS_SYN_FF=34451,HLS_SYN_LUT=29276,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal image_pixels_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal image_pixels_ce0 : STD_LOGIC;
    signal image_pixels_we0 : STD_LOGIC;
    signal image_pixels_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_hidden2_outputs_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal l_hidden2_outputs_ce0 : STD_LOGIC;
    signal l_hidden2_outputs_we0 : STD_LOGIC;
    signal l_hidden2_outputs_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_out_outputs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal l_out_outputs_ce0 : STD_LOGIC;
    signal l_out_outputs_we0 : STD_LOGIC;
    signal l_out_outputs_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_out_outputs_ce1 : STD_LOGIC;
    signal l_out_outputs_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_done : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_idle : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_ready : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_INPUT_STREAM_TREADY : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_ce0 : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_we0 : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_ap_start : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_ap_done : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_ap_idle : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_ap_ready : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_ce0 : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out1_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out2_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out3_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out4_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out5_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out6_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out7_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out8_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out9_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out10_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out11_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out12_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out13_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out14_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out15_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out16_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out17_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out18_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out19_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out20_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out21_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out22_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out23_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out24_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out25_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out26_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out27_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out28_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out29_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out30_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out31_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out32_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out33_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out34_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out35_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out36_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out37_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out38_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out39_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out40_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out41_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out42_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out43_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out44_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out45_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out46_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out47_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out48_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out49_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out50_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out51_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out52_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out53_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out54_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out55_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out56_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out57_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out58_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out59_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out60_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out61_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out62_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_p_out63_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_ap_start : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_ap_done : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_ap_idle : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_ap_ready : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_ce0 : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_we0 : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_ap_start : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_ap_done : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_ap_idle : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_ap_ready : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_ce0 : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_ce0 : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_we0 : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_ce : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_done : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_idle : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_ready : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TREADY : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_ce0 : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TUSER : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TDEST : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_done : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_idle : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_ready : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce0 : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce1 : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_result_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_result_out_ap_vld : STD_LOGIC;
    signal grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_MLP_Pipeline_L1_L2_fu_507_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_MLP_Pipeline_L1_fu_580_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_MLP_Pipeline_L1_L21_fu_779_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state12 : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal result_loc_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_1655_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1655_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1655_ce : STD_LOGIC;
    signal grp_fu_1659_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1659_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1659_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1659_ce : STD_LOGIC;
    signal grp_fu_1663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1663_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1663_ce : STD_LOGIC;
    signal grp_fu_1666_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1666_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1666_ce : STD_LOGIC;
    signal grp_fu_1669_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1669_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1669_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1669_ce : STD_LOGIC;
    signal grp_fu_1673_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1673_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1673_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1673_ce : STD_LOGIC;
    signal grp_fu_1677_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1677_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1677_ce : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_data_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal INPUT_STREAM_TVALID_int_regslice : STD_LOGIC;
    signal INPUT_STREAM_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_INPUT_STREAM_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_INPUT_STREAM_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_user_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TUSER_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_INPUT_STREAM_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_last_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_INPUT_STREAM_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_id_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_INPUT_STREAM_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TDEST_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_INPUT_STREAM_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_dest_V_U_ack_in : STD_LOGIC;
    signal OUTPUT_STREAM_TVALID_int_regslice : STD_LOGIC;
    signal OUTPUT_STREAM_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_STREAM_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return : STD_LOGIC_VECTOR (7 downto 0);

    component MLP_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        INPUT_STREAM_TVALID : IN STD_LOGIC;
        INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        INPUT_STREAM_TREADY : OUT STD_LOGIC;
        INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
        INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
        image_pixels_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        image_pixels_ce0 : OUT STD_LOGIC;
        image_pixels_we0 : OUT STD_LOGIC;
        image_pixels_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_MLP_Pipeline_L1_L2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_pixels_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        image_pixels_ce0 : OUT STD_LOGIC;
        image_pixels_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC;
        p_out63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out63_ap_vld : OUT STD_LOGIC;
        grp_fu_1655_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1655_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_ce : OUT STD_LOGIC;
        grp_fu_1659_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_ce : OUT STD_LOGIC;
        grp_fu_1663_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1663_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1663_p_ce : OUT STD_LOGIC;
        grp_fu_1666_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1666_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1666_p_ce : OUT STD_LOGIC;
        grp_fu_1669_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_ce : OUT STD_LOGIC;
        grp_fu_1673_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1673_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_ce : OUT STD_LOGIC;
        grp_fu_1677_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_ce : OUT STD_LOGIC );
    end component;


    component MLP_MLP_Pipeline_L1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_reload410 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload409 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload408 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload407 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload406 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload405 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload404 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload403 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload402 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload401 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload400 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload399 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload398 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload397 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload396 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload395 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload394 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload393 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload392 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload391 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload390 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload389 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload388 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload387 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload386 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload385 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload384 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload383 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload382 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload381 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload380 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload379 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload378 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload377 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload376 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload375 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload374 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload373 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload372 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload371 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload370 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload369 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload368 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload367 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload366 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload365 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload364 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload363 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload362 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload361 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload360 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload359 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload358 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload357 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload356 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload355 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload354 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload353 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload352 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload351 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload350 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload349 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload348 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        l_hidden2_outputs_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        l_hidden2_outputs_ce0 : OUT STD_LOGIC;
        l_hidden2_outputs_we0 : OUT STD_LOGIC;
        l_hidden2_outputs_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1655_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_ce : OUT STD_LOGIC;
        grp_fu_1659_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_ce : OUT STD_LOGIC;
        grp_fu_1663_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1663_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1663_p_ce : OUT STD_LOGIC;
        grp_fu_1666_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1666_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1666_p_ce : OUT STD_LOGIC;
        grp_fu_1669_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_ce : OUT STD_LOGIC;
        grp_fu_1673_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1673_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_ce : OUT STD_LOGIC;
        grp_fu_1677_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_ce : OUT STD_LOGIC );
    end component;


    component MLP_MLP_Pipeline_L1_L21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        l_hidden2_outputs_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        l_hidden2_outputs_ce0 : OUT STD_LOGIC;
        l_hidden2_outputs_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        l_out_outputs_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        l_out_outputs_ce0 : OUT STD_LOGIC;
        l_out_outputs_we0 : OUT STD_LOGIC;
        l_out_outputs_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1655_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1655_p_ce : OUT STD_LOGIC;
        grp_fu_1659_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1659_p_ce : OUT STD_LOGIC;
        grp_fu_1663_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1663_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1663_p_ce : OUT STD_LOGIC;
        grp_fu_1666_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1666_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1666_p_ce : OUT STD_LOGIC;
        grp_fu_1669_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1669_p_ce : OUT STD_LOGIC;
        grp_fu_1673_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1673_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1673_p_ce : OUT STD_LOGIC;
        grp_fu_1677_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1677_p_ce : OUT STD_LOGIC );
    end component;


    component MLP_MLP_Pipeline_VITIS_LOOP_98_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OUTPUT_STREAM_TREADY : IN STD_LOGIC;
        l_out_outputs_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        l_out_outputs_ce0 : OUT STD_LOGIC;
        l_out_outputs_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUTPUT_STREAM_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUTPUT_STREAM_TVALID : OUT STD_LOGIC;
        OUTPUT_STREAM_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        OUTPUT_STREAM_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        OUTPUT_STREAM_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
        OUTPUT_STREAM_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        OUTPUT_STREAM_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        OUTPUT_STREAM_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component MLP_MLP_Pipeline_VITIS_LOOP_23_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        l_out_outputs_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        l_out_outputs_ce0 : OUT STD_LOGIC;
        l_out_outputs_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        l_out_outputs_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        l_out_outputs_ce1 : OUT STD_LOGIC;
        l_out_outputs_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        result_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        result_out_ap_vld : OUT STD_LOGIC );
    end component;


    component MLP_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component MLP_fexp_32ns_32ns_32_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_dadd_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component MLP_ddiv_64ns_64ns_64_22_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component MLP_image_pixels_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_l_hidden2_outputs_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_l_out_outputs_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_return : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component MLP_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    image_pixels_U : component MLP_image_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => image_pixels_address0,
        ce0 => image_pixels_ce0,
        we0 => image_pixels_we0,
        d0 => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_d0,
        q0 => image_pixels_q0);

    l_hidden2_outputs_U : component MLP_l_hidden2_outputs_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_hidden2_outputs_address0,
        ce0 => l_hidden2_outputs_ce0,
        we0 => l_hidden2_outputs_we0,
        d0 => grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_d0,
        q0 => l_hidden2_outputs_q0);

    l_out_outputs_U : component MLP_l_out_outputs_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_out_outputs_address0,
        ce0 => l_out_outputs_ce0,
        we0 => l_out_outputs_we0,
        d0 => grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_d0,
        q0 => l_out_outputs_q0,
        address1 => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_address1,
        ce1 => l_out_outputs_ce1,
        q1 => l_out_outputs_q1);

    grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488 : component MLP_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start,
        ap_done => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_done,
        ap_idle => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_idle,
        ap_ready => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_ready,
        INPUT_STREAM_TVALID => INPUT_STREAM_TVALID_int_regslice,
        INPUT_STREAM_TDATA => INPUT_STREAM_TDATA_int_regslice,
        INPUT_STREAM_TREADY => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_INPUT_STREAM_TREADY,
        INPUT_STREAM_TKEEP => INPUT_STREAM_TKEEP_int_regslice,
        INPUT_STREAM_TSTRB => INPUT_STREAM_TSTRB_int_regslice,
        INPUT_STREAM_TUSER => INPUT_STREAM_TUSER_int_regslice,
        INPUT_STREAM_TLAST => INPUT_STREAM_TLAST_int_regslice,
        INPUT_STREAM_TID => INPUT_STREAM_TID_int_regslice,
        INPUT_STREAM_TDEST => INPUT_STREAM_TDEST_int_regslice,
        image_pixels_address0 => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_address0,
        image_pixels_ce0 => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_ce0,
        image_pixels_we0 => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_we0,
        image_pixels_d0 => grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_d0);

    grp_MLP_Pipeline_L1_L2_fu_507 : component MLP_MLP_Pipeline_L1_L2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_MLP_Pipeline_L1_L2_fu_507_ap_start,
        ap_done => grp_MLP_Pipeline_L1_L2_fu_507_ap_done,
        ap_idle => grp_MLP_Pipeline_L1_L2_fu_507_ap_idle,
        ap_ready => grp_MLP_Pipeline_L1_L2_fu_507_ap_ready,
        image_pixels_address0 => grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_address0,
        image_pixels_ce0 => grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_ce0,
        image_pixels_q0 => image_pixels_q0,
        p_out => grp_MLP_Pipeline_L1_L2_fu_507_p_out,
        p_out_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out_ap_vld,
        p_out1 => grp_MLP_Pipeline_L1_L2_fu_507_p_out1,
        p_out1_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out1_ap_vld,
        p_out2 => grp_MLP_Pipeline_L1_L2_fu_507_p_out2,
        p_out2_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out2_ap_vld,
        p_out3 => grp_MLP_Pipeline_L1_L2_fu_507_p_out3,
        p_out3_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out3_ap_vld,
        p_out4 => grp_MLP_Pipeline_L1_L2_fu_507_p_out4,
        p_out4_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out4_ap_vld,
        p_out5 => grp_MLP_Pipeline_L1_L2_fu_507_p_out5,
        p_out5_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out5_ap_vld,
        p_out6 => grp_MLP_Pipeline_L1_L2_fu_507_p_out6,
        p_out6_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out6_ap_vld,
        p_out7 => grp_MLP_Pipeline_L1_L2_fu_507_p_out7,
        p_out7_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out7_ap_vld,
        p_out8 => grp_MLP_Pipeline_L1_L2_fu_507_p_out8,
        p_out8_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out8_ap_vld,
        p_out9 => grp_MLP_Pipeline_L1_L2_fu_507_p_out9,
        p_out9_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out9_ap_vld,
        p_out10 => grp_MLP_Pipeline_L1_L2_fu_507_p_out10,
        p_out10_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out10_ap_vld,
        p_out11 => grp_MLP_Pipeline_L1_L2_fu_507_p_out11,
        p_out11_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out11_ap_vld,
        p_out12 => grp_MLP_Pipeline_L1_L2_fu_507_p_out12,
        p_out12_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out12_ap_vld,
        p_out13 => grp_MLP_Pipeline_L1_L2_fu_507_p_out13,
        p_out13_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out13_ap_vld,
        p_out14 => grp_MLP_Pipeline_L1_L2_fu_507_p_out14,
        p_out14_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out14_ap_vld,
        p_out15 => grp_MLP_Pipeline_L1_L2_fu_507_p_out15,
        p_out15_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out15_ap_vld,
        p_out16 => grp_MLP_Pipeline_L1_L2_fu_507_p_out16,
        p_out16_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out16_ap_vld,
        p_out17 => grp_MLP_Pipeline_L1_L2_fu_507_p_out17,
        p_out17_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out17_ap_vld,
        p_out18 => grp_MLP_Pipeline_L1_L2_fu_507_p_out18,
        p_out18_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out18_ap_vld,
        p_out19 => grp_MLP_Pipeline_L1_L2_fu_507_p_out19,
        p_out19_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out19_ap_vld,
        p_out20 => grp_MLP_Pipeline_L1_L2_fu_507_p_out20,
        p_out20_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out20_ap_vld,
        p_out21 => grp_MLP_Pipeline_L1_L2_fu_507_p_out21,
        p_out21_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out21_ap_vld,
        p_out22 => grp_MLP_Pipeline_L1_L2_fu_507_p_out22,
        p_out22_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out22_ap_vld,
        p_out23 => grp_MLP_Pipeline_L1_L2_fu_507_p_out23,
        p_out23_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out23_ap_vld,
        p_out24 => grp_MLP_Pipeline_L1_L2_fu_507_p_out24,
        p_out24_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out24_ap_vld,
        p_out25 => grp_MLP_Pipeline_L1_L2_fu_507_p_out25,
        p_out25_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out25_ap_vld,
        p_out26 => grp_MLP_Pipeline_L1_L2_fu_507_p_out26,
        p_out26_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out26_ap_vld,
        p_out27 => grp_MLP_Pipeline_L1_L2_fu_507_p_out27,
        p_out27_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out27_ap_vld,
        p_out28 => grp_MLP_Pipeline_L1_L2_fu_507_p_out28,
        p_out28_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out28_ap_vld,
        p_out29 => grp_MLP_Pipeline_L1_L2_fu_507_p_out29,
        p_out29_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out29_ap_vld,
        p_out30 => grp_MLP_Pipeline_L1_L2_fu_507_p_out30,
        p_out30_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out30_ap_vld,
        p_out31 => grp_MLP_Pipeline_L1_L2_fu_507_p_out31,
        p_out31_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out31_ap_vld,
        p_out32 => grp_MLP_Pipeline_L1_L2_fu_507_p_out32,
        p_out32_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out32_ap_vld,
        p_out33 => grp_MLP_Pipeline_L1_L2_fu_507_p_out33,
        p_out33_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out33_ap_vld,
        p_out34 => grp_MLP_Pipeline_L1_L2_fu_507_p_out34,
        p_out34_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out34_ap_vld,
        p_out35 => grp_MLP_Pipeline_L1_L2_fu_507_p_out35,
        p_out35_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out35_ap_vld,
        p_out36 => grp_MLP_Pipeline_L1_L2_fu_507_p_out36,
        p_out36_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out36_ap_vld,
        p_out37 => grp_MLP_Pipeline_L1_L2_fu_507_p_out37,
        p_out37_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out37_ap_vld,
        p_out38 => grp_MLP_Pipeline_L1_L2_fu_507_p_out38,
        p_out38_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out38_ap_vld,
        p_out39 => grp_MLP_Pipeline_L1_L2_fu_507_p_out39,
        p_out39_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out39_ap_vld,
        p_out40 => grp_MLP_Pipeline_L1_L2_fu_507_p_out40,
        p_out40_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out40_ap_vld,
        p_out41 => grp_MLP_Pipeline_L1_L2_fu_507_p_out41,
        p_out41_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out41_ap_vld,
        p_out42 => grp_MLP_Pipeline_L1_L2_fu_507_p_out42,
        p_out42_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out42_ap_vld,
        p_out43 => grp_MLP_Pipeline_L1_L2_fu_507_p_out43,
        p_out43_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out43_ap_vld,
        p_out44 => grp_MLP_Pipeline_L1_L2_fu_507_p_out44,
        p_out44_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out44_ap_vld,
        p_out45 => grp_MLP_Pipeline_L1_L2_fu_507_p_out45,
        p_out45_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out45_ap_vld,
        p_out46 => grp_MLP_Pipeline_L1_L2_fu_507_p_out46,
        p_out46_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out46_ap_vld,
        p_out47 => grp_MLP_Pipeline_L1_L2_fu_507_p_out47,
        p_out47_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out47_ap_vld,
        p_out48 => grp_MLP_Pipeline_L1_L2_fu_507_p_out48,
        p_out48_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out48_ap_vld,
        p_out49 => grp_MLP_Pipeline_L1_L2_fu_507_p_out49,
        p_out49_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out49_ap_vld,
        p_out50 => grp_MLP_Pipeline_L1_L2_fu_507_p_out50,
        p_out50_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out50_ap_vld,
        p_out51 => grp_MLP_Pipeline_L1_L2_fu_507_p_out51,
        p_out51_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out51_ap_vld,
        p_out52 => grp_MLP_Pipeline_L1_L2_fu_507_p_out52,
        p_out52_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out52_ap_vld,
        p_out53 => grp_MLP_Pipeline_L1_L2_fu_507_p_out53,
        p_out53_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out53_ap_vld,
        p_out54 => grp_MLP_Pipeline_L1_L2_fu_507_p_out54,
        p_out54_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out54_ap_vld,
        p_out55 => grp_MLP_Pipeline_L1_L2_fu_507_p_out55,
        p_out55_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out55_ap_vld,
        p_out56 => grp_MLP_Pipeline_L1_L2_fu_507_p_out56,
        p_out56_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out56_ap_vld,
        p_out57 => grp_MLP_Pipeline_L1_L2_fu_507_p_out57,
        p_out57_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out57_ap_vld,
        p_out58 => grp_MLP_Pipeline_L1_L2_fu_507_p_out58,
        p_out58_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out58_ap_vld,
        p_out59 => grp_MLP_Pipeline_L1_L2_fu_507_p_out59,
        p_out59_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out59_ap_vld,
        p_out60 => grp_MLP_Pipeline_L1_L2_fu_507_p_out60,
        p_out60_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out60_ap_vld,
        p_out61 => grp_MLP_Pipeline_L1_L2_fu_507_p_out61,
        p_out61_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out61_ap_vld,
        p_out62 => grp_MLP_Pipeline_L1_L2_fu_507_p_out62,
        p_out62_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out62_ap_vld,
        p_out63 => grp_MLP_Pipeline_L1_L2_fu_507_p_out63,
        p_out63_ap_vld => grp_MLP_Pipeline_L1_L2_fu_507_p_out63_ap_vld,
        grp_fu_1655_p_din0 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din0,
        grp_fu_1655_p_din1 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din1,
        grp_fu_1655_p_opcode => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_opcode,
        grp_fu_1655_p_dout0 => grp_fu_1655_p2,
        grp_fu_1655_p_ce => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_ce,
        grp_fu_1659_p_din0 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din0,
        grp_fu_1659_p_din1 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din1,
        grp_fu_1659_p_dout0 => grp_fu_1659_p2,
        grp_fu_1659_p_ce => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_ce,
        grp_fu_1663_p_din0 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_din0,
        grp_fu_1663_p_dout0 => grp_fu_1663_p1,
        grp_fu_1663_p_ce => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_ce,
        grp_fu_1666_p_din0 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_din0,
        grp_fu_1666_p_dout0 => grp_fu_1666_p1,
        grp_fu_1666_p_ce => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_ce,
        grp_fu_1669_p_din0 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din0,
        grp_fu_1669_p_din1 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din1,
        grp_fu_1669_p_dout0 => grp_fu_1669_p2,
        grp_fu_1669_p_ce => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_ce,
        grp_fu_1673_p_din0 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din0,
        grp_fu_1673_p_din1 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din1,
        grp_fu_1673_p_opcode => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_opcode,
        grp_fu_1673_p_dout0 => grp_fu_1673_p2,
        grp_fu_1673_p_ce => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_ce,
        grp_fu_1677_p_din0 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din0,
        grp_fu_1677_p_din1 => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din1,
        grp_fu_1677_p_dout0 => grp_fu_1677_p2,
        grp_fu_1677_p_ce => grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_ce);

    grp_MLP_Pipeline_L1_fu_580 : component MLP_MLP_Pipeline_L1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_MLP_Pipeline_L1_fu_580_ap_start,
        ap_done => grp_MLP_Pipeline_L1_fu_580_ap_done,
        ap_idle => grp_MLP_Pipeline_L1_fu_580_ap_idle,
        ap_ready => grp_MLP_Pipeline_L1_fu_580_ap_ready,
        p_reload410 => grp_MLP_Pipeline_L1_L2_fu_507_p_out63,
        p_reload409 => grp_MLP_Pipeline_L1_L2_fu_507_p_out62,
        p_reload408 => grp_MLP_Pipeline_L1_L2_fu_507_p_out61,
        p_reload407 => grp_MLP_Pipeline_L1_L2_fu_507_p_out60,
        p_reload406 => grp_MLP_Pipeline_L1_L2_fu_507_p_out59,
        p_reload405 => grp_MLP_Pipeline_L1_L2_fu_507_p_out58,
        p_reload404 => grp_MLP_Pipeline_L1_L2_fu_507_p_out57,
        p_reload403 => grp_MLP_Pipeline_L1_L2_fu_507_p_out56,
        p_reload402 => grp_MLP_Pipeline_L1_L2_fu_507_p_out55,
        p_reload401 => grp_MLP_Pipeline_L1_L2_fu_507_p_out54,
        p_reload400 => grp_MLP_Pipeline_L1_L2_fu_507_p_out53,
        p_reload399 => grp_MLP_Pipeline_L1_L2_fu_507_p_out52,
        p_reload398 => grp_MLP_Pipeline_L1_L2_fu_507_p_out51,
        p_reload397 => grp_MLP_Pipeline_L1_L2_fu_507_p_out50,
        p_reload396 => grp_MLP_Pipeline_L1_L2_fu_507_p_out49,
        p_reload395 => grp_MLP_Pipeline_L1_L2_fu_507_p_out48,
        p_reload394 => grp_MLP_Pipeline_L1_L2_fu_507_p_out47,
        p_reload393 => grp_MLP_Pipeline_L1_L2_fu_507_p_out46,
        p_reload392 => grp_MLP_Pipeline_L1_L2_fu_507_p_out45,
        p_reload391 => grp_MLP_Pipeline_L1_L2_fu_507_p_out44,
        p_reload390 => grp_MLP_Pipeline_L1_L2_fu_507_p_out43,
        p_reload389 => grp_MLP_Pipeline_L1_L2_fu_507_p_out42,
        p_reload388 => grp_MLP_Pipeline_L1_L2_fu_507_p_out41,
        p_reload387 => grp_MLP_Pipeline_L1_L2_fu_507_p_out40,
        p_reload386 => grp_MLP_Pipeline_L1_L2_fu_507_p_out39,
        p_reload385 => grp_MLP_Pipeline_L1_L2_fu_507_p_out38,
        p_reload384 => grp_MLP_Pipeline_L1_L2_fu_507_p_out37,
        p_reload383 => grp_MLP_Pipeline_L1_L2_fu_507_p_out36,
        p_reload382 => grp_MLP_Pipeline_L1_L2_fu_507_p_out35,
        p_reload381 => grp_MLP_Pipeline_L1_L2_fu_507_p_out34,
        p_reload380 => grp_MLP_Pipeline_L1_L2_fu_507_p_out33,
        p_reload379 => grp_MLP_Pipeline_L1_L2_fu_507_p_out32,
        p_reload378 => grp_MLP_Pipeline_L1_L2_fu_507_p_out31,
        p_reload377 => grp_MLP_Pipeline_L1_L2_fu_507_p_out30,
        p_reload376 => grp_MLP_Pipeline_L1_L2_fu_507_p_out29,
        p_reload375 => grp_MLP_Pipeline_L1_L2_fu_507_p_out28,
        p_reload374 => grp_MLP_Pipeline_L1_L2_fu_507_p_out27,
        p_reload373 => grp_MLP_Pipeline_L1_L2_fu_507_p_out26,
        p_reload372 => grp_MLP_Pipeline_L1_L2_fu_507_p_out25,
        p_reload371 => grp_MLP_Pipeline_L1_L2_fu_507_p_out24,
        p_reload370 => grp_MLP_Pipeline_L1_L2_fu_507_p_out23,
        p_reload369 => grp_MLP_Pipeline_L1_L2_fu_507_p_out22,
        p_reload368 => grp_MLP_Pipeline_L1_L2_fu_507_p_out21,
        p_reload367 => grp_MLP_Pipeline_L1_L2_fu_507_p_out20,
        p_reload366 => grp_MLP_Pipeline_L1_L2_fu_507_p_out19,
        p_reload365 => grp_MLP_Pipeline_L1_L2_fu_507_p_out18,
        p_reload364 => grp_MLP_Pipeline_L1_L2_fu_507_p_out17,
        p_reload363 => grp_MLP_Pipeline_L1_L2_fu_507_p_out16,
        p_reload362 => grp_MLP_Pipeline_L1_L2_fu_507_p_out15,
        p_reload361 => grp_MLP_Pipeline_L1_L2_fu_507_p_out14,
        p_reload360 => grp_MLP_Pipeline_L1_L2_fu_507_p_out13,
        p_reload359 => grp_MLP_Pipeline_L1_L2_fu_507_p_out12,
        p_reload358 => grp_MLP_Pipeline_L1_L2_fu_507_p_out11,
        p_reload357 => grp_MLP_Pipeline_L1_L2_fu_507_p_out10,
        p_reload356 => grp_MLP_Pipeline_L1_L2_fu_507_p_out9,
        p_reload355 => grp_MLP_Pipeline_L1_L2_fu_507_p_out8,
        p_reload354 => grp_MLP_Pipeline_L1_L2_fu_507_p_out7,
        p_reload353 => grp_MLP_Pipeline_L1_L2_fu_507_p_out6,
        p_reload352 => grp_MLP_Pipeline_L1_L2_fu_507_p_out5,
        p_reload351 => grp_MLP_Pipeline_L1_L2_fu_507_p_out4,
        p_reload350 => grp_MLP_Pipeline_L1_L2_fu_507_p_out3,
        p_reload349 => grp_MLP_Pipeline_L1_L2_fu_507_p_out2,
        p_reload348 => grp_MLP_Pipeline_L1_L2_fu_507_p_out1,
        p_reload => grp_MLP_Pipeline_L1_L2_fu_507_p_out,
        l_hidden2_outputs_address0 => grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_address0,
        l_hidden2_outputs_ce0 => grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_ce0,
        l_hidden2_outputs_we0 => grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_we0,
        l_hidden2_outputs_d0 => grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_d0,
        grp_fu_1655_p_din0 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din0,
        grp_fu_1655_p_din1 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din1,
        grp_fu_1655_p_opcode => grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_opcode,
        grp_fu_1655_p_dout0 => grp_fu_1655_p2,
        grp_fu_1655_p_ce => grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_ce,
        grp_fu_1659_p_din0 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din0,
        grp_fu_1659_p_din1 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din1,
        grp_fu_1659_p_dout0 => grp_fu_1659_p2,
        grp_fu_1659_p_ce => grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_ce,
        grp_fu_1663_p_din0 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_din0,
        grp_fu_1663_p_dout0 => grp_fu_1663_p1,
        grp_fu_1663_p_ce => grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_ce,
        grp_fu_1666_p_din0 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_din0,
        grp_fu_1666_p_dout0 => grp_fu_1666_p1,
        grp_fu_1666_p_ce => grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_ce,
        grp_fu_1669_p_din0 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din0,
        grp_fu_1669_p_din1 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din1,
        grp_fu_1669_p_dout0 => grp_fu_1669_p2,
        grp_fu_1669_p_ce => grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_ce,
        grp_fu_1673_p_din0 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din0,
        grp_fu_1673_p_din1 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din1,
        grp_fu_1673_p_opcode => grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_opcode,
        grp_fu_1673_p_dout0 => grp_fu_1673_p2,
        grp_fu_1673_p_ce => grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_ce,
        grp_fu_1677_p_din0 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din0,
        grp_fu_1677_p_din1 => grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din1,
        grp_fu_1677_p_dout0 => grp_fu_1677_p2,
        grp_fu_1677_p_ce => grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_ce);

    grp_MLP_Pipeline_L1_L21_fu_779 : component MLP_MLP_Pipeline_L1_L21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_MLP_Pipeline_L1_L21_fu_779_ap_start,
        ap_done => grp_MLP_Pipeline_L1_L21_fu_779_ap_done,
        ap_idle => grp_MLP_Pipeline_L1_L21_fu_779_ap_idle,
        ap_ready => grp_MLP_Pipeline_L1_L21_fu_779_ap_ready,
        l_hidden2_outputs_address0 => grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_address0,
        l_hidden2_outputs_ce0 => grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_ce0,
        l_hidden2_outputs_q0 => l_hidden2_outputs_q0,
        l_out_outputs_address0 => grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_address0,
        l_out_outputs_ce0 => grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_ce0,
        l_out_outputs_we0 => grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_we0,
        l_out_outputs_d0 => grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_d0,
        grp_fu_1655_p_din0 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din0,
        grp_fu_1655_p_din1 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din1,
        grp_fu_1655_p_opcode => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_opcode,
        grp_fu_1655_p_dout0 => grp_fu_1655_p2,
        grp_fu_1655_p_ce => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_ce,
        grp_fu_1659_p_din0 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din0,
        grp_fu_1659_p_din1 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din1,
        grp_fu_1659_p_dout0 => grp_fu_1659_p2,
        grp_fu_1659_p_ce => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_ce,
        grp_fu_1663_p_din0 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_din0,
        grp_fu_1663_p_dout0 => grp_fu_1663_p1,
        grp_fu_1663_p_ce => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_ce,
        grp_fu_1666_p_din0 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_din0,
        grp_fu_1666_p_dout0 => grp_fu_1666_p1,
        grp_fu_1666_p_ce => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_ce,
        grp_fu_1669_p_din0 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din0,
        grp_fu_1669_p_din1 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din1,
        grp_fu_1669_p_dout0 => grp_fu_1669_p2,
        grp_fu_1669_p_ce => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_ce,
        grp_fu_1673_p_din0 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din0,
        grp_fu_1673_p_din1 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din1,
        grp_fu_1673_p_opcode => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_opcode,
        grp_fu_1673_p_dout0 => grp_fu_1673_p2,
        grp_fu_1673_p_ce => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_ce,
        grp_fu_1677_p_din0 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din0,
        grp_fu_1677_p_din1 => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din1,
        grp_fu_1677_p_dout0 => grp_fu_1677_p2,
        grp_fu_1677_p_ce => grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_ce);

    grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789 : component MLP_MLP_Pipeline_VITIS_LOOP_98_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start,
        ap_done => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_done,
        ap_idle => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_idle,
        ap_ready => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_ready,
        OUTPUT_STREAM_TREADY => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TREADY,
        l_out_outputs_address0 => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_address0,
        l_out_outputs_ce0 => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_ce0,
        l_out_outputs_q0 => l_out_outputs_q0,
        OUTPUT_STREAM_TDATA => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TDATA,
        OUTPUT_STREAM_TVALID => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        OUTPUT_STREAM_TKEEP => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TKEEP,
        OUTPUT_STREAM_TSTRB => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TSTRB,
        OUTPUT_STREAM_TUSER => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TUSER,
        OUTPUT_STREAM_TLAST => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TLAST,
        OUTPUT_STREAM_TID => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TID,
        OUTPUT_STREAM_TDEST => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TDEST);

    grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808 : component MLP_MLP_Pipeline_VITIS_LOOP_23_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start,
        ap_done => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_done,
        ap_idle => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_idle,
        ap_ready => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_ready,
        l_out_outputs_address0 => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_address0,
        l_out_outputs_ce0 => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce0,
        l_out_outputs_q0 => l_out_outputs_q0,
        l_out_outputs_address1 => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_address1,
        l_out_outputs_ce1 => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce1,
        l_out_outputs_q1 => l_out_outputs_q1,
        result_out => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_result_out,
        result_out_ap_vld => grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_result_out_ap_vld);

    control_s_axi_U : component MLP_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_return => result_loc_fu_216);

    fadd_32ns_32ns_32_5_full_dsp_1_U372 : component MLP_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1655_p0,
        din1 => grp_fu_1655_p1,
        ce => grp_fu_1655_ce,
        dout => grp_fu_1655_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U373 : component MLP_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1659_p0,
        din1 => grp_fu_1659_p1,
        ce => grp_fu_1659_ce,
        dout => grp_fu_1659_p2);

    fptrunc_64ns_32_2_no_dsp_1_U374 : component MLP_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1663_p0,
        ce => grp_fu_1663_ce,
        dout => grp_fu_1663_p1);

    fpext_32ns_64_2_no_dsp_1_U375 : component MLP_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1666_p0,
        ce => grp_fu_1666_ce,
        dout => grp_fu_1666_p1);

    fexp_32ns_32ns_32_8_full_dsp_1_U376 : component MLP_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1669_p0,
        din1 => grp_fu_1669_p1,
        ce => grp_fu_1669_ce,
        dout => grp_fu_1669_p2);

    dadd_64ns_64ns_64_5_full_dsp_1_U377 : component MLP_dadd_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1673_p0,
        din1 => grp_fu_1673_p1,
        ce => grp_fu_1673_ce,
        dout => grp_fu_1673_p2);

    ddiv_64ns_64ns_64_22_no_dsp_1_U378 : component MLP_ddiv_64ns_64ns_64_22_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 22,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1677_p0,
        din1 => grp_fu_1677_p1,
        ce => grp_fu_1677_ce,
        dout => grp_fu_1677_p2);

    regslice_both_INPUT_STREAM_V_data_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_STREAM_TDATA,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_data_V_U_ack_in,
        data_out => INPUT_STREAM_TDATA_int_regslice,
        vld_out => INPUT_STREAM_TVALID_int_regslice,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_data_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_keep_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_STREAM_TKEEP,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_keep_V_U_ack_in,
        data_out => INPUT_STREAM_TKEEP_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_keep_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_keep_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_strb_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_STREAM_TSTRB,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_strb_V_U_ack_in,
        data_out => INPUT_STREAM_TSTRB_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_strb_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_strb_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_user_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_STREAM_TUSER,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_user_V_U_ack_in,
        data_out => INPUT_STREAM_TUSER_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_user_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_user_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_last_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_STREAM_TLAST,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_last_V_U_ack_in,
        data_out => INPUT_STREAM_TLAST_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_last_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_last_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_id_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_STREAM_TID,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_id_V_U_ack_in,
        data_out => INPUT_STREAM_TID_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_id_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_id_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_dest_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_STREAM_TDEST,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_dest_V_U_ack_in,
        data_out => INPUT_STREAM_TDEST_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_dest_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_dest_V_U_apdone_blk);

    regslice_both_OUTPUT_STREAM_V_data_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TDATA,
        vld_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        ack_in => OUTPUT_STREAM_TREADY_int_regslice,
        data_out => OUTPUT_STREAM_TDATA,
        vld_out => regslice_both_OUTPUT_STREAM_V_data_V_U_vld_out,
        ack_out => OUTPUT_STREAM_TREADY,
        apdone_blk => regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk);

    regslice_both_OUTPUT_STREAM_V_keep_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TKEEP,
        vld_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        ack_in => regslice_both_OUTPUT_STREAM_V_keep_V_U_ack_in_dummy,
        data_out => OUTPUT_STREAM_TKEEP,
        vld_out => regslice_both_OUTPUT_STREAM_V_keep_V_U_vld_out,
        ack_out => OUTPUT_STREAM_TREADY,
        apdone_blk => regslice_both_OUTPUT_STREAM_V_keep_V_U_apdone_blk);

    regslice_both_OUTPUT_STREAM_V_strb_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TSTRB,
        vld_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        ack_in => regslice_both_OUTPUT_STREAM_V_strb_V_U_ack_in_dummy,
        data_out => OUTPUT_STREAM_TSTRB,
        vld_out => regslice_both_OUTPUT_STREAM_V_strb_V_U_vld_out,
        ack_out => OUTPUT_STREAM_TREADY,
        apdone_blk => regslice_both_OUTPUT_STREAM_V_strb_V_U_apdone_blk);

    regslice_both_OUTPUT_STREAM_V_user_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TUSER,
        vld_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        ack_in => regslice_both_OUTPUT_STREAM_V_user_V_U_ack_in_dummy,
        data_out => OUTPUT_STREAM_TUSER,
        vld_out => regslice_both_OUTPUT_STREAM_V_user_V_U_vld_out,
        ack_out => OUTPUT_STREAM_TREADY,
        apdone_blk => regslice_both_OUTPUT_STREAM_V_user_V_U_apdone_blk);

    regslice_both_OUTPUT_STREAM_V_last_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TLAST,
        vld_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        ack_in => regslice_both_OUTPUT_STREAM_V_last_V_U_ack_in_dummy,
        data_out => OUTPUT_STREAM_TLAST,
        vld_out => regslice_both_OUTPUT_STREAM_V_last_V_U_vld_out,
        ack_out => OUTPUT_STREAM_TREADY,
        apdone_blk => regslice_both_OUTPUT_STREAM_V_last_V_U_apdone_blk);

    regslice_both_OUTPUT_STREAM_V_id_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TID,
        vld_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        ack_in => regslice_both_OUTPUT_STREAM_V_id_V_U_ack_in_dummy,
        data_out => OUTPUT_STREAM_TID,
        vld_out => regslice_both_OUTPUT_STREAM_V_id_V_U_vld_out,
        ack_out => OUTPUT_STREAM_TREADY,
        apdone_blk => regslice_both_OUTPUT_STREAM_V_id_V_U_apdone_blk);

    regslice_both_OUTPUT_STREAM_V_dest_V_U : component MLP_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TDEST,
        vld_in => grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID,
        ack_in => regslice_both_OUTPUT_STREAM_V_dest_V_U_ack_in_dummy,
        data_out => OUTPUT_STREAM_TDEST,
        vld_out => regslice_both_OUTPUT_STREAM_V_dest_V_U_vld_out,
        ack_out => OUTPUT_STREAM_TREADY,
        apdone_blk => regslice_both_OUTPUT_STREAM_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_MLP_Pipeline_L1_L21_fu_779_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_MLP_Pipeline_L1_L21_fu_779_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_MLP_Pipeline_L1_L21_fu_779_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MLP_Pipeline_L1_L21_fu_779_ap_ready = ap_const_logic_1)) then 
                    grp_MLP_Pipeline_L1_L21_fu_779_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MLP_Pipeline_L1_L2_fu_507_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_MLP_Pipeline_L1_L2_fu_507_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_MLP_Pipeline_L1_L2_fu_507_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MLP_Pipeline_L1_L2_fu_507_ap_ready = ap_const_logic_1)) then 
                    grp_MLP_Pipeline_L1_L2_fu_507_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MLP_Pipeline_L1_fu_580_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_MLP_Pipeline_L1_fu_580_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_MLP_Pipeline_L1_fu_580_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MLP_Pipeline_L1_fu_580_ap_ready = ap_const_logic_1)) then 
                    grp_MLP_Pipeline_L1_fu_580_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state12) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_ready = ap_const_logic_1)) then 
                    grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_ready = ap_const_logic_1)) then 
                    grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_ready = ap_const_logic_1)) then 
                    grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_result_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                result_loc_fu_216 <= grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_result_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_done, grp_MLP_Pipeline_L1_L2_fu_507_ap_done, grp_MLP_Pipeline_L1_fu_580_ap_done, grp_MLP_Pipeline_L1_L21_fu_779_ap_done, grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_done, grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_MLP_Pipeline_L1_L2_fu_507_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_MLP_Pipeline_L1_fu_580_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_MLP_Pipeline_L1_L21_fu_779_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    INPUT_STREAM_TREADY <= regslice_both_INPUT_STREAM_V_data_V_U_ack_in;

    INPUT_STREAM_TREADY_int_regslice_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_INPUT_STREAM_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            INPUT_STREAM_TREADY_int_regslice <= grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_INPUT_STREAM_TREADY;
        else 
            INPUT_STREAM_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    OUTPUT_STREAM_TVALID <= regslice_both_OUTPUT_STREAM_V_data_V_U_vld_out;
    OUTPUT_STREAM_TVALID_int_regslice <= grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TVALID;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state12 <= ap_NS_fsm(11);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_done)
    begin
        if ((grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_done)
    begin
        if ((grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_done)
    begin
        if ((grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_ap_done)
    begin
        if ((grp_MLP_Pipeline_L1_L2_fu_507_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_MLP_Pipeline_L1_fu_580_ap_done)
    begin
        if ((grp_MLP_Pipeline_L1_fu_580_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_MLP_Pipeline_L1_L21_fu_779_ap_done)
    begin
        if ((grp_MLP_Pipeline_L1_L21_fu_779_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state14, regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14, regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_OUTPUT_STREAM_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_MLP_Pipeline_L1_L21_fu_779_ap_start <= grp_MLP_Pipeline_L1_L21_fu_779_ap_start_reg;
    grp_MLP_Pipeline_L1_L2_fu_507_ap_start <= grp_MLP_Pipeline_L1_L2_fu_507_ap_start_reg;
    grp_MLP_Pipeline_L1_fu_580_ap_start <= grp_MLP_Pipeline_L1_fu_580_ap_start_reg;
    grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start <= grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_ap_start_reg;
    grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start <= grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_ap_start_reg;
    grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_OUTPUT_STREAM_TREADY <= (ap_CS_fsm_state11 and OUTPUT_STREAM_TREADY_int_regslice);
    grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start <= grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_ap_start_reg;

    grp_fu_1655_ce_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_ce, grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_ce, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1655_ce <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1655_ce <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1655_ce <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_ce;
        else 
            grp_fu_1655_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1655_p0_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din0, grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din0, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1655_p0 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1655_p0 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1655_p0 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din0;
        else 
            grp_fu_1655_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1655_p1_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din1, grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din1, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1655_p1 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1655_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1655_p1 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1655_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1655_p1 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1655_p_din1;
        else 
            grp_fu_1655_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1659_ce_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_ce, grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_ce, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1659_ce <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1659_ce <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1659_ce <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_ce;
        else 
            grp_fu_1659_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1659_p0_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din0, grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din0, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1659_p0 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1659_p0 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1659_p0 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din0;
        else 
            grp_fu_1659_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1659_p1_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din1, grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din1, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1659_p1 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1659_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1659_p1 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1659_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1659_p1 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1659_p_din1;
        else 
            grp_fu_1659_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1663_ce_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_ce, grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_ce, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1663_ce <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1663_ce <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1663_ce <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_ce;
        else 
            grp_fu_1663_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1663_p0_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_din0, grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_din0, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1663_p0 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1663_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1663_p0 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1663_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1663_p0 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1663_p_din0;
        else 
            grp_fu_1663_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1666_ce_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_ce, grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_ce, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1666_ce <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1666_ce <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1666_ce <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_ce;
        else 
            grp_fu_1666_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1666_p0_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_din0, grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_din0, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1666_p0 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1666_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1666_p0 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1666_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1666_p0 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1666_p_din0;
        else 
            grp_fu_1666_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1669_ce_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_ce, grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_ce, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1669_ce <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1669_ce <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1669_ce <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_ce;
        else 
            grp_fu_1669_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1669_p0_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din0, grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din0, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1669_p0 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1669_p0 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1669_p0 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din0;
        else 
            grp_fu_1669_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1669_p1_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din1, grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din1, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1669_p1 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1669_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1669_p1 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1669_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1669_p1 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1669_p_din1;
        else 
            grp_fu_1669_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1673_ce_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_ce, grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_ce, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1673_ce <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1673_ce <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1673_ce <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_ce;
        else 
            grp_fu_1673_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1673_p0_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din0, grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din0, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1673_p0 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1673_p0 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1673_p0 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din0;
        else 
            grp_fu_1673_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1673_p1_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din1, grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din1, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1673_p1 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1673_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1673_p1 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1673_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1673_p1 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1673_p_din1;
        else 
            grp_fu_1673_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1677_ce_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_ce, grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_ce, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1677_ce <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1677_ce <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1677_ce <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_ce;
        else 
            grp_fu_1677_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1677_p0_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din0, grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din0, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1677_p0 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1677_p0 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1677_p0 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din0;
        else 
            grp_fu_1677_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1677_p1_assign_proc : process(grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din1, grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din1, grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1677_p1 <= grp_MLP_Pipeline_L1_L21_fu_779_grp_fu_1677_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1677_p1 <= grp_MLP_Pipeline_L1_fu_580_grp_fu_1677_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1677_p1 <= grp_MLP_Pipeline_L1_L2_fu_507_grp_fu_1677_p_din1;
        else 
            grp_fu_1677_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    image_pixels_address0_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_address0, grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_pixels_address0 <= grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_pixels_address0 <= grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_address0;
        else 
            image_pixels_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    image_pixels_ce0_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_ce0, grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            image_pixels_ce0 <= grp_MLP_Pipeline_L1_L2_fu_507_image_pixels_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_pixels_ce0 <= grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_ce0;
        else 
            image_pixels_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_pixels_we0_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            image_pixels_we0 <= grp_MLP_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_488_image_pixels_we0;
        else 
            image_pixels_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_hidden2_outputs_address0_assign_proc : process(grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_address0, grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l_hidden2_outputs_address0 <= grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l_hidden2_outputs_address0 <= grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_address0;
        else 
            l_hidden2_outputs_address0 <= "XXXXXXX";
        end if; 
    end process;


    l_hidden2_outputs_ce0_assign_proc : process(grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_ce0, grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l_hidden2_outputs_ce0 <= grp_MLP_Pipeline_L1_L21_fu_779_l_hidden2_outputs_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l_hidden2_outputs_ce0 <= grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_ce0;
        else 
            l_hidden2_outputs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_hidden2_outputs_we0_assign_proc : process(grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            l_hidden2_outputs_we0 <= grp_MLP_Pipeline_L1_fu_580_l_hidden2_outputs_we0;
        else 
            l_hidden2_outputs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_out_outputs_address0_assign_proc : process(grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_address0, grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_address0, grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            l_out_outputs_address0 <= grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l_out_outputs_address0 <= grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l_out_outputs_address0 <= grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_address0;
        else 
            l_out_outputs_address0 <= "XXXX";
        end if; 
    end process;


    l_out_outputs_ce0_assign_proc : process(grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_ce0, grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_ce0, grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            l_out_outputs_ce0 <= grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            l_out_outputs_ce0 <= grp_MLP_Pipeline_VITIS_LOOP_98_4_fu_789_l_out_outputs_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l_out_outputs_ce0 <= grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_ce0;
        else 
            l_out_outputs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_out_outputs_ce1_assign_proc : process(grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            l_out_outputs_ce1 <= grp_MLP_Pipeline_VITIS_LOOP_23_1_fu_808_l_out_outputs_ce1;
        else 
            l_out_outputs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_out_outputs_we0_assign_proc : process(grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            l_out_outputs_we0 <= grp_MLP_Pipeline_L1_L21_fu_779_l_out_outputs_we0;
        else 
            l_out_outputs_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
