{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646186943004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646186943004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 21:09:02 2022 " "Processing started: Tue Mar 01 21:09:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646186943004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186943004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186943004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646186943330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646186943330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab4.sv(16) " "Verilog HDL information at Lab4.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646186948692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646186948693 ""} { "Info" "ISGN_ENTITY_NAME" "2 B2D " "Found entity 2: B2D" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646186948693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646186948743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(29) " "Verilog HDL assignment warning at Lab4.sv(29): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646186948743 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(46) " "Verilog HDL assignment warning at Lab4.sv(46): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646186948744 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(51) " "Verilog HDL assignment warning at Lab4.sv(51): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646186948744 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4.sv(56) " "Verilog HDL assignment warning at Lab4.sv(56): truncated value with size 32 to match size of target (7)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646186948744 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.sv(83) " "Verilog HDL assignment warning at Lab4.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646186948745 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.sv(84) " "Verilog HDL assignment warning at Lab4.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646186948745 "|Lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B2D B2D:hex01 " "Elaborating entity \"B2D\" for hierarchy \"B2D:hex01\"" {  } { { "Lab4.sv" "hex01" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646186948759 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab4.sv(99) " "Verilog HDL Case Statement warning at Lab4.sv(99): incomplete case statement has no default case item" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646186948759 "|Lab4|B2D:hex01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputBus Lab4.sv(99) " "Verilog HDL Always Construct warning at Lab4.sv(99): inferring latch(es) for variable \"outputBus\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646186948759 "|Lab4|B2D:hex01"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Lab4.sv(99) " "SystemVerilog RTL Coding error at Lab4.sv(99): always_comb construct does not infer purely combinational logic." {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1646186948759 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[0\] Lab4.sv(99) " "Inferred latch for \"outputBus\[0\]\" at Lab4.sv(99)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[1\] Lab4.sv(99) " "Inferred latch for \"outputBus\[1\]\" at Lab4.sv(99)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[2\] Lab4.sv(99) " "Inferred latch for \"outputBus\[2\]\" at Lab4.sv(99)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[3\] Lab4.sv(99) " "Inferred latch for \"outputBus\[3\]\" at Lab4.sv(99)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[4\] Lab4.sv(99) " "Inferred latch for \"outputBus\[4\]\" at Lab4.sv(99)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[5\] Lab4.sv(99) " "Inferred latch for \"outputBus\[5\]\" at Lab4.sv(99)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 "|Lab4|B2D:hex01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputBus\[6\] Lab4.sv(99) " "Inferred latch for \"outputBus\[6\]\" at Lab4.sv(99)" {  } { { "Lab4.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 "|Lab4|B2D:hex01"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "B2D:hex01 " "Can't elaborate user hierarchy \"B2D:hex01\"" {  } { { "Lab4.sv" "hex01" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv" 86 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646186948760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646186948800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 01 21:09:08 2022 " "Processing ended: Tue Mar 01 21:09:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646186948800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646186948800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646186948800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186948800 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646186949365 ""}
