<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-10838</identifier><datestamp>2011-12-27T05:46:09Z</datestamp><dc:title>FAULT TOLERANCE IN N-MOS RANDOM-ACCESS MEMORIES WITH DYNAMIC REDUNDANCY METHODS</dc:title><dc:creator>NAIDU, RV</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:publisher>PERGAMON-ELSEVIER SCIENCE LTD</dc:publisher><dc:date>2011-08-24T09:37:03Z</dc:date><dc:date>2011-12-26T12:56:50Z</dc:date><dc:date>2011-12-27T05:46:09Z</dc:date><dc:date>2011-08-24T09:37:03Z</dc:date><dc:date>2011-12-26T12:56:50Z</dc:date><dc:date>2011-12-27T05:46:09Z</dc:date><dc:date>1988</dc:date><dc:type>Article</dc:type><dc:identifier>MICROELECTRONICS AND RELIABILITY, 28(2), 193-200</dc:identifier><dc:identifier>0026-2714</dc:identifier><dc:identifier>http://dx.doi.org/10.1016/0026-2714(88)90350-2</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/10838</dc:identifier><dc:identifier>http://hdl.handle.net/10054/10838</dc:identifier><dc:language>en</dc:language></oai_dc:dc>