`timescale 1ns/1ps
// ============================================================
// ALU top level
//
// Decodes the opcode, launches exactly one of the four multi-cycle
// bit-serial sub-units (arithmetic, logic_unit, shifter, comparator)
// and selects its result. Status flags are derived centrally from the
// selected result plus the arithmetic sub-unit's carry/overflow/div
// zero, exactly as the original combinational ALU did.
//
// Ports:
//   start : asserted for one cycle by the core to launch an op
//   busy  : high while the selected sub-unit is running
//   done  : one-cycle pulse when result/flags are valid
//   valid : op is a recognised ALU encoding (combinational)
//
// An unrecognised opcode completes immediately with result = 0 and
// flags = 0 so the enclosing core can consume it safely.
// ============================================================

module alu (
    input  logic clk,
    input  logic rst,

    input  logic start,

    input  cpu_pkg::word_t operand_a, operand_b,
    input  opcode_pkg::opcode_t op,
    input  logic carry_in,

    output cpu_pkg::word_t result,
    output cpu_pkg::flags_t flags,
    output logic valid,
    output logic busy,
    output logic done
);

    import cpu_pkg::*;
    import opcode_pkg::*;

    assign valid = (op <= ALU_GES);

    // ------------------------------------------------------------
    // Sub-unit selection
    // ------------------------------------------------------------
    logic sel_arith, sel_logic, sel_shift, sel_cmp;

    always_comb begin
        sel_arith = (op <= ALU_MODS) || (op == ALU_ABS) || (op == ALU_NEG);
        sel_logic = (op >= ALU_NOT) && (op <= ALU_PASS_B);
        sel_shift = (op >= ALU_SHL) && (op <= ALU_ROR);
        sel_cmp   = ((op >= ALU_EQ) && (op <= ALU_GES)) ||
                    ((op >= ALU_MINU) && (op <= ALU_MAXS));
    end

    // Only the selected sub-unit is started.
    logic arith_start, logic_start, shift_start, cmp_start;

    assign arith_start = start && sel_arith;
    assign logic_start = start && sel_logic;
    assign shift_start = start && sel_shift;
    assign cmp_start   = start && sel_cmp;

    // ------------------------------------------------------------
    // Sub-units
    // ------------------------------------------------------------
    word_t arith_result, logic_result, shift_result, cmp_result;
    logic  arith_busy, logic_busy, shift_busy, cmp_busy;
    logic  arith_done, logic_done, shift_done, cmp_done;
    logic  arith_carry, arith_overflow, arith_div_zero;

    arithmetic u_arithmetic (
        .clk(clk),
        .rst(rst),
        .start(arith_start),
        .operand_a(operand_a),
        .operand_b(operand_b),
        .op(op),
        .carry_in(carry_in),
        .result(arith_result),
        .carry(arith_carry),
        .overflow(arith_overflow),
        .div_zero(arith_div_zero),
        .busy(arith_busy),
        .done(arith_done)
    );

    logic_unit u_logic_unit (
        .clk(clk),
        .rst(rst),
        .start(logic_start),
        .operand_a(operand_a),
        .operand_b(operand_b),
        .op(op),
        .result(logic_result),
        .busy(logic_busy),
        .done(logic_done)
    );

    shifter u_shifter (
        .clk(clk),
        .rst(rst),
        .start(shift_start),
        .operand_a(operand_a),
        .operand_b(operand_b),
        .op(op),
        .result(shift_result),
        .busy(shift_busy),
        .done(shift_done)
    );

    comparator u_comparator (
        .clk(clk),
        .rst(rst),
        .start(cmp_start),
        .operand_a(operand_a),
        .operand_b(operand_b),
        .op(op),
        .result(cmp_result),
        .busy(cmp_busy),
        .done(cmp_done)
    );

    // ------------------------------------------------------------
    // Result and handshake
    // ------------------------------------------------------------
    assign result = sel_arith ? arith_result :
                    sel_logic ? logic_result :
                    sel_shift ? shift_result :
                    sel_cmp   ? cmp_result   : '0;

    // An unrecognised opcode finishes in one cycle with a null result.
    logic invalid_done;

    always_ff @(posedge clk or posedge rst) begin
        if (rst)
            invalid_done <= 1'b0;
        else
            invalid_done <= start && !valid;
    end

    assign busy = arith_busy | logic_busy | shift_busy | cmp_busy;
    assign done = invalid_done | arith_done | logic_done |
                  shift_done | cmp_done;

    // ------------------------------------------------------------
    // Flags describe the selected result
    // ------------------------------------------------------------
    always_comb begin
        flags = '0;

        if (valid) begin
            flags.Z = (result == '0);
            flags.N = result[cpu_pkg::WORD_WIDTH-1];

            if (sel_arith) begin
                flags.C  = arith_carry;
                flags.V  = arith_overflow;
                flags.DZ = arith_div_zero;
            end
        end
    end

endmodule
