# Reading pref.tcl
# do Lab4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Reds2/Downloads/lab4/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:27 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/Downloads/lab4/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package components
# End time: 22:11:27 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/Downloads/lab4/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:27 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/Downloads/lab4/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ripple_carry
# -- Compiling architecture struc_behaviour of ripple_carry
# End time: 22:11:27 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/Downloads/lab4/FullAdd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:27 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/Downloads/lab4/FullAdd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity FullAdd
# -- Compiling architecture LogicFunc of FullAdd
# End time: 22:11:27 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/Downloads/lab4/Lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:28 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/Downloads/lab4/Lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity Lab4
# -- Compiling architecture behavorial of Lab4
# End time: 22:11:28 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/Downloads/lab4/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:28 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/Downloads/lab4/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity FSM
# -- Compiling architecture behavorial of FSM
# End time: 22:11:28 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/Downloads/lab4/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:28 on Nov 13,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/Downloads/lab4/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity mux2to1
# -- Compiling architecture LogicFunc of mux2to1
# End time: 22:11:28 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab4
# vsim work.lab4 
# Start time: 22:11:30 on Nov 13,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.components
# Loading work.lab4(behavorial)
# Loading work.fsm(behavorial)
# Loading work.mux2to1(logicfunc)
# Loading work.ripple_carry(struc_behaviour)
# Loading work.fulladd(logicfunc)
# ** Warning: (vsim-8683) Uninitialized out port /lab4/fsm1/sel has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/lab4/productFPGA
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/lab4/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/lab4/start
wave modify -driver freeze -pattern constant -value 1 -starttime 100ps -endtime 2001ps Edit:/lab4/start
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/lab4/start
wave modify -driver freeze -pattern constant -value 1 -starttime 100ps -endtime 200ps Edit:/lab4/start
add wave -position insertpoint  \
sim:/lab4/product
add wave -position insertpoint  \
sim:/lab4/productShift
add wave -position insertpoint  \
sim:/lab4/leftHalf
run
# End time: 22:12:53 on Nov 13,2023, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
