#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  5 16:54:41 2019
# Process ID: 12088
# Current directory: C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11960 C:\Users\user\Desktop\Everyhting\College\4th_Year\FYP\RISC-V-FYP\RISCV_Top\RISC-V.xpr
# Log file: C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/vivado.log
# Journal file: C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_MEM_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_MEM_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_IF_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_RegBank_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_RegBank_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_ID_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_ID_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_WB_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_WB_TB.vhd
close [ open C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_EX_TB.vhd w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_EX_TB.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RISCV_IF_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
current_wave_config {RISCV_Top_TB_behav.wcfg}
add_wave {{/RISCV_IF_TB/dut}} 
relaunch_sim
save_wave_config {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
close_sim
launch_simulation
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
close_sim
launch_simulation
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_IF_TB.tcl
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RISCV_ID_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg
source RISCV_ID_TB.tcl
current_wave_config {RISCV_Top_TB_behav.wcfg}
add_wave {{/RISCV_ID_TB/dut}} 
relaunch_sim
save_wave_config {C:/Users/user/Desktop/Everyhting/College/4th_Year/FYP/RISC-V-FYP/RISCV_Top/RISCV_Top_TB_behav.wcfg}
