// Seed: 858608856
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_5 = 0;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  ;
endmodule
module module_1 (
    input  wor   id_0
    , id_5,
    input  tri1  id_1,
    output tri0  id_2,
    output uwire id_3
);
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign id_5 = -1'b0 == id_1;
  always @* begin : LABEL_0
    id_6[1] <= ~id_6;
  end
  nand primCall (id_2, id_0, id_1, id_6, id_5);
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wand id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout reg id_2;
  input wire id_1;
  assign id_7 = 1;
  logic id_17 = id_1;
  wire  id_18;
  wire  id_19;
  wire  module_2;
  wire  id_20;
  ;
  logic id_21;
  ;
  always disable id_22;
  assign id_7 = id_12;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20
  );
  always @(posedge 1'b0 - 1) begin : LABEL_0
    id_2 = id_21;
  end
  assign id_18 = ~id_16;
  assign id_22 = id_8 ? {1'b0, 1, -1} : id_8 ? id_1 : -1;
  wire  id_23 = id_18;
  logic id_24;
  assign {1 != -1, id_17} = -1 == id_18;
endmodule
