Determining the location of the ModelSim executable...

Using: /home/pedropcv/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off MIPS_DLX_pipeline -c MIPS_DLX_pipeline --vector_source="/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/Waveform1.vwf" --testbench_file="/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Nov 28 04:34:27 2024Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off MIPS_DLX_pipeline -c MIPS_DLX_pipeline --vector_source=/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/Waveform1.vwf --testbench_file=/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim/Waveform1.vwf.vhtInfo (119006): Selected device 5CEBA4F23C7 for design "MIPS_DLX_pipeline"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
g output pin "debug_incrementaPC_EX[13]" in vector source file when writing test bench files
4]" in vector source file when writing test bench files
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim/" MIPS_DLX_pipeline -c MIPS_DLX_pipeline

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Nov 28 04:34:28 2024Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim/ MIPS_DLX_pipeline -c MIPS_DLX_pipelineInfo (119006): Selected device 5CEBA4F23C7 for design "MIPS_DLX_pipeline"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file MIPS_DLX_pipeline.vho in folder "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 679 megabytes    Info: Processing ended: Thu Nov 28 04:34:28 2024    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim/MIPS_DLX_pipeline.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/pedropcv/intelFPGA_lite/20.1/modelsim_ase/linuxaloem//vsim -c -do MIPS_DLX_pipeline.do

Reading pref.tcl
# 2020.1
# do MIPS_DLX_pipeline.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:34:29 on Nov 28,2024# vcom -work work MIPS_DLX_pipeline.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164# -- Loading package VITAL_Timing# -- Loading package VITAL_Primitives# -- Loading package dffeas_pack# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components# -- Compiling entity MIPS_DLX_pipeline
# -- Compiling architecture structure of MIPS_DLX_pipeline
# End time: 04:34:30 on Nov 28,2024, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:34:30 on Nov 28,2024# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164# -- Compiling entity MIPS_DLX_pipeline_vhd_vec_tst# -- Compiling architecture MIPS_DLX_pipeline_arch of MIPS_DLX_pipeline_vhd_vec_tst
# End time: 04:34:30 on Nov 28,2024, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.MIPS_DLX_pipeline_vhd_vec_tst # Start time: 04:34:30 on Nov 28,2024# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.mips_dlx_pipeline_vhd_vec_tst(mips_dlx_pipeline_arch)# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading altera_lnsim.altera_lnsim_components# Loading cyclonev.cyclonev_atom_pack(body)# Loading cyclonev.cyclonev_components# Loading work.mips_dlx_pipeline(structure)# Loading ieee.std_logic_arith(body)# Loading cyclonev.cyclonev_io_obuf(arch)# Loading cyclonev.cyclonev_io_ibuf(arch)# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)# Loading altera.dffeas(vital_dffeas)# Loading cyclonev.cyclonev_ram_block(block_arch)# Loading sv_std.std# Loading altera_lnsim.generic_m10k# Loading altera_lnsim.altera_lnsim_functions# Loading altera_lnsim.common_28nm_ram_block# Loading altera_lnsim.common_28nm_ram_register# Loading altera_lnsim.common_28nm_ram_pulse_generator# ** Warning: Design size of 675402 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#34
# Simulation time: 20000 ps
# Simulation time: 20000 ps
# End time: 04:34:37 on Nov 28,2024, Elapsed time: 0:00:07# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/Waveform1.vwf...

Reading /home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim/MIPS_DLX_pipeline.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/simulation/qsim/MIPS_DLX_pipeline_20241128043437.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.