// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/29/2018 05:18:39"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Typhoon (
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	LEDG,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_HS,
	VGA_VS,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	KEY,
	SW,
	BOARD_CLK);
inout 	reg [15:0] SRAM_DQ ;
output 	logic [19:0] SRAM_ADDR ;
output 	logic SRAM_UB_N ;
output 	logic SRAM_LB_N ;
output 	logic SRAM_CE_N ;
output 	logic SRAM_OE_N ;
output 	logic SRAM_WE_N ;
output 	logic [7:0] LEDG ;
output 	logic [17:0] LEDR ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_CLK ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_HS ;
output 	logic VGA_VS ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
input 	logic [3:0] KEY ;
input 	logic [17:0] SW ;
input 	logic BOARD_CLK ;

// Design Ports Information
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// BOARD_CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Typhoon_v.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \KEY[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \BOARD_CLK~input_o ;
wire \BOARD_CLK~inputclkctrl_outclk ;
wire \SRAM|tilePointerY[0]~8_combout ;
wire \~GND~combout ;
wire \SRAM|tilePointerY[0]~9 ;
wire \SRAM|tilePointerY[1]~11_combout ;
wire \SRAM|idle~feeder_combout ;
wire \myTest|altpll_component|auto_generated|wire_pll1_fbout ;
wire \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \VGAtiming|Add0~0_combout ;
wire \VGAtiming|Add0~1 ;
wire \VGAtiming|Add0~2_combout ;
wire \VGAtiming|Add0~3 ;
wire \VGAtiming|Add0~4_combout ;
wire \VGAtiming|Add0~5 ;
wire \VGAtiming|Add0~6_combout ;
wire \VGAtiming|Add0~7 ;
wire \VGAtiming|Add0~8_combout ;
wire \VGAtiming|Add0~9 ;
wire \VGAtiming|Add0~10_combout ;
wire \VGAtiming|h_counter_in[5]~1_combout ;
wire \VGAtiming|Add0~11 ;
wire \VGAtiming|Add0~12_combout ;
wire \VGAtiming|Add0~13 ;
wire \VGAtiming|Add0~14_combout ;
wire \VGAtiming|Equal0~1_combout ;
wire \VGAtiming|Equal0~0_combout ;
wire \VGAtiming|h_counter_in[9]~0_combout ;
wire \VGAtiming|Add0~15 ;
wire \VGAtiming|Add0~17 ;
wire \VGAtiming|Add0~18_combout ;
wire \VGAtiming|h_counter_in[8]~2_combout ;
wire \VGAtiming|Add0~16_combout ;
wire \VGAtiming|Equal0~2_combout ;
wire \VGAtiming|v_counter_in[5]~5_combout ;
wire \VGAtiming|Add1~0_combout ;
wire \VGAtiming|Equal1~0_combout ;
wire \VGAtiming|v_counter_in[6]~6_combout ;
wire \VGAtiming|Add1~11 ;
wire \VGAtiming|Add1~12_combout ;
wire \VGAtiming|Equal1~1_combout ;
wire \VGAtiming|v_counter_in[9]~0_combout ;
wire \VGAtiming|Add1~13 ;
wire \VGAtiming|Add1~14_combout ;
wire \VGAtiming|v_counter_in[7]~7_combout ;
wire \VGAtiming|Add1~15 ;
wire \VGAtiming|Add1~16_combout ;
wire \VGAtiming|v_counter_in[8]~8_combout ;
wire \VGAtiming|Add1~17 ;
wire \VGAtiming|Add1~18_combout ;
wire \VGAtiming|Equal1~2_combout ;
wire \VGAtiming|v_counter[0]~0_combout ;
wire \VGAtiming|Add1~1 ;
wire \VGAtiming|Add1~2_combout ;
wire \VGAtiming|v_counter_in[1]~3_combout ;
wire \VGAtiming|Add1~3 ;
wire \VGAtiming|Add1~4_combout ;
wire \VGAtiming|v_counter_in[2]~1_combout ;
wire \VGAtiming|Add1~5 ;
wire \VGAtiming|Add1~6_combout ;
wire \VGAtiming|v_counter_in[3]~2_combout ;
wire \VGAtiming|Add1~7 ;
wire \VGAtiming|Add1~8_combout ;
wire \VGAtiming|v_counter_in[4]~4_combout ;
wire \VGAtiming|Add1~9 ;
wire \VGAtiming|Add1~10_combout ;
wire \VGAtiming|LessThan5~1_combout ;
wire \VGAtiming|LessThan5~0_combout ;
wire \VGAtiming|LessThan5~2_combout ;
wire \VGAtiming|always1~0_combout ;
wire \VGAtiming|always1~1_combout ;
wire \VGAtiming|VGA_BLANK_N~q ;
wire \SRAM|nextState.feedingVGA~0_combout ;
wire \SRAM|state.feedingVGA~feeder_combout ;
wire \SRAM|state.feedingVGA~q ;
wire \SRAM|idle~q ;
wire \SRAM|nextTilePointerX~6_combout ;
wire \SRAM|tilePointerY[0]~10_combout ;
wire \SRAM|tilePointerY[1]~12 ;
wire \SRAM|tilePointerY[2]~13_combout ;
wire \SRAM|always1~0_combout ;
wire \SRAM|tilePointerY[2]~14 ;
wire \SRAM|tilePointerY[3]~15_combout ;
wire \SRAM|tilePointerY[3]~16 ;
wire \SRAM|tilePointerY[4]~17_combout ;
wire \SRAM|tilePointerY[4]~18 ;
wire \SRAM|tilePointerY[5]~19_combout ;
wire \SRAM|tilePointerY[5]~20 ;
wire \SRAM|tilePointerY[6]~21_combout ;
wire \SRAM|always1~1_combout ;
wire \SRAM|tilePointerY[6]~22 ;
wire \SRAM|tilePointerY[7]~23_combout ;
wire \SRAM|always1~2_combout ;
wire \SRAM|Add5~0_combout ;
wire \SRAM|nextTilePointerX~0_combout ;
wire \SRAM|Add5~1 ;
wire \SRAM|Add5~2_combout ;
wire \SRAM|nextTilePointerX~1_combout ;
wire \SRAM|Add5~3 ;
wire \SRAM|Add5~4_combout ;
wire \SRAM|nextTilePointerX~2_combout ;
wire \SRAM|Add5~5 ;
wire \SRAM|Add5~6_combout ;
wire \SRAM|nextTilePointerX~3_combout ;
wire \SRAM|Add5~7 ;
wire \SRAM|Add5~8_combout ;
wire \SRAM|nextTilePointerX~4_combout ;
wire \SRAM|Add5~9 ;
wire \SRAM|Add5~10_combout ;
wire \SRAM|nextTilePointerX~5_combout ;
wire \SRAM|Add5~11 ;
wire \SRAM|Add5~12_combout ;
wire \SRAM|nextTilePointerX~7_combout ;
wire \SRAM|Add5~13 ;
wire \SRAM|Add5~14_combout ;
wire \SRAM|nextTilePointerX~8_combout ;
wire \SRAM|Equal1~1_combout ;
wire \SRAM|Equal1~0_combout ;
wire \SRAM|Equal1~2_combout ;
wire \rasteryOffset[3]~7_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add2~0_combout ;
wire \always1~0_combout ;
wire \rasterxOffset[3]~7_combout ;
wire \rasterxOffset[3]~8 ;
wire \rasterxOffset[4]~9_combout ;
wire \rasterxOffset[4]~10 ;
wire \rasterxOffset[5]~11_combout ;
wire \rasterxOffset[5]~12 ;
wire \rasterxOffset[6]~13_combout ;
wire \rasterxOffset[6]~14 ;
wire \rasterxOffset[7]~15_combout ;
wire \rasterxOffset[7]~16 ;
wire \rasterxOffset[8]~17_combout ;
wire \rasterxOffset[8]~18 ;
wire \rasterxOffset[9]~19_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~10_combout ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \Add0~2_combout ;
wire \Add0~0_combout ;
wire \Add1~1_cout ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~8_combout ;
wire \Add1~10_combout ;
wire \LessThan0~1_combout ;
wire \Add1~12_combout ;
wire \Add1~6_combout ;
wire \Add1~2_combout ;
wire \Add1~4_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \always1~2_combout ;
wire \rasteryOffset[3]~9_combout ;
wire \LessThan0~3_combout ;
wire \rasteryOffset[3]~10_combout ;
wire \rasteryOffset[3]~8 ;
wire \rasteryOffset[4]~11_combout ;
wire \rasteryOffset[4]~12 ;
wire \rasteryOffset[5]~13_combout ;
wire \rasteryOffset[5]~14 ;
wire \rasteryOffset[6]~15_combout ;
wire \rasteryOffset[6]~16 ;
wire \rasteryOffset[7]~17_combout ;
wire \rasteryOffset[7]~18 ;
wire \rasteryOffset[8]~19_combout ;
wire \rasteryOffset[8]~20 ;
wire \rasteryOffset[9]~21_combout ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add2~8_combout ;
wire \always1~1_combout ;
wire \nextState.endState~0_combout ;
wire \state.endState~feeder_combout ;
wire \state.endState~q ;
wire \state.initState~q ;
wire \SRAM|nextDoneStreaming~0_combout ;
wire \SRAM|doneStreaming~q ;
wire \lastDoneStreaming~feeder_combout ;
wire \lastDoneStreaming~q ;
wire \rasterTrigger~0_combout ;
wire \rasterTrigger~q ;
wire \tiledRasterizer|shader|Add3~0_combout ;
wire \tiledRasterizer|shader|nextY[0]~2_combout ;
wire \tiledRasterizer|shader|Add3~1 ;
wire \tiledRasterizer|shader|Add3~2_combout ;
wire \tiledRasterizer|shader|nextY[1]~1_combout ;
wire \tiledRasterizer|shader|Add3~3 ;
wire \tiledRasterizer|shader|Add3~4_combout ;
wire \tiledRasterizer|shader|nextY[2]~0_combout ;
wire \tiledRasterizer|shader|Add3~5 ;
wire \tiledRasterizer|shader|Add3~6_combout ;
wire \tiledRasterizer|shader|Add4~0_combout ;
wire \tiledRasterizer|shader|nextX[3]~0_combout ;
wire \tiledRasterizer|shader|Add2~0_combout ;
wire \tiledRasterizer|shader|nextX[0]~3_combout ;
wire \tiledRasterizer|shader|Add2~1 ;
wire \tiledRasterizer|shader|Add2~2_combout ;
wire \tiledRasterizer|shader|nextX[1]~2_combout ;
wire \tiledRasterizer|shader|Add2~3 ;
wire \tiledRasterizer|shader|Add2~4_combout ;
wire \tiledRasterizer|shader|nextX[2]~1_combout ;
wire \tiledRasterizer|shader|Add2~5 ;
wire \tiledRasterizer|shader|Add2~6_combout ;
wire \tiledRasterizer|shader|Add4~1 ;
wire \tiledRasterizer|shader|Add4~2_combout ;
wire \tiledRasterizer|shader|nextX[4]~4_combout ;
wire \tiledRasterizer|shader|Add2~7 ;
wire \tiledRasterizer|shader|Add2~8_combout ;
wire \tiledRasterizer|shader|Add4~3 ;
wire \tiledRasterizer|shader|Add4~4_combout ;
wire \tiledRasterizer|shader|nextX[5]~5_combout ;
wire \tiledRasterizer|shader|Add2~9 ;
wire \tiledRasterizer|shader|Add2~10_combout ;
wire \tiledRasterizer|shader|Add4~5 ;
wire \tiledRasterizer|shader|Add4~6_combout ;
wire \tiledRasterizer|shader|nextX[6]~6_combout ;
wire \tiledRasterizer|shader|Add2~11 ;
wire \tiledRasterizer|shader|Add2~12_combout ;
wire \tiledRasterizer|shader|Add4~7 ;
wire \tiledRasterizer|shader|Add4~8_combout ;
wire \tiledRasterizer|shader|nextX[7]~7_combout ;
wire \tiledRasterizer|shader|Add2~13 ;
wire \tiledRasterizer|shader|Add2~14_combout ;
wire \tiledRasterizer|shader|Add4~9 ;
wire \tiledRasterizer|shader|Add4~10_combout ;
wire \tiledRasterizer|shader|nextX[8]~8_combout ;
wire \tiledRasterizer|shader|Add2~15 ;
wire \tiledRasterizer|shader|Add2~16_combout ;
wire \tiledRasterizer|shader|Add4~11 ;
wire \tiledRasterizer|shader|Add4~12_combout ;
wire \tiledRasterizer|shader|nextX[9]~9_combout ;
wire \tiledRasterizer|shader|Add2~17 ;
wire \tiledRasterizer|shader|Add2~18_combout ;
wire \tiledRasterizer|shader|LessThan2~0_combout ;
wire \tiledRasterizer|shader|LessThan2~1_combout ;
wire \tiledRasterizer|shader|always1~0_combout ;
wire \tiledRasterizer|shader|doneRasterizing~q ;
wire \tiledRasterizer|Selector0~0_combout ;
wire \tiledRasterizer|state.init~q ;
wire \tiledRasterizer|Selector1~0_combout ;
wire \tiledRasterizer|state.rasterizing~q ;
wire \tiledRasterizer|Selector2~0_combout ;
wire \tiledRasterizer|state.done~feeder_combout ;
wire \tiledRasterizer|state.done~q ;
wire \tiledRasterizer|doneRasterizing~q ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \state.rasterTile~q ;
wire \nextState.moveTile~0_combout ;
wire \state.moveTile~q ;
wire \WideOr0~0_combout ;
wire \rasterTileID~q ;
wire \streamingTileID~feeder_combout ;
wire \streamingTileID~q ;
wire \nextStreamingTileID~0_combout ;
wire \SRAM|DataToSRAM~16_combout ;
wire \SRAM|always0~1_combout ;
wire \SRAM|SRAM_WE_N~0_combout ;
wire \SRAM|SRAM_WE_N~q ;
wire \SRAM|DataToSRAM~17_combout ;
wire \SRAM|DataToSRAM~18_combout ;
wire \SRAM|DataToSRAM[1]~feeder_combout ;
wire \SRAM|DataToSRAM~19_combout ;
wire \SRAM|DataToSRAM~20_combout ;
wire \SRAM|DataToSRAM~21_combout ;
wire \tiledRasterizer|shader|Add1~1_cout ;
wire \tiledRasterizer|shader|Add1~3_cout ;
wire \tiledRasterizer|shader|Add1~4_combout ;
wire \tiledRasterizer|shader|LessThan0~0_combout ;
wire \tiledRasterizer|shader|Add4~13 ;
wire \tiledRasterizer|shader|Add4~14_combout ;
wire \tiledRasterizer|shader|nextX[10]~10_combout ;
wire \tiledRasterizer|shader|LessThan0~1_combout ;
wire \tiledRasterizer|shader|Decoder0~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][3]~feeder_combout ;
wire \tiledRasterizer|shader|Decoder0~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][3]~q ;
wire \SRAM|DataToSRAM~57_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][3]~q ;
wire \SRAM|DataToSRAM~58_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][3]~q ;
wire \SRAM|DataToSRAM~55_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][3]~q ;
wire \SRAM|DataToSRAM~56_combout ;
wire \SRAM|DataToSRAM~59_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][3]~q ;
wire \SRAM|DataToSRAM~53_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][3]~q ;
wire \SRAM|DataToSRAM~54_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][3]~q ;
wire \SRAM|DataToSRAM~60_combout ;
wire \SRAM|DataToSRAM~61_combout ;
wire \SRAM|DataToSRAM~62_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][3]~q ;
wire \SRAM|DataToSRAM~49_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][3]~q ;
wire \SRAM|DataToSRAM~50_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][3]~q ;
wire \SRAM|DataToSRAM~44_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][3]~q ;
wire \SRAM|DataToSRAM~45_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][3]~q ;
wire \SRAM|DataToSRAM~46_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][3]~q ;
wire \SRAM|DataToSRAM~47_combout ;
wire \SRAM|DataToSRAM~48_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][3]~q ;
wire \SRAM|DataToSRAM~42_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][3]~q ;
wire \SRAM|DataToSRAM~43_combout ;
wire \SRAM|DataToSRAM~51_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][3]~q ;
wire \SRAM|DataToSRAM~32_combout ;
wire \SRAM|DataToSRAM~33_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][3]~q ;
wire \SRAM|DataToSRAM~34_combout ;
wire \SRAM|DataToSRAM~35_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][3]~q ;
wire \SRAM|DataToSRAM~36_combout ;
wire \SRAM|DataToSRAM~37_combout ;
wire \SRAM|DataToSRAM~38_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][3]~q ;
wire \SRAM|DataToSRAM~39_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][3]~q ;
wire \SRAM|DataToSRAM~40_combout ;
wire \SRAM|DataToSRAM~41_combout ;
wire \SRAM|DataToSRAM~52_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][3]~q ;
wire \SRAM|DataToSRAM~26_combout ;
wire \SRAM|DataToSRAM~27_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][3]~q ;
wire \SRAM|DataToSRAM~24_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][3]~q ;
wire \SRAM|DataToSRAM~25_combout ;
wire \SRAM|DataToSRAM~28_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][3]~q ;
wire \SRAM|DataToSRAM~22_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][3]~q ;
wire \SRAM|DataToSRAM~23_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][3]~q ;
wire \SRAM|DataToSRAM~29_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][3]~q ;
wire \SRAM|DataToSRAM~30_combout ;
wire \SRAM|DataToSRAM~31_combout ;
wire \SRAM|DataToSRAM~63_combout ;
wire \tiledRasterizer|shader|Add0~1_cout ;
wire \tiledRasterizer|shader|Add0~3_cout ;
wire \tiledRasterizer|shader|Add0~4_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][3]~q ;
wire \SRAM|DataToSRAM~86_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][3]~q ;
wire \SRAM|DataToSRAM~87_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][3]~q ;
wire \SRAM|DataToSRAM~88_combout ;
wire \SRAM|DataToSRAM~89_combout ;
wire \SRAM|DataToSRAM~90_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][3]~q ;
wire \SRAM|DataToSRAM~84_combout ;
wire \SRAM|DataToSRAM~85_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][3]~q ;
wire \SRAM|DataToSRAM~91_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][3]~q ;
wire \SRAM|DataToSRAM~92_combout ;
wire \SRAM|DataToSRAM~93_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][3]~q ;
wire \SRAM|DataToSRAM~74_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][3]~q ;
wire \SRAM|DataToSRAM~75_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][3]~q ;
wire \SRAM|DataToSRAM~81_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][3]~q ;
wire \SRAM|DataToSRAM~82_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][3]~q ;
wire \SRAM|DataToSRAM~76_combout ;
wire \SRAM|DataToSRAM~77_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][3]~q ;
wire \SRAM|DataToSRAM~78_combout ;
wire \SRAM|DataToSRAM~79_combout ;
wire \SRAM|DataToSRAM~80_combout ;
wire \SRAM|DataToSRAM~83_combout ;
wire \SRAM|DataToSRAM~94_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][3]~q ;
wire \SRAM|DataToSRAM~102_combout ;
wire \SRAM|DataToSRAM~103_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][3]~q ;
wire \SRAM|DataToSRAM~99_combout ;
wire \SRAM|DataToSRAM~100_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][3]~q ;
wire \SRAM|DataToSRAM~97_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][3]~q ;
wire \SRAM|DataToSRAM~98_combout ;
wire \SRAM|DataToSRAM~101_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][3]~q ;
wire \SRAM|DataToSRAM~95_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][3]~q ;
wire \SRAM|DataToSRAM~96_combout ;
wire \SRAM|DataToSRAM~104_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][3]~q ;
wire \SRAM|DataToSRAM~64_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][3]~q ;
wire \SRAM|DataToSRAM~65_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][3]~q ;
wire \SRAM|DataToSRAM~71_combout ;
wire \SRAM|DataToSRAM~72_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][3]~q ;
wire \SRAM|DataToSRAM~66_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][3]~q ;
wire \SRAM|DataToSRAM~67_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][3]~q ;
wire \SRAM|DataToSRAM~68_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][3]~q ;
wire \SRAM|DataToSRAM~69_combout ;
wire \SRAM|DataToSRAM~70_combout ;
wire \SRAM|DataToSRAM~73_combout ;
wire \SRAM|DataToSRAM~105_combout ;
wire \SRAM|DataToSRAM~106_combout ;
wire \tiledRasterizer|shader|Add0~5 ;
wire \tiledRasterizer|shader|Add0~6_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][4]~q ;
wire \SRAM|DataToSRAM~184_combout ;
wire \SRAM|DataToSRAM~185_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][4]~q ;
wire \SRAM|DataToSRAM~182_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][4]~q ;
wire \SRAM|DataToSRAM~183_combout ;
wire \SRAM|DataToSRAM~186_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][4]~q ;
wire \SRAM|DataToSRAM~187_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][4]~q ;
wire \SRAM|DataToSRAM~188_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][4]~q ;
wire \SRAM|DataToSRAM~180_combout ;
wire \SRAM|DataToSRAM~181_combout ;
wire \SRAM|DataToSRAM~189_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][4]~q ;
wire \SRAM|DataToSRAM~149_combout ;
wire \SRAM|DataToSRAM~150_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][4]~q ;
wire \SRAM|DataToSRAM~153_combout ;
wire \SRAM|DataToSRAM~154_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][4]~q ;
wire \SRAM|DataToSRAM~151_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][4]~q ;
wire \SRAM|DataToSRAM~152_combout ;
wire \SRAM|DataToSRAM~155_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][4]~q ;
wire \SRAM|DataToSRAM~156_combout ;
wire \SRAM|DataToSRAM~157_combout ;
wire \SRAM|DataToSRAM~158_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][4]~q ;
wire \SRAM|DataToSRAM~161_combout ;
wire \SRAM|DataToSRAM~162_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][4]~q ;
wire \SRAM|DataToSRAM~163_combout ;
wire \SRAM|DataToSRAM~164_combout ;
wire \SRAM|DataToSRAM~165_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][4]~q ;
wire \SRAM|DataToSRAM~166_combout ;
wire \SRAM|DataToSRAM~167_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][4]~q ;
wire \SRAM|DataToSRAM~159_combout ;
wire \SRAM|DataToSRAM~160_combout ;
wire \SRAM|DataToSRAM~168_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][4]~q ;
wire \SRAM|DataToSRAM~169_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][4]~q ;
wire \SRAM|DataToSRAM~170_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][4]~q ;
wire \SRAM|DataToSRAM~176_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][4]~q ;
wire \SRAM|DataToSRAM~177_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][4]~q ;
wire \SRAM|DataToSRAM~171_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][4]~q ;
wire \SRAM|DataToSRAM~172_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][4]~q ;
wire \SRAM|DataToSRAM~173_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][4]~q ;
wire \SRAM|DataToSRAM~174_combout ;
wire \SRAM|DataToSRAM~175_combout ;
wire \SRAM|DataToSRAM~178_combout ;
wire \SRAM|DataToSRAM~179_combout ;
wire \SRAM|DataToSRAM~190_combout ;
wire \tiledRasterizer|shader|Add1~5 ;
wire \tiledRasterizer|shader|Add1~6_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][4]~q ;
wire \SRAM|DataToSRAM~138_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][4]~q ;
wire \SRAM|DataToSRAM~139_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][4]~q ;
wire \SRAM|DataToSRAM~145_combout ;
wire \SRAM|DataToSRAM~146_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][4]~q ;
wire \SRAM|DataToSRAM~142_combout ;
wire \SRAM|DataToSRAM~143_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][4]~q ;
wire \SRAM|DataToSRAM~140_combout ;
wire \SRAM|DataToSRAM~141_combout ;
wire \SRAM|DataToSRAM~144_combout ;
wire \SRAM|DataToSRAM~147_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][4]~q ;
wire \SRAM|DataToSRAM~111_combout ;
wire \SRAM|DataToSRAM~112_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][4]~q ;
wire \SRAM|DataToSRAM~109_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][4]~q ;
wire \SRAM|DataToSRAM~110_combout ;
wire \SRAM|DataToSRAM~113_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][4]~q ;
wire \SRAM|DataToSRAM~107_combout ;
wire \SRAM|DataToSRAM~108_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][4]~q ;
wire \SRAM|DataToSRAM~114_combout ;
wire \SRAM|DataToSRAM~115_combout ;
wire \SRAM|DataToSRAM~116_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][4]~q ;
wire \SRAM|DataToSRAM~134_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][4]~q ;
wire \SRAM|DataToSRAM~135_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][4]~q ;
wire \SRAM|DataToSRAM~127_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][4]~q ;
wire \SRAM|DataToSRAM~128_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][4]~q ;
wire \SRAM|DataToSRAM~131_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][4]~q ;
wire \SRAM|DataToSRAM~132_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][4]~q ;
wire \SRAM|DataToSRAM~129_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][4]~q ;
wire \SRAM|DataToSRAM~130_combout ;
wire \SRAM|DataToSRAM~133_combout ;
wire \SRAM|DataToSRAM~136_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][4]~q ;
wire \SRAM|DataToSRAM~117_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][4]~q ;
wire \SRAM|DataToSRAM~118_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][4]~q ;
wire \SRAM|DataToSRAM~124_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][4]~q ;
wire \SRAM|DataToSRAM~125_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][4]~q ;
wire \SRAM|DataToSRAM~119_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][4]~q ;
wire \SRAM|DataToSRAM~120_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][4]~q ;
wire \SRAM|DataToSRAM~121_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][4]~q ;
wire \SRAM|DataToSRAM~122_combout ;
wire \SRAM|DataToSRAM~123_combout ;
wire \SRAM|DataToSRAM~126_combout ;
wire \SRAM|DataToSRAM~137_combout ;
wire \SRAM|DataToSRAM~148_combout ;
wire \SRAM|DataToSRAM~191_combout ;
wire \tiledRasterizer|shader|Add0~7 ;
wire \tiledRasterizer|shader|Add0~8_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][5]~q ;
wire \SRAM|DataToSRAM~223_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][5]~q ;
wire \SRAM|DataToSRAM~224_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][5]~q ;
wire \SRAM|DataToSRAM~225_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][5]~q ;
wire \SRAM|DataToSRAM~226_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][5]~q ;
wire \SRAM|DataToSRAM~227_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][5]~q ;
wire \SRAM|DataToSRAM~228_combout ;
wire \SRAM|DataToSRAM~229_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][5]~q ;
wire \SRAM|DataToSRAM~230_combout ;
wire \SRAM|DataToSRAM~231_combout ;
wire \SRAM|DataToSRAM~232_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][5]~q ;
wire \SRAM|DataToSRAM~204_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][5]~q ;
wire \SRAM|DataToSRAM~205_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][5]~q ;
wire \SRAM|DataToSRAM~206_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][5]~q ;
wire \SRAM|DataToSRAM~207_combout ;
wire \SRAM|DataToSRAM~208_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][5]~q ;
wire \SRAM|DataToSRAM~202_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][5]~q ;
wire \SRAM|DataToSRAM~203_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][5]~q ;
wire \SRAM|DataToSRAM~209_combout ;
wire \SRAM|DataToSRAM~210_combout ;
wire \SRAM|DataToSRAM~211_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][5]~q ;
wire \SRAM|DataToSRAM~219_combout ;
wire \SRAM|DataToSRAM~220_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][5]~q ;
wire \SRAM|DataToSRAM~212_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][5]~q ;
wire \SRAM|DataToSRAM~213_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][5]~q ;
wire \SRAM|DataToSRAM~216_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][5]~q ;
wire \SRAM|DataToSRAM~217_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][5]~q ;
wire \SRAM|DataToSRAM~214_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][5]~q ;
wire \SRAM|DataToSRAM~215_combout ;
wire \SRAM|DataToSRAM~218_combout ;
wire \SRAM|DataToSRAM~221_combout ;
wire \SRAM|DataToSRAM~222_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][5]~q ;
wire \SRAM|DataToSRAM~199_combout ;
wire \SRAM|DataToSRAM~200_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][5]~q ;
wire \SRAM|DataToSRAM~192_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][5]~q ;
wire \SRAM|DataToSRAM~193_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][5]~q ;
wire \SRAM|DataToSRAM~194_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][5]~q ;
wire \SRAM|DataToSRAM~195_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][5]~q ;
wire \SRAM|DataToSRAM~196_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][5]~q ;
wire \SRAM|DataToSRAM~197_combout ;
wire \SRAM|DataToSRAM~198_combout ;
wire \SRAM|DataToSRAM~201_combout ;
wire \SRAM|DataToSRAM~233_combout ;
wire \SRAM|DataToSRAM~486_combout ;
wire \tiledRasterizer|shader|Add0~9 ;
wire \tiledRasterizer|shader|Add0~10_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][6]~q ;
wire \SRAM|DataToSRAM~236_combout ;
wire \SRAM|DataToSRAM~237_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][6]~q ;
wire \SRAM|DataToSRAM~238_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][6]~q ;
wire \SRAM|DataToSRAM~239_combout ;
wire \SRAM|DataToSRAM~240_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][6]~q ;
wire \SRAM|DataToSRAM~241_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][6]~q ;
wire \SRAM|DataToSRAM~242_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][6]~q ;
wire \SRAM|DataToSRAM~234_combout ;
wire \SRAM|DataToSRAM~235_combout ;
wire \SRAM|DataToSRAM~243_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][6]~q ;
wire \SRAM|DataToSRAM~261_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][6]~q ;
wire \SRAM|DataToSRAM~262_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][6]~q ;
wire \SRAM|DataToSRAM~256_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][6]~q ;
wire \SRAM|DataToSRAM~257_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][6]~q ;
wire \SRAM|DataToSRAM~258_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][6]~q ;
wire \SRAM|DataToSRAM~259_combout ;
wire \SRAM|DataToSRAM~260_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][6]~q ;
wire \SRAM|DataToSRAM~254_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][6]~q ;
wire \SRAM|DataToSRAM~255_combout ;
wire \SRAM|DataToSRAM~263_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][6]~q ;
wire \SRAM|DataToSRAM~251_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][6]~q ;
wire \SRAM|DataToSRAM~252_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][6]~q ;
wire \SRAM|DataToSRAM~244_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][6]~q ;
wire \SRAM|DataToSRAM~245_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][6]~q ;
wire \SRAM|DataToSRAM~248_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][6]~q ;
wire \SRAM|DataToSRAM~249_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][6]~q ;
wire \SRAM|DataToSRAM~246_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][6]~q ;
wire \SRAM|DataToSRAM~247_combout ;
wire \SRAM|DataToSRAM~250_combout ;
wire \SRAM|DataToSRAM~253_combout ;
wire \SRAM|DataToSRAM~264_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][6]~q ;
wire \SRAM|DataToSRAM~269_combout ;
wire \SRAM|DataToSRAM~270_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][6]~q ;
wire \SRAM|DataToSRAM~267_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][6]~q ;
wire \SRAM|DataToSRAM~268_combout ;
wire \SRAM|DataToSRAM~271_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][6]~q ;
wire \SRAM|DataToSRAM~272_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][6]~q ;
wire \SRAM|DataToSRAM~273_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][6]~q ;
wire \SRAM|DataToSRAM~265_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][6]~q ;
wire \SRAM|DataToSRAM~266_combout ;
wire \SRAM|DataToSRAM~274_combout ;
wire \SRAM|DataToSRAM~275_combout ;
wire \SRAM|DataToSRAM~487_combout ;
wire \tiledRasterizer|shader|Add0~11 ;
wire \tiledRasterizer|shader|Add0~12_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][7]~q ;
wire \SRAM|DataToSRAM~280_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][7]~q ;
wire \SRAM|DataToSRAM~281_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][7]~q ;
wire \SRAM|DataToSRAM~278_combout ;
wire \SRAM|DataToSRAM~279_combout ;
wire \SRAM|DataToSRAM~282_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][7]~q ;
wire \SRAM|DataToSRAM~283_combout ;
wire \SRAM|DataToSRAM~284_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][7]~q ;
wire \SRAM|DataToSRAM~276_combout ;
wire \SRAM|DataToSRAM~277_combout ;
wire \SRAM|DataToSRAM~285_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][7]~q ;
wire \SRAM|DataToSRAM~314_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][7]~q ;
wire \SRAM|DataToSRAM~315_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][7]~q ;
wire \SRAM|DataToSRAM~309_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][7]~q ;
wire \SRAM|DataToSRAM~310_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][7]~q ;
wire \SRAM|DataToSRAM~311_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][7]~q ;
wire \SRAM|DataToSRAM~312_combout ;
wire \SRAM|DataToSRAM~313_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][7]~q ;
wire \SRAM|DataToSRAM~307_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][7]~q ;
wire \SRAM|DataToSRAM~308_combout ;
wire \SRAM|DataToSRAM~316_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][7]~q ;
wire \SRAM|DataToSRAM~300_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][7]~q ;
wire \SRAM|DataToSRAM~301_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][7]~q ;
wire \SRAM|DataToSRAM~298_combout ;
wire \SRAM|DataToSRAM~299_combout ;
wire \SRAM|DataToSRAM~302_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][7]~q ;
wire \SRAM|DataToSRAM~296_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][7]~q ;
wire \SRAM|DataToSRAM~297_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][7]~q ;
wire \SRAM|DataToSRAM~303_combout ;
wire \SRAM|DataToSRAM~304_combout ;
wire \SRAM|DataToSRAM~305_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][7]~q ;
wire \SRAM|DataToSRAM~288_combout ;
wire \SRAM|DataToSRAM~289_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][7]~q ;
wire \SRAM|DataToSRAM~290_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][7]~q ;
wire \SRAM|DataToSRAM~291_combout ;
wire \SRAM|DataToSRAM~292_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][7]~q ;
wire \SRAM|DataToSRAM~293_combout ;
wire \SRAM|DataToSRAM~294_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][7]~q ;
wire \SRAM|DataToSRAM~286_combout ;
wire \SRAM|DataToSRAM~287_combout ;
wire \SRAM|DataToSRAM~295_combout ;
wire \SRAM|DataToSRAM~306_combout ;
wire \SRAM|DataToSRAM~317_combout ;
wire \SRAM|DataToSRAM~488_combout ;
wire \tiledRasterizer|shader|Add0~13 ;
wire \tiledRasterizer|shader|Add0~14_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][8]~q ;
wire \SRAM|DataToSRAM~325_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][8]~q ;
wire \SRAM|DataToSRAM~326_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][8]~q ;
wire \SRAM|DataToSRAM~320_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][8]~q ;
wire \SRAM|DataToSRAM~321_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][8]~q ;
wire \SRAM|DataToSRAM~322_combout ;
wire \SRAM|DataToSRAM~323_combout ;
wire \SRAM|DataToSRAM~324_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][8]~q ;
wire \SRAM|DataToSRAM~318_combout ;
wire \SRAM|DataToSRAM~319_combout ;
wire \SRAM|DataToSRAM~327_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][8]~q ;
wire \SRAM|DataToSRAM~349_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][8]~q ;
wire \SRAM|DataToSRAM~350_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][8]~q ;
wire \SRAM|DataToSRAM~356_combout ;
wire \SRAM|DataToSRAM~357_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][8]~q ;
wire \SRAM|DataToSRAM~353_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][8]~q ;
wire \SRAM|DataToSRAM~354_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][8]~q ;
wire \SRAM|DataToSRAM~351_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][8]~q ;
wire \SRAM|DataToSRAM~352_combout ;
wire \SRAM|DataToSRAM~355_combout ;
wire \SRAM|DataToSRAM~358_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][8]~q ;
wire \SRAM|DataToSRAM~345_combout ;
wire \SRAM|DataToSRAM~346_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][8]~q ;
wire \SRAM|DataToSRAM~340_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][8]~q ;
wire \SRAM|DataToSRAM~341_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][8]~q ;
wire \SRAM|DataToSRAM~342_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][8]~q ;
wire \SRAM|DataToSRAM~343_combout ;
wire \SRAM|DataToSRAM~344_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][8]~q ;
wire \SRAM|DataToSRAM~338_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][8]~q ;
wire \SRAM|DataToSRAM~339_combout ;
wire \SRAM|DataToSRAM~347_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][8]~q ;
wire \SRAM|DataToSRAM~332_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][8]~q ;
wire \SRAM|DataToSRAM~333_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][8]~q ;
wire \SRAM|DataToSRAM~330_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][8]~q ;
wire \SRAM|DataToSRAM~331_combout ;
wire \SRAM|DataToSRAM~334_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][8]~q ;
wire \SRAM|DataToSRAM~328_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][8]~q ;
wire \SRAM|DataToSRAM~329_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][8]~q ;
wire \SRAM|DataToSRAM~335_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][8]~q ;
wire \SRAM|DataToSRAM~336_combout ;
wire \SRAM|DataToSRAM~337_combout ;
wire \SRAM|DataToSRAM~348_combout ;
wire \SRAM|DataToSRAM~359_combout ;
wire \SRAM|DataToSRAM~489_combout ;
wire \tiledRasterizer|shader|Add0~15 ;
wire \tiledRasterizer|shader|Add0~16_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][9]~q ;
wire \SRAM|DataToSRAM~360_combout ;
wire \SRAM|DataToSRAM~361_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][9]~q ;
wire \SRAM|DataToSRAM~364_combout ;
wire \SRAM|DataToSRAM~365_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][9]~q ;
wire \SRAM|DataToSRAM~362_combout ;
wire \SRAM|DataToSRAM~363_combout ;
wire \SRAM|DataToSRAM~366_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][9]~q ;
wire \SRAM|DataToSRAM~367_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][9]~q ;
wire \SRAM|DataToSRAM~368_combout ;
wire \SRAM|DataToSRAM~369_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][9]~q ;
wire \SRAM|DataToSRAM~398_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][9]~q ;
wire \SRAM|DataToSRAM~399_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][9]~q ;
wire \SRAM|DataToSRAM~395_combout ;
wire \SRAM|DataToSRAM~396_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][9]~q ;
wire \SRAM|DataToSRAM~393_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][9]~q ;
wire \SRAM|DataToSRAM~394_combout ;
wire \SRAM|DataToSRAM~397_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][9]~q ;
wire \SRAM|DataToSRAM~391_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][9]~q ;
wire \SRAM|DataToSRAM~392_combout ;
wire \SRAM|DataToSRAM~400_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][9]~q ;
wire \SRAM|DataToSRAM~382_combout ;
wire \SRAM|DataToSRAM~383_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][9]~q ;
wire \SRAM|DataToSRAM~384_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][9]~q ;
wire \SRAM|DataToSRAM~385_combout ;
wire \SRAM|DataToSRAM~386_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][9]~q ;
wire \SRAM|DataToSRAM~380_combout ;
wire \SRAM|DataToSRAM~381_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][9]~q ;
wire \SRAM|DataToSRAM~387_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][9]~q ;
wire \SRAM|DataToSRAM~388_combout ;
wire \SRAM|DataToSRAM~389_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][9]~q ;
wire \SRAM|DataToSRAM~377_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][9]~q ;
wire \SRAM|DataToSRAM~378_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][9]~q ;
wire \SRAM|DataToSRAM~370_combout ;
wire \SRAM|DataToSRAM~371_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][9]~q ;
wire \SRAM|DataToSRAM~372_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][9]~q ;
wire \SRAM|DataToSRAM~373_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][9]~q ;
wire \SRAM|DataToSRAM~374_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][9]~q ;
wire \SRAM|DataToSRAM~375_combout ;
wire \SRAM|DataToSRAM~376_combout ;
wire \SRAM|DataToSRAM~379_combout ;
wire \SRAM|DataToSRAM~390_combout ;
wire \SRAM|DataToSRAM~401_combout ;
wire \SRAM|DataToSRAM~490_combout ;
wire \tiledRasterizer|shader|Add0~17 ;
wire \tiledRasterizer|shader|Add0~18_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][10]~q ;
wire \SRAM|DataToSRAM~440_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][10]~q ;
wire \SRAM|DataToSRAM~441_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][10]~q ;
wire \SRAM|DataToSRAM~433_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][10]~q ;
wire \SRAM|DataToSRAM~434_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][10]~q ;
wire \SRAM|DataToSRAM~435_combout ;
wire \SRAM|DataToSRAM~436_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][10]~q ;
wire \SRAM|DataToSRAM~437_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][10]~q ;
wire \SRAM|DataToSRAM~438_combout ;
wire \SRAM|DataToSRAM~439_combout ;
wire \SRAM|DataToSRAM~442_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][10]~q ;
wire \SRAM|DataToSRAM~412_combout ;
wire \SRAM|DataToSRAM~413_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][10]~q ;
wire \SRAM|DataToSRAM~419_combout ;
wire \SRAM|DataToSRAM~420_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][10]~q ;
wire \SRAM|DataToSRAM~414_combout ;
wire \SRAM|DataToSRAM~415_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][10]~q ;
wire \SRAM|DataToSRAM~416_combout ;
wire \SRAM|DataToSRAM~417_combout ;
wire \SRAM|DataToSRAM~418_combout ;
wire \SRAM|DataToSRAM~421_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][10]~q ;
wire \SRAM|DataToSRAM~422_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][10]~q ;
wire \SRAM|DataToSRAM~423_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][10]~q ;
wire \SRAM|DataToSRAM~426_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][10]~q ;
wire \SRAM|DataToSRAM~427_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][10]~q ;
wire \SRAM|DataToSRAM~424_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][10]~q ;
wire \SRAM|DataToSRAM~425_combout ;
wire \SRAM|DataToSRAM~428_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][10]~q ;
wire \SRAM|DataToSRAM~429_combout ;
wire \SRAM|DataToSRAM~430_combout ;
wire \SRAM|DataToSRAM~431_combout ;
wire \SRAM|DataToSRAM~432_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][10]~q ;
wire \SRAM|DataToSRAM~409_combout ;
wire \SRAM|DataToSRAM~410_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][10]~q ;
wire \SRAM|DataToSRAM~406_combout ;
wire \SRAM|DataToSRAM~407_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][10]~q ;
wire \SRAM|DataToSRAM~404_combout ;
wire \SRAM|DataToSRAM~405_combout ;
wire \SRAM|DataToSRAM~408_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][10]~q ;
wire \SRAM|DataToSRAM~402_combout ;
wire \SRAM|DataToSRAM~403_combout ;
wire \SRAM|DataToSRAM~411_combout ;
wire \SRAM|DataToSRAM~443_combout ;
wire \SRAM|DataToSRAM~491_combout ;
wire \tiledRasterizer|shader|Add0~19 ;
wire \tiledRasterizer|shader|Add0~20_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][11]~q ;
wire \SRAM|DataToSRAM~451_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][11]~q ;
wire \SRAM|DataToSRAM~452_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][11]~q ;
wire \SRAM|DataToSRAM~448_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][11]~q ;
wire \SRAM|DataToSRAM~449_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][11]~q ;
wire \SRAM|DataToSRAM~446_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][11]~q ;
wire \SRAM|DataToSRAM~447_combout ;
wire \SRAM|DataToSRAM~450_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][11]~q ;
wire \SRAM|DataToSRAM~444_combout ;
wire \SRAM|DataToSRAM~445_combout ;
wire \SRAM|DataToSRAM~453_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][11]~q ;
wire \SRAM|DataToSRAM~482_combout ;
wire \SRAM|DataToSRAM~483_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][11]~q ;
wire \SRAM|DataToSRAM~475_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][11]~q ;
wire \SRAM|DataToSRAM~476_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][11]~q ;
wire \SRAM|DataToSRAM~477_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][11]~q ;
wire \SRAM|DataToSRAM~478_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][11]~q ;
wire \SRAM|DataToSRAM~479_combout ;
wire \SRAM|DataToSRAM~480_combout ;
wire \SRAM|DataToSRAM~481_combout ;
wire \SRAM|DataToSRAM~484_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][11]~q ;
wire \SRAM|DataToSRAM~466_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][11]~q ;
wire \SRAM|DataToSRAM~467_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][11]~q ;
wire \SRAM|DataToSRAM~468_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][11]~q ;
wire \SRAM|DataToSRAM~469_combout ;
wire \SRAM|DataToSRAM~470_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][11]~q ;
wire \SRAM|DataToSRAM~471_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][11]~q ;
wire \SRAM|DataToSRAM~472_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][11]~q ;
wire \SRAM|DataToSRAM~464_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][11]~q ;
wire \SRAM|DataToSRAM~465_combout ;
wire \SRAM|DataToSRAM~473_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][11]~q ;
wire \SRAM|DataToSRAM~461_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][11]~q ;
wire \SRAM|DataToSRAM~462_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][11]~q ;
wire \SRAM|DataToSRAM~456_combout ;
wire \SRAM|DataToSRAM~457_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][11]~q ;
wire \SRAM|DataToSRAM~458_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][11]~q ;
wire \SRAM|DataToSRAM~459_combout ;
wire \SRAM|DataToSRAM~460_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][11]~q ;
wire \SRAM|DataToSRAM~454_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][11]~q ;
wire \SRAM|DataToSRAM~455_combout ;
wire \SRAM|DataToSRAM~463_combout ;
wire \SRAM|DataToSRAM~474_combout ;
wire \SRAM|DataToSRAM~485_combout ;
wire \SRAM|DataToSRAM~492_combout ;
wire \tiledRasterizer|shader|Add0~21 ;
wire \tiledRasterizer|shader|Add0~22_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][12]~q ;
wire \SRAM|Mux131~35_combout ;
wire \SRAM|Mux131~36_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][12]~q ;
wire \SRAM|Mux131~33_combout ;
wire \SRAM|Mux131~34_combout ;
wire \SRAM|Mux131~37_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][12]~q ;
wire \SRAM|Mux131~31_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][12]~q ;
wire \SRAM|Mux131~32_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][12]~q ;
wire \SRAM|Mux131~38_combout ;
wire \SRAM|Mux131~39_combout ;
wire \SRAM|Mux131~40_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][12]~q ;
wire \SRAM|Mux131~14_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][12]~q ;
wire \SRAM|Mux131~15_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][12]~q ;
wire \SRAM|Mux131~12_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][12]~q ;
wire \SRAM|Mux131~13_combout ;
wire \SRAM|Mux131~16_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][12]~q ;
wire \SRAM|Mux131~10_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][12]~q ;
wire \SRAM|Mux131~11_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][12]~q ;
wire \SRAM|Mux131~17_combout ;
wire \SRAM|Mux131~18_combout ;
wire \SRAM|Mux131~19_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][12]~q ;
wire \SRAM|Mux131~27_combout ;
wire \SRAM|Mux131~28_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][12]~q ;
wire \SRAM|Mux131~22_combout ;
wire \SRAM|Mux131~23_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][12]~q ;
wire \SRAM|Mux131~24_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][12]~q ;
wire \SRAM|Mux131~25_combout ;
wire \SRAM|Mux131~26_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][12]~q ;
wire \SRAM|Mux131~20_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][12]~q ;
wire \SRAM|Mux131~21_combout ;
wire \SRAM|Mux131~29_combout ;
wire \SRAM|Mux131~30_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][12]~q ;
wire \SRAM|Mux131~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][12]~q ;
wire \SRAM|Mux131~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][12]~q ;
wire \SRAM|Mux131~7_combout ;
wire \SRAM|Mux131~8_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][12]~q ;
wire \SRAM|Mux131~4_combout ;
wire \SRAM|Mux131~5_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][12]~q ;
wire \SRAM|Mux131~2_combout ;
wire \SRAM|Mux131~3_combout ;
wire \SRAM|Mux131~6_combout ;
wire \SRAM|Mux131~9_combout ;
wire \SRAM|Mux131~41_combout ;
wire \SRAM|DataToSRAM~493_combout ;
wire \SRAM|DataToSRAM[12]~feeder_combout ;
wire \SRAM|DataToSRAM[13]~feeder_combout ;
wire \SRAM|DataToSRAM[14]~feeder_combout ;
wire \SRAM|SRAM_ADDR~15_combout ;
wire \SRAM|SRAM_ADDR[0]~feeder_combout ;
wire \SRAM|SRAM_ADDR[10]~16_combout ;
wire \SRAM|SRAM_ADDR~17_combout ;
wire \SRAM|SRAM_ADDR[1]~feeder_combout ;
wire \SRAM|SRAM_ADDR~18_combout ;
wire \SRAM|SRAM_ADDR[2]~feeder_combout ;
wire \streamingxOffset[3]~feeder_combout ;
wire \streamTileTrigger~feeder_combout ;
wire \streamTileTrigger~q ;
wire \SRAM|lastTrigger~q ;
wire \SRAM|tileOffsetX[3]~0_combout ;
wire \SRAM|Add0~0_combout ;
wire \SRAM|SRAM_ADDR~19_combout ;
wire \SRAM|SRAM_ADDR[3]~feeder_combout ;
wire \streamingxOffset[4]~feeder_combout ;
wire \SRAM|Add0~1 ;
wire \SRAM|Add0~2_combout ;
wire \SRAM|SRAM_ADDR~20_combout ;
wire \SRAM|SRAM_ADDR[4]~feeder_combout ;
wire \SRAM|Add0~3 ;
wire \SRAM|Add0~4_combout ;
wire \SRAM|SRAM_ADDR[5]~21_combout ;
wire \SRAM|SRAM_ADDR[5]~feeder_combout ;
wire \SRAM|Add3~0_combout ;
wire \streamingxOffset[6]~feeder_combout ;
wire \SRAM|Add0~5 ;
wire \SRAM|Add0~6_combout ;
wire \SRAM|SRAM_ADDR[5]~22 ;
wire \SRAM|SRAM_ADDR[6]~23_combout ;
wire \SRAM|SRAM_ADDR[6]~feeder_combout ;
wire \SRAM|Add3~1 ;
wire \SRAM|Add3~2_combout ;
wire \streamingxOffset[7]~feeder_combout ;
wire \SRAM|Add0~7 ;
wire \SRAM|Add0~8_combout ;
wire \SRAM|SRAM_ADDR[6]~24 ;
wire \SRAM|SRAM_ADDR[7]~25_combout ;
wire \SRAM|SRAM_ADDR[7]~feeder_combout ;
wire \SRAM|Add3~3 ;
wire \SRAM|Add3~4_combout ;
wire \SRAM|Add0~9 ;
wire \SRAM|Add0~10_combout ;
wire \SRAM|Add1~0_combout ;
wire \SRAM|Mult0|mult_core|romout[0][8]~0_combout ;
wire \SRAM|SRAM_ADDR[7]~26 ;
wire \SRAM|SRAM_ADDR[8]~27_combout ;
wire \SRAM|SRAM_ADDR[8]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][8]~0_combout ;
wire \SRAM|Add3~5 ;
wire \SRAM|Add3~6_combout ;
wire \SRAM|Mult0|mult_core|romout[0][9]~1_combout ;
wire \streamingyOffset[4]~feeder_combout ;
wire \SRAM|Add1~1 ;
wire \SRAM|Add1~2_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|Add0~11 ;
wire \SRAM|Add0~12_combout ;
wire \SRAM|SRAM_ADDR[8]~28 ;
wire \SRAM|SRAM_ADDR[9]~29_combout ;
wire \SRAM|SRAM_ADDR[9]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][9]~1_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|Add3~7 ;
wire \SRAM|Add3~8_combout ;
wire \streamingyOffset[5]~feeder_combout ;
wire \SRAM|Add1~3 ;
wire \SRAM|Add1~4_combout ;
wire \SRAM|Mult0|mult_core|romout[0][10]~2_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add0~13 ;
wire \SRAM|Add0~14_combout ;
wire \SRAM|SRAM_ADDR[9]~30 ;
wire \SRAM|SRAM_ADDR[10]~31_combout ;
wire \SRAM|SRAM_ADDR[10]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][10]~2_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add3~9 ;
wire \SRAM|Add3~10_combout ;
wire \SRAM|Mult0|mult_core|romout[0][11]~3_combout ;
wire \streamingyOffset[6]~feeder_combout ;
wire \SRAM|Add1~5 ;
wire \SRAM|Add1~6_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|SRAM_ADDR[10]~32 ;
wire \SRAM|SRAM_ADDR[11]~33_combout ;
wire \SRAM|SRAM_ADDR[11]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][11]~3_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|Add3~11 ;
wire \SRAM|Add3~12_combout ;
wire \SRAM|Mult0|mult_core|romout[0][12]~5_combout ;
wire \streamingyOffset[7]~feeder_combout ;
wire \SRAM|Add1~7 ;
wire \SRAM|Add1~8_combout ;
wire \SRAM|Mult0|mult_core|romout[1][8]~4_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|SRAM_ADDR[11]~34 ;
wire \SRAM|SRAM_ADDR[12]~35_combout ;
wire \SRAM|SRAM_ADDR[12]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][12]~5_combout ;
wire \SRAM|Mult1|mult_core|romout[1][8]~4_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|Add3~13 ;
wire \SRAM|Add3~14_combout ;
wire \SRAM|Add1~9 ;
wire \SRAM|Add1~10_combout ;
wire \SRAM|Mult0|mult_core|romout[1][9]~6_combout ;
wire \SRAM|Mult0|mult_core|romout[0][13]~7_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|SRAM_ADDR[12]~36 ;
wire \SRAM|SRAM_ADDR[13]~37_combout ;
wire \SRAM|SRAM_ADDR[13]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][13]~7_combout ;
wire \SRAM|Mult1|mult_core|romout[1][9]~6_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|Add3~15 ;
wire \SRAM|Add3~16_combout ;
wire \SRAM|Mult0|mult_core|romout[1][10]~8_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \streamingyOffset[9]~feeder_combout ;
wire \SRAM|Add1~11 ;
wire \SRAM|Add1~12_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|SRAM_ADDR[13]~38 ;
wire \SRAM|SRAM_ADDR[14]~39_combout ;
wire \SRAM|SRAM_ADDR[14]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][10]~8_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add3~17 ;
wire \SRAM|Add3~18_combout ;
wire \SRAM|Mult0|mult_core|romout[1][11]~9_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Add1~13 ;
wire \SRAM|Add1~14_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|SRAM_ADDR[14]~40 ;
wire \SRAM|SRAM_ADDR[15]~41_combout ;
wire \SRAM|SRAM_ADDR[15]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][11]~9_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|Add3~19 ;
wire \SRAM|Add3~20_combout ;
wire \SRAM|Mult0|mult_core|romout[1][12]~10_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|SRAM_ADDR[15]~42 ;
wire \SRAM|SRAM_ADDR[16]~43_combout ;
wire \SRAM|SRAM_ADDR[16]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][12]~10_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|Add3~21 ;
wire \SRAM|Add3~22_combout ;
wire \SRAM|Mult0|mult_core|romout[1][13]~11_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SRAM|Mult0|mult_core|romout[2][9]~12_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|SRAM_ADDR[16]~44 ;
wire \SRAM|SRAM_ADDR[17]~45_combout ;
wire \SRAM|Mult1|mult_core|romout[1][13]~11_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SRAM|Mult1|mult_core|romout[2][9]~12_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Add3~23 ;
wire \SRAM|Add3~24_combout ;
wire \SRAM|Mult0|mult_core|romout[2][10]~13_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|SRAM_ADDR[17]~46 ;
wire \SRAM|SRAM_ADDR[18]~47_combout ;
wire \SRAM|SRAM_ADDR[18]~feeder_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Add3~25 ;
wire \SRAM|Add3~26_combout ;
wire \SRAM|Mult0|mult_core|romout[2][11]~combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|SRAM_ADDR[18]~48 ;
wire \SRAM|SRAM_ADDR[19]~49_combout ;
wire \SRAM|SRAM_ADDR[19]~feeder_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Add3~27 ;
wire \SRAM|Add3~28_combout ;
wire \LEDR~3_combout ;
wire \LEDR~4_combout ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM|VGA_R[3]~feeder_combout ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM|VGA_R[4]~feeder_combout ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM|VGA_R[7]~feeder_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM|VGA_G[2]~feeder_combout ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM|VGA_G[3]~feeder_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM|VGA_G[5]~feeder_combout ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM|VGA_B[3]~feeder_combout ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM|VGA_B[4]~feeder_combout ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM|VGA_B[6]~feeder_combout ;
wire \SRAM_DQ[15]~input_o ;
wire \VGAtiming|always1~2_combout ;
wire \VGAtiming|always1~3_combout ;
wire \VGAtiming|VGA_HS~q ;
wire \VGAtiming|always1~5_combout ;
wire \VGAtiming|always1~4_combout ;
wire \VGAtiming|always1~6_combout ;
wire \VGAtiming|VGA_VS~q ;
wire [9:0] rasteryOffset;
wire [7:0] \SRAM|tilePointerY ;
wire [4:0] \myTest|altpll_component|auto_generated|wire_pll1_clk ;
wire [19:0] \SRAM|SRAM_ADDR ;
wire [9:0] rasterxOffset;
wire [9:0] \VGAtiming|h_counter ;
wire [7:0] \SRAM|VGA_R ;
wire [7:0] \SRAM|VGA_G ;
wire [7:0] \SRAM|VGA_B ;
wire [7:0] \SRAM|tilePointerX ;
wire [19:0] \SRAM|tileOffsetX ;
wire [9:0] \VGAtiming|v_counter ;
wire [19:0] \SRAM|tileOffsetY ;
wire [9:0] streamingxOffset;
wire [9:0] streamingyOffset;
wire [15:0] \SRAM|DataToSRAM ;
wire [15:0] \tiledRasterizer|shader|y ;
wire [15:0] \tiledRasterizer|shader|x ;

wire [4:0] \myTest|altpll_component|auto_generated|pll1_CLK_bus ;

assign \myTest|altpll_component|auto_generated|wire_pll1_clk [0] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [1] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [2] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [3] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [4] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\SRAM|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\SRAM|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(\SRAM|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(\SRAM|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(\SRAM|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(\SRAM|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(\SRAM|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(\SRAM|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(\SRAM|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(\SRAM|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(\SRAM|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(\SRAM|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(\SRAM|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(\SRAM|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(\SRAM|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(\SRAM|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(\SRAM|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(\SRAM|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(\SRAM|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(\SRAM|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\SRAM|SRAM_WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\LEDR~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\LEDR~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\state.initState~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\SRAM|VGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\SRAM|VGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\SRAM|VGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\SRAM|VGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\SRAM|VGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\SRAM|VGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\SRAM|VGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\SRAM|VGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\SRAM|VGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\SRAM|VGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\SRAM|VGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\SRAM|VGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\SRAM|VGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\SRAM|VGA_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\SRAM|VGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\SRAM|VGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGAtiming|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGAtiming|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGAtiming|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\SRAM|DataToSRAM [0]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\SRAM|DataToSRAM [1]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\SRAM|DataToSRAM [2]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\SRAM|DataToSRAM [3]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\SRAM|DataToSRAM [4]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\SRAM|DataToSRAM [5]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\SRAM|DataToSRAM [6]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\SRAM|DataToSRAM [7]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\SRAM|DataToSRAM [8]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\SRAM|DataToSRAM [9]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\SRAM|DataToSRAM [10]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\SRAM|DataToSRAM [11]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\SRAM|DataToSRAM [12]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\SRAM|DataToSRAM [13]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\SRAM|DataToSRAM [14]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\SRAM|DataToSRAM [15]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \BOARD_CLK~input (
	.i(BOARD_CLK),
	.ibar(gnd),
	.o(\BOARD_CLK~input_o ));
// synopsys translate_off
defparam \BOARD_CLK~input .bus_hold = "false";
defparam \BOARD_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \BOARD_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BOARD_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BOARD_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \BOARD_CLK~inputclkctrl .clock_type = "global clock";
defparam \BOARD_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneive_lcell_comb \SRAM|tilePointerY[0]~8 (
// Equation(s):
// \SRAM|tilePointerY[0]~8_combout  = \SRAM|tilePointerY [0] $ (VCC)
// \SRAM|tilePointerY[0]~9  = CARRY(\SRAM|tilePointerY [0])

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|tilePointerY[0]~8_combout ),
	.cout(\SRAM|tilePointerY[0]~9 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[0]~8 .lut_mask = 16'h33CC;
defparam \SRAM|tilePointerY[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneive_lcell_comb \SRAM|tilePointerY[1]~11 (
// Equation(s):
// \SRAM|tilePointerY[1]~11_combout  = (\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY[0]~9 )) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY[0]~9 ) # (GND)))
// \SRAM|tilePointerY[1]~12  = CARRY((!\SRAM|tilePointerY[0]~9 ) # (!\SRAM|tilePointerY [1]))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[0]~9 ),
	.combout(\SRAM|tilePointerY[1]~11_combout ),
	.cout(\SRAM|tilePointerY[1]~12 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[1]~11 .lut_mask = 16'h5A5F;
defparam \SRAM|tilePointerY[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneive_lcell_comb \SRAM|idle~feeder (
// Equation(s):
// \SRAM|idle~feeder_combout  = \SRAM|always1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|always1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|idle~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \myTest|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\BOARD_CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\myTest|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \myTest|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \myTest|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \myTest|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \myTest|altpll_component|auto_generated|pll1 .m = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .n = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \myTest|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \myTest|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myTest|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X45_Y28_N7
dffeas \VGAtiming|h_counter[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[3] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
cycloneive_lcell_comb \VGAtiming|Add0~0 (
// Equation(s):
// \VGAtiming|Add0~0_combout  = \VGAtiming|h_counter [0] $ (VCC)
// \VGAtiming|Add0~1  = CARRY(\VGAtiming|h_counter [0])

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGAtiming|Add0~0_combout ),
	.cout(\VGAtiming|Add0~1 ));
// synopsys translate_off
defparam \VGAtiming|Add0~0 .lut_mask = 16'h33CC;
defparam \VGAtiming|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \VGAtiming|h_counter[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[0] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneive_lcell_comb \VGAtiming|Add0~2 (
// Equation(s):
// \VGAtiming|Add0~2_combout  = (\VGAtiming|h_counter [1] & (!\VGAtiming|Add0~1 )) # (!\VGAtiming|h_counter [1] & ((\VGAtiming|Add0~1 ) # (GND)))
// \VGAtiming|Add0~3  = CARRY((!\VGAtiming|Add0~1 ) # (!\VGAtiming|h_counter [1]))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~1 ),
	.combout(\VGAtiming|Add0~2_combout ),
	.cout(\VGAtiming|Add0~3 ));
// synopsys translate_off
defparam \VGAtiming|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \VGAtiming|h_counter[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[1] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneive_lcell_comb \VGAtiming|Add0~4 (
// Equation(s):
// \VGAtiming|Add0~4_combout  = (\VGAtiming|h_counter [2] & (\VGAtiming|Add0~3  $ (GND))) # (!\VGAtiming|h_counter [2] & (!\VGAtiming|Add0~3  & VCC))
// \VGAtiming|Add0~5  = CARRY((\VGAtiming|h_counter [2] & !\VGAtiming|Add0~3 ))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~3 ),
	.combout(\VGAtiming|Add0~4_combout ),
	.cout(\VGAtiming|Add0~5 ));
// synopsys translate_off
defparam \VGAtiming|Add0~4 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y28_N5
dffeas \VGAtiming|h_counter[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[2] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneive_lcell_comb \VGAtiming|Add0~6 (
// Equation(s):
// \VGAtiming|Add0~6_combout  = (\VGAtiming|h_counter [3] & (!\VGAtiming|Add0~5 )) # (!\VGAtiming|h_counter [3] & ((\VGAtiming|Add0~5 ) # (GND)))
// \VGAtiming|Add0~7  = CARRY((!\VGAtiming|Add0~5 ) # (!\VGAtiming|h_counter [3]))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~5 ),
	.combout(\VGAtiming|Add0~6_combout ),
	.cout(\VGAtiming|Add0~7 ));
// synopsys translate_off
defparam \VGAtiming|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y28_N15
dffeas \VGAtiming|h_counter[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[7] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneive_lcell_comb \VGAtiming|Add0~8 (
// Equation(s):
// \VGAtiming|Add0~8_combout  = (\VGAtiming|h_counter [4] & (\VGAtiming|Add0~7  $ (GND))) # (!\VGAtiming|h_counter [4] & (!\VGAtiming|Add0~7  & VCC))
// \VGAtiming|Add0~9  = CARRY((\VGAtiming|h_counter [4] & !\VGAtiming|Add0~7 ))

	.dataa(\VGAtiming|h_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~7 ),
	.combout(\VGAtiming|Add0~8_combout ),
	.cout(\VGAtiming|Add0~9 ));
// synopsys translate_off
defparam \VGAtiming|Add0~8 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \VGAtiming|h_counter[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[4] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneive_lcell_comb \VGAtiming|Add0~10 (
// Equation(s):
// \VGAtiming|Add0~10_combout  = (\VGAtiming|h_counter [5] & (!\VGAtiming|Add0~9 )) # (!\VGAtiming|h_counter [5] & ((\VGAtiming|Add0~9 ) # (GND)))
// \VGAtiming|Add0~11  = CARRY((!\VGAtiming|Add0~9 ) # (!\VGAtiming|h_counter [5]))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~9 ),
	.combout(\VGAtiming|Add0~10_combout ),
	.cout(\VGAtiming|Add0~11 ));
// synopsys translate_off
defparam \VGAtiming|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneive_lcell_comb \VGAtiming|h_counter_in[5]~1 (
// Equation(s):
// \VGAtiming|h_counter_in[5]~1_combout  = (\VGAtiming|Add0~10_combout  & !\VGAtiming|Equal0~2_combout )

	.dataa(\VGAtiming|Add0~10_combout ),
	.datab(gnd),
	.datac(\VGAtiming|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[5]~1 .lut_mask = 16'h0A0A;
defparam \VGAtiming|h_counter_in[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \VGAtiming|h_counter[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[5] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneive_lcell_comb \VGAtiming|Add0~12 (
// Equation(s):
// \VGAtiming|Add0~12_combout  = (\VGAtiming|h_counter [6] & (\VGAtiming|Add0~11  $ (GND))) # (!\VGAtiming|h_counter [6] & (!\VGAtiming|Add0~11  & VCC))
// \VGAtiming|Add0~13  = CARRY((\VGAtiming|h_counter [6] & !\VGAtiming|Add0~11 ))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~11 ),
	.combout(\VGAtiming|Add0~12_combout ),
	.cout(\VGAtiming|Add0~13 ));
// synopsys translate_off
defparam \VGAtiming|Add0~12 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \VGAtiming|h_counter[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[6] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneive_lcell_comb \VGAtiming|Add0~14 (
// Equation(s):
// \VGAtiming|Add0~14_combout  = (\VGAtiming|h_counter [7] & (!\VGAtiming|Add0~13 )) # (!\VGAtiming|h_counter [7] & ((\VGAtiming|Add0~13 ) # (GND)))
// \VGAtiming|Add0~15  = CARRY((!\VGAtiming|Add0~13 ) # (!\VGAtiming|h_counter [7]))

	.dataa(\VGAtiming|h_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~13 ),
	.combout(\VGAtiming|Add0~14_combout ),
	.cout(\VGAtiming|Add0~15 ));
// synopsys translate_off
defparam \VGAtiming|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneive_lcell_comb \VGAtiming|Equal0~1 (
// Equation(s):
// \VGAtiming|Equal0~1_combout  = (!\VGAtiming|Add0~6_combout  & (!\VGAtiming|Add0~4_combout  & (!\VGAtiming|Add0~14_combout  & \VGAtiming|Add0~10_combout )))

	.dataa(\VGAtiming|Add0~6_combout ),
	.datab(\VGAtiming|Add0~4_combout ),
	.datac(\VGAtiming|Add0~14_combout ),
	.datad(\VGAtiming|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~1 .lut_mask = 16'h0100;
defparam \VGAtiming|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneive_lcell_comb \VGAtiming|Equal0~0 (
// Equation(s):
// \VGAtiming|Equal0~0_combout  = (!\VGAtiming|Add0~0_combout  & (!\VGAtiming|Add0~2_combout  & (!\VGAtiming|Add0~8_combout  & !\VGAtiming|Add0~12_combout )))

	.dataa(\VGAtiming|Add0~0_combout ),
	.datab(\VGAtiming|Add0~2_combout ),
	.datac(\VGAtiming|Add0~8_combout ),
	.datad(\VGAtiming|Add0~12_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~0 .lut_mask = 16'h0001;
defparam \VGAtiming|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneive_lcell_comb \VGAtiming|h_counter_in[9]~0 (
// Equation(s):
// \VGAtiming|h_counter_in[9]~0_combout  = (\VGAtiming|Add0~18_combout  & (((!\VGAtiming|Equal0~0_combout ) # (!\VGAtiming|Equal0~1_combout )) # (!\VGAtiming|Add0~16_combout )))

	.dataa(\VGAtiming|Add0~16_combout ),
	.datab(\VGAtiming|Equal0~1_combout ),
	.datac(\VGAtiming|Equal0~0_combout ),
	.datad(\VGAtiming|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[9]~0 .lut_mask = 16'h7F00;
defparam \VGAtiming|h_counter_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N25
dffeas \VGAtiming|h_counter[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[9] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneive_lcell_comb \VGAtiming|Add0~16 (
// Equation(s):
// \VGAtiming|Add0~16_combout  = (\VGAtiming|h_counter [8] & (\VGAtiming|Add0~15  $ (GND))) # (!\VGAtiming|h_counter [8] & (!\VGAtiming|Add0~15  & VCC))
// \VGAtiming|Add0~17  = CARRY((\VGAtiming|h_counter [8] & !\VGAtiming|Add0~15 ))

	.dataa(\VGAtiming|h_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~15 ),
	.combout(\VGAtiming|Add0~16_combout ),
	.cout(\VGAtiming|Add0~17 ));
// synopsys translate_off
defparam \VGAtiming|Add0~16 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneive_lcell_comb \VGAtiming|Add0~18 (
// Equation(s):
// \VGAtiming|Add0~18_combout  = \VGAtiming|h_counter [9] $ (\VGAtiming|Add0~17 )

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGAtiming|Add0~17 ),
	.combout(\VGAtiming|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Add0~18 .lut_mask = 16'h3C3C;
defparam \VGAtiming|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneive_lcell_comb \VGAtiming|h_counter_in[8]~2 (
// Equation(s):
// \VGAtiming|h_counter_in[8]~2_combout  = (\VGAtiming|Add0~16_combout  & (((!\VGAtiming|Add0~18_combout ) # (!\VGAtiming|Equal0~0_combout )) # (!\VGAtiming|Equal0~1_combout )))

	.dataa(\VGAtiming|Add0~16_combout ),
	.datab(\VGAtiming|Equal0~1_combout ),
	.datac(\VGAtiming|Equal0~0_combout ),
	.datad(\VGAtiming|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[8]~2 .lut_mask = 16'h2AAA;
defparam \VGAtiming|h_counter_in[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N31
dffeas \VGAtiming|h_counter[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[8] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneive_lcell_comb \VGAtiming|Equal0~2 (
// Equation(s):
// \VGAtiming|Equal0~2_combout  = (\VGAtiming|Add0~16_combout  & (\VGAtiming|Equal0~1_combout  & (\VGAtiming|Equal0~0_combout  & \VGAtiming|Add0~18_combout )))

	.dataa(\VGAtiming|Add0~16_combout ),
	.datab(\VGAtiming|Equal0~1_combout ),
	.datac(\VGAtiming|Equal0~0_combout ),
	.datad(\VGAtiming|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~2 .lut_mask = 16'h8000;
defparam \VGAtiming|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneive_lcell_comb \VGAtiming|v_counter_in[5]~5 (
// Equation(s):
// \VGAtiming|v_counter_in[5]~5_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~10_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [5])))

	.dataa(gnd),
	.datab(\VGAtiming|Add1~10_combout ),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[5]~5 .lut_mask = 16'hCCF0;
defparam \VGAtiming|v_counter_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N3
dffeas \VGAtiming|v_counter[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[5] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneive_lcell_comb \VGAtiming|Add1~0 (
// Equation(s):
// \VGAtiming|Add1~0_combout  = \VGAtiming|v_counter [0] $ (VCC)
// \VGAtiming|Add1~1  = CARRY(\VGAtiming|v_counter [0])

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGAtiming|Add1~0_combout ),
	.cout(\VGAtiming|Add1~1 ));
// synopsys translate_off
defparam \VGAtiming|Add1~0 .lut_mask = 16'h33CC;
defparam \VGAtiming|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneive_lcell_comb \VGAtiming|Equal1~0 (
// Equation(s):
// \VGAtiming|Equal1~0_combout  = (!\VGAtiming|Add1~2_combout  & (\VGAtiming|Add1~6_combout  & (\VGAtiming|Add1~4_combout  & \VGAtiming|Add1~0_combout )))

	.dataa(\VGAtiming|Add1~2_combout ),
	.datab(\VGAtiming|Add1~6_combout ),
	.datac(\VGAtiming|Add1~4_combout ),
	.datad(\VGAtiming|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~0 .lut_mask = 16'h4000;
defparam \VGAtiming|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneive_lcell_comb \VGAtiming|v_counter_in[6]~6 (
// Equation(s):
// \VGAtiming|v_counter_in[6]~6_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~12_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [6])))

	.dataa(\VGAtiming|Add1~12_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [6]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[6]~6 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N5
dffeas \VGAtiming|v_counter[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[6] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneive_lcell_comb \VGAtiming|Add1~10 (
// Equation(s):
// \VGAtiming|Add1~10_combout  = (\VGAtiming|v_counter [5] & (!\VGAtiming|Add1~9 )) # (!\VGAtiming|v_counter [5] & ((\VGAtiming|Add1~9 ) # (GND)))
// \VGAtiming|Add1~11  = CARRY((!\VGAtiming|Add1~9 ) # (!\VGAtiming|v_counter [5]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~9 ),
	.combout(\VGAtiming|Add1~10_combout ),
	.cout(\VGAtiming|Add1~11 ));
// synopsys translate_off
defparam \VGAtiming|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cycloneive_lcell_comb \VGAtiming|Add1~12 (
// Equation(s):
// \VGAtiming|Add1~12_combout  = (\VGAtiming|v_counter [6] & (\VGAtiming|Add1~11  $ (GND))) # (!\VGAtiming|v_counter [6] & (!\VGAtiming|Add1~11  & VCC))
// \VGAtiming|Add1~13  = CARRY((\VGAtiming|v_counter [6] & !\VGAtiming|Add1~11 ))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~11 ),
	.combout(\VGAtiming|Add1~12_combout ),
	.cout(\VGAtiming|Add1~13 ));
// synopsys translate_off
defparam \VGAtiming|Add1~12 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneive_lcell_comb \VGAtiming|Equal1~1 (
// Equation(s):
// \VGAtiming|Equal1~1_combout  = (\VGAtiming|Equal1~0_combout  & (!\VGAtiming|Add1~10_combout  & (!\VGAtiming|Add1~12_combout  & !\VGAtiming|Add1~8_combout )))

	.dataa(\VGAtiming|Equal1~0_combout ),
	.datab(\VGAtiming|Add1~10_combout ),
	.datac(\VGAtiming|Add1~12_combout ),
	.datad(\VGAtiming|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~1 .lut_mask = 16'h0002;
defparam \VGAtiming|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneive_lcell_comb \VGAtiming|v_counter_in[9]~0 (
// Equation(s):
// \VGAtiming|v_counter_in[9]~0_combout  = (\VGAtiming|Equal0~2_combout  & (!\VGAtiming|Equal1~2_combout  & (\VGAtiming|Add1~18_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [9]))))

	.dataa(\VGAtiming|Equal1~2_combout ),
	.datab(\VGAtiming|Add1~18_combout ),
	.datac(\VGAtiming|v_counter [9]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[9]~0 .lut_mask = 16'h44F0;
defparam \VGAtiming|v_counter_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N25
dffeas \VGAtiming|v_counter[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[9] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cycloneive_lcell_comb \VGAtiming|Add1~14 (
// Equation(s):
// \VGAtiming|Add1~14_combout  = (\VGAtiming|v_counter [7] & (!\VGAtiming|Add1~13 )) # (!\VGAtiming|v_counter [7] & ((\VGAtiming|Add1~13 ) # (GND)))
// \VGAtiming|Add1~15  = CARRY((!\VGAtiming|Add1~13 ) # (!\VGAtiming|v_counter [7]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~13 ),
	.combout(\VGAtiming|Add1~14_combout ),
	.cout(\VGAtiming|Add1~15 ));
// synopsys translate_off
defparam \VGAtiming|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \VGAtiming|v_counter_in[7]~7 (
// Equation(s):
// \VGAtiming|v_counter_in[7]~7_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~14_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [7])))

	.dataa(gnd),
	.datab(\VGAtiming|Add1~14_combout ),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[7]~7 .lut_mask = 16'hCCF0;
defparam \VGAtiming|v_counter_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \VGAtiming|v_counter[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[7] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneive_lcell_comb \VGAtiming|Add1~16 (
// Equation(s):
// \VGAtiming|Add1~16_combout  = (\VGAtiming|v_counter [8] & (\VGAtiming|Add1~15  $ (GND))) # (!\VGAtiming|v_counter [8] & (!\VGAtiming|Add1~15  & VCC))
// \VGAtiming|Add1~17  = CARRY((\VGAtiming|v_counter [8] & !\VGAtiming|Add1~15 ))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~15 ),
	.combout(\VGAtiming|Add1~16_combout ),
	.cout(\VGAtiming|Add1~17 ));
// synopsys translate_off
defparam \VGAtiming|Add1~16 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \VGAtiming|v_counter_in[8]~8 (
// Equation(s):
// \VGAtiming|v_counter_in[8]~8_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~16_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [8])))

	.dataa(\VGAtiming|Add1~16_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [8]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[8]~8 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \VGAtiming|v_counter[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[8] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneive_lcell_comb \VGAtiming|Add1~18 (
// Equation(s):
// \VGAtiming|Add1~18_combout  = \VGAtiming|v_counter [9] $ (\VGAtiming|Add1~17 )

	.dataa(\VGAtiming|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGAtiming|Add1~17 ),
	.combout(\VGAtiming|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Add1~18 .lut_mask = 16'h5A5A;
defparam \VGAtiming|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneive_lcell_comb \VGAtiming|Equal1~2 (
// Equation(s):
// \VGAtiming|Equal1~2_combout  = (\VGAtiming|Equal1~1_combout  & (\VGAtiming|Add1~18_combout  & (!\VGAtiming|Add1~16_combout  & !\VGAtiming|Add1~14_combout )))

	.dataa(\VGAtiming|Equal1~1_combout ),
	.datab(\VGAtiming|Add1~18_combout ),
	.datac(\VGAtiming|Add1~16_combout ),
	.datad(\VGAtiming|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~2 .lut_mask = 16'h0008;
defparam \VGAtiming|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneive_lcell_comb \VGAtiming|v_counter[0]~0 (
// Equation(s):
// \VGAtiming|v_counter[0]~0_combout  = (\VGAtiming|Equal0~2_combout  & (!\VGAtiming|Equal1~2_combout  & (\VGAtiming|Add1~0_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [0]))))

	.dataa(\VGAtiming|Equal1~2_combout ),
	.datab(\VGAtiming|Add1~0_combout ),
	.datac(\VGAtiming|v_counter [0]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter[0]~0 .lut_mask = 16'h44F0;
defparam \VGAtiming|v_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N31
dffeas \VGAtiming|v_counter[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[0] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneive_lcell_comb \VGAtiming|Add1~2 (
// Equation(s):
// \VGAtiming|Add1~2_combout  = (\VGAtiming|v_counter [1] & (!\VGAtiming|Add1~1 )) # (!\VGAtiming|v_counter [1] & ((\VGAtiming|Add1~1 ) # (GND)))
// \VGAtiming|Add1~3  = CARRY((!\VGAtiming|Add1~1 ) # (!\VGAtiming|v_counter [1]))

	.dataa(\VGAtiming|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~1 ),
	.combout(\VGAtiming|Add1~2_combout ),
	.cout(\VGAtiming|Add1~3 ));
// synopsys translate_off
defparam \VGAtiming|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \VGAtiming|v_counter_in[1]~3 (
// Equation(s):
// \VGAtiming|v_counter_in[1]~3_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~2_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [1])))

	.dataa(gnd),
	.datab(\VGAtiming|Add1~2_combout ),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[1]~3 .lut_mask = 16'hCCF0;
defparam \VGAtiming|v_counter_in[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N9
dffeas \VGAtiming|v_counter[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[1] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cycloneive_lcell_comb \VGAtiming|Add1~4 (
// Equation(s):
// \VGAtiming|Add1~4_combout  = (\VGAtiming|v_counter [2] & (\VGAtiming|Add1~3  $ (GND))) # (!\VGAtiming|v_counter [2] & (!\VGAtiming|Add1~3  & VCC))
// \VGAtiming|Add1~5  = CARRY((\VGAtiming|v_counter [2] & !\VGAtiming|Add1~3 ))

	.dataa(\VGAtiming|v_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~3 ),
	.combout(\VGAtiming|Add1~4_combout ),
	.cout(\VGAtiming|Add1~5 ));
// synopsys translate_off
defparam \VGAtiming|Add1~4 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneive_lcell_comb \VGAtiming|v_counter_in[2]~1 (
// Equation(s):
// \VGAtiming|v_counter_in[2]~1_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~4_combout  & ((!\VGAtiming|Equal1~2_combout )))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [2]))))

	.dataa(\VGAtiming|Add1~4_combout ),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(\VGAtiming|v_counter [2]),
	.datad(\VGAtiming|Equal1~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[2]~1 .lut_mask = 16'h30B8;
defparam \VGAtiming|v_counter_in[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N27
dffeas \VGAtiming|v_counter[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[2] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneive_lcell_comb \VGAtiming|Add1~6 (
// Equation(s):
// \VGAtiming|Add1~6_combout  = (\VGAtiming|v_counter [3] & (!\VGAtiming|Add1~5 )) # (!\VGAtiming|v_counter [3] & ((\VGAtiming|Add1~5 ) # (GND)))
// \VGAtiming|Add1~7  = CARRY((!\VGAtiming|Add1~5 ) # (!\VGAtiming|v_counter [3]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~5 ),
	.combout(\VGAtiming|Add1~6_combout ),
	.cout(\VGAtiming|Add1~7 ));
// synopsys translate_off
defparam \VGAtiming|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \VGAtiming|v_counter_in[3]~2 (
// Equation(s):
// \VGAtiming|v_counter_in[3]~2_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~6_combout  & (!\VGAtiming|Equal1~2_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|v_counter [3]))))

	.dataa(\VGAtiming|Add1~6_combout ),
	.datab(\VGAtiming|Equal1~2_combout ),
	.datac(\VGAtiming|v_counter [3]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[3]~2 .lut_mask = 16'h22F0;
defparam \VGAtiming|v_counter_in[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \VGAtiming|v_counter[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[3] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneive_lcell_comb \VGAtiming|Add1~8 (
// Equation(s):
// \VGAtiming|Add1~8_combout  = (\VGAtiming|v_counter [4] & (\VGAtiming|Add1~7  $ (GND))) # (!\VGAtiming|v_counter [4] & (!\VGAtiming|Add1~7  & VCC))
// \VGAtiming|Add1~9  = CARRY((\VGAtiming|v_counter [4] & !\VGAtiming|Add1~7 ))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~7 ),
	.combout(\VGAtiming|Add1~8_combout ),
	.cout(\VGAtiming|Add1~9 ));
// synopsys translate_off
defparam \VGAtiming|Add1~8 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneive_lcell_comb \VGAtiming|v_counter_in[4]~4 (
// Equation(s):
// \VGAtiming|v_counter_in[4]~4_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~8_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [4])))

	.dataa(gnd),
	.datab(\VGAtiming|Add1~8_combout ),
	.datac(\VGAtiming|v_counter [4]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[4]~4 .lut_mask = 16'hCCF0;
defparam \VGAtiming|v_counter_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N9
dffeas \VGAtiming|v_counter[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[4] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \VGAtiming|LessThan5~1 (
// Equation(s):
// \VGAtiming|LessThan5~1_combout  = (\VGAtiming|Add1~10_combout  & (\VGAtiming|Add1~12_combout  & \VGAtiming|Add1~14_combout ))

	.dataa(gnd),
	.datab(\VGAtiming|Add1~10_combout ),
	.datac(\VGAtiming|Add1~12_combout ),
	.datad(\VGAtiming|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGAtiming|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|LessThan5~1 .lut_mask = 16'hC000;
defparam \VGAtiming|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \VGAtiming|LessThan5~0 (
// Equation(s):
// \VGAtiming|LessThan5~0_combout  = (\VGAtiming|v_counter [7] & (\VGAtiming|v_counter [6] & (\VGAtiming|v_counter [5] & \VGAtiming|v_counter [8])))

	.dataa(\VGAtiming|v_counter [7]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [8]),
	.cin(gnd),
	.combout(\VGAtiming|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|LessThan5~0 .lut_mask = 16'h8000;
defparam \VGAtiming|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneive_lcell_comb \VGAtiming|LessThan5~2 (
// Equation(s):
// \VGAtiming|LessThan5~2_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|LessThan5~1_combout  & (\VGAtiming|Add1~16_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|LessThan5~0_combout ))))

	.dataa(\VGAtiming|Equal0~2_combout ),
	.datab(\VGAtiming|LessThan5~1_combout ),
	.datac(\VGAtiming|Add1~16_combout ),
	.datad(\VGAtiming|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|LessThan5~2 .lut_mask = 16'hD580;
defparam \VGAtiming|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneive_lcell_comb \VGAtiming|always1~0 (
// Equation(s):
// \VGAtiming|always1~0_combout  = (!\VGAtiming|Add0~14_combout  & ((\VGAtiming|Equal0~2_combout ) # (!\VGAtiming|Add0~16_combout )))

	.dataa(gnd),
	.datab(\VGAtiming|Add0~14_combout ),
	.datac(\VGAtiming|Add0~16_combout ),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~0 .lut_mask = 16'h3303;
defparam \VGAtiming|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \VGAtiming|always1~1 (
// Equation(s):
// \VGAtiming|always1~1_combout  = (!\VGAtiming|LessThan5~2_combout  & (!\VGAtiming|v_counter_in[9]~0_combout  & ((\VGAtiming|always1~0_combout ) # (!\VGAtiming|h_counter_in[9]~0_combout ))))

	.dataa(\VGAtiming|LessThan5~2_combout ),
	.datab(\VGAtiming|always1~0_combout ),
	.datac(\VGAtiming|h_counter_in[9]~0_combout ),
	.datad(\VGAtiming|v_counter_in[9]~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~1 .lut_mask = 16'h0045;
defparam \VGAtiming|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \VGAtiming|VGA_BLANK_N (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_BLANK_N .is_wysiwyg = "true";
defparam \VGAtiming|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneive_lcell_comb \SRAM|nextState.feedingVGA~0 (
// Equation(s):
// \SRAM|nextState.feedingVGA~0_combout  = (\VGAtiming|VGA_BLANK_N~q  & !\SRAM|state.feedingVGA~q )

	.dataa(gnd),
	.datab(\VGAtiming|VGA_BLANK_N~q ),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|nextState.feedingVGA~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextState.feedingVGA~0 .lut_mask = 16'h00CC;
defparam \SRAM|nextState.feedingVGA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \SRAM|state.feedingVGA~feeder (
// Equation(s):
// \SRAM|state.feedingVGA~feeder_combout  = \SRAM|nextState.feedingVGA~0_combout 

	.dataa(\SRAM|nextState.feedingVGA~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|state.feedingVGA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|state.feedingVGA~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|state.feedingVGA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N7
dffeas \SRAM|state.feedingVGA (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|state.feedingVGA~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|state.feedingVGA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|state.feedingVGA .is_wysiwyg = "true";
defparam \SRAM|state.feedingVGA .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N25
dffeas \SRAM|idle (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|idle~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|idle .is_wysiwyg = "true";
defparam \SRAM|idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneive_lcell_comb \SRAM|nextTilePointerX~6 (
// Equation(s):
// \SRAM|nextTilePointerX~6_combout  = (\SRAM|always1~2_combout ) # (\SRAM|idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~6 .lut_mask = 16'hFFF0;
defparam \SRAM|nextTilePointerX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \SRAM|tilePointerY[0]~10 (
// Equation(s):
// \SRAM|tilePointerY[0]~10_combout  = (!\SRAM|state.feedingVGA~q  & (((\SRAM|always1~2_combout ) # (\SRAM|idle~q )) # (!\SRAM|Equal1~2_combout )))

	.dataa(\SRAM|Equal1~2_combout ),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|tilePointerY[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tilePointerY[0]~10 .lut_mask = 16'h0F0D;
defparam \SRAM|tilePointerY[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N7
dffeas \SRAM|tilePointerY[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[1]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[1] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneive_lcell_comb \SRAM|tilePointerY[2]~13 (
// Equation(s):
// \SRAM|tilePointerY[2]~13_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY[1]~12  $ (GND))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY[1]~12  & VCC))
// \SRAM|tilePointerY[2]~14  = CARRY((\SRAM|tilePointerY [2] & !\SRAM|tilePointerY[1]~12 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[1]~12 ),
	.combout(\SRAM|tilePointerY[2]~13_combout ),
	.cout(\SRAM|tilePointerY[2]~14 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[2]~13 .lut_mask = 16'hC30C;
defparam \SRAM|tilePointerY[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y28_N9
dffeas \SRAM|tilePointerY[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[2] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneive_lcell_comb \SRAM|always1~0 (
// Equation(s):
// \SRAM|always1~0_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2] & !\SRAM|idle~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~0 .lut_mask = 16'h0080;
defparam \SRAM|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneive_lcell_comb \SRAM|tilePointerY[3]~15 (
// Equation(s):
// \SRAM|tilePointerY[3]~15_combout  = (\SRAM|tilePointerY [3] & (!\SRAM|tilePointerY[2]~14 )) # (!\SRAM|tilePointerY [3] & ((\SRAM|tilePointerY[2]~14 ) # (GND)))
// \SRAM|tilePointerY[3]~16  = CARRY((!\SRAM|tilePointerY[2]~14 ) # (!\SRAM|tilePointerY [3]))

	.dataa(\SRAM|tilePointerY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[2]~14 ),
	.combout(\SRAM|tilePointerY[3]~15_combout ),
	.cout(\SRAM|tilePointerY[3]~16 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[3]~15 .lut_mask = 16'h5A5F;
defparam \SRAM|tilePointerY[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y28_N11
dffeas \SRAM|tilePointerY[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[3]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[3] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneive_lcell_comb \SRAM|tilePointerY[4]~17 (
// Equation(s):
// \SRAM|tilePointerY[4]~17_combout  = (\SRAM|tilePointerY [4] & (\SRAM|tilePointerY[3]~16  $ (GND))) # (!\SRAM|tilePointerY [4] & (!\SRAM|tilePointerY[3]~16  & VCC))
// \SRAM|tilePointerY[4]~18  = CARRY((\SRAM|tilePointerY [4] & !\SRAM|tilePointerY[3]~16 ))

	.dataa(\SRAM|tilePointerY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[3]~16 ),
	.combout(\SRAM|tilePointerY[4]~17_combout ),
	.cout(\SRAM|tilePointerY[4]~18 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[4]~17 .lut_mask = 16'hA50A;
defparam \SRAM|tilePointerY[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y28_N13
dffeas \SRAM|tilePointerY[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[4] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneive_lcell_comb \SRAM|tilePointerY[5]~19 (
// Equation(s):
// \SRAM|tilePointerY[5]~19_combout  = (\SRAM|tilePointerY [5] & (!\SRAM|tilePointerY[4]~18 )) # (!\SRAM|tilePointerY [5] & ((\SRAM|tilePointerY[4]~18 ) # (GND)))
// \SRAM|tilePointerY[5]~20  = CARRY((!\SRAM|tilePointerY[4]~18 ) # (!\SRAM|tilePointerY [5]))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[4]~18 ),
	.combout(\SRAM|tilePointerY[5]~19_combout ),
	.cout(\SRAM|tilePointerY[5]~20 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[5]~19 .lut_mask = 16'h3C3F;
defparam \SRAM|tilePointerY[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y28_N15
dffeas \SRAM|tilePointerY[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[5] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \SRAM|tilePointerY[6]~21 (
// Equation(s):
// \SRAM|tilePointerY[6]~21_combout  = (\SRAM|tilePointerY [6] & (\SRAM|tilePointerY[5]~20  $ (GND))) # (!\SRAM|tilePointerY [6] & (!\SRAM|tilePointerY[5]~20  & VCC))
// \SRAM|tilePointerY[6]~22  = CARRY((\SRAM|tilePointerY [6] & !\SRAM|tilePointerY[5]~20 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[5]~20 ),
	.combout(\SRAM|tilePointerY[6]~21_combout ),
	.cout(\SRAM|tilePointerY[6]~22 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[6]~21 .lut_mask = 16'hC30C;
defparam \SRAM|tilePointerY[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y28_N17
dffeas \SRAM|tilePointerY[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[6] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneive_lcell_comb \SRAM|always1~1 (
// Equation(s):
// \SRAM|always1~1_combout  = (!\SRAM|tilePointerY [4] & (!\SRAM|tilePointerY [6] & (!\SRAM|tilePointerY [5] & !\SRAM|tilePointerY [3])))

	.dataa(\SRAM|tilePointerY [4]),
	.datab(\SRAM|tilePointerY [6]),
	.datac(\SRAM|tilePointerY [5]),
	.datad(\SRAM|tilePointerY [3]),
	.cin(gnd),
	.combout(\SRAM|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~1 .lut_mask = 16'h0001;
defparam \SRAM|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneive_lcell_comb \SRAM|tilePointerY[7]~23 (
// Equation(s):
// \SRAM|tilePointerY[7]~23_combout  = \SRAM|tilePointerY [7] $ (\SRAM|tilePointerY[6]~22 )

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|tilePointerY[6]~22 ),
	.combout(\SRAM|tilePointerY[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tilePointerY[7]~23 .lut_mask = 16'h3C3C;
defparam \SRAM|tilePointerY[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y28_N19
dffeas \SRAM|tilePointerY[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[7] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneive_lcell_comb \SRAM|always1~2 (
// Equation(s):
// \SRAM|always1~2_combout  = (\SRAM|always1~0_combout  & (\SRAM|always1~1_combout  & (!\SRAM|Equal1~2_combout  & !\SRAM|tilePointerY [7])))

	.dataa(\SRAM|always1~0_combout ),
	.datab(\SRAM|always1~1_combout ),
	.datac(\SRAM|Equal1~2_combout ),
	.datad(\SRAM|tilePointerY [7]),
	.cin(gnd),
	.combout(\SRAM|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~2 .lut_mask = 16'h0008;
defparam \SRAM|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \SRAM|Add5~0 (
// Equation(s):
// \SRAM|Add5~0_combout  = \SRAM|tilePointerX [0] $ (VCC)
// \SRAM|Add5~1  = CARRY(\SRAM|tilePointerX [0])

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add5~0_combout ),
	.cout(\SRAM|Add5~1 ));
// synopsys translate_off
defparam \SRAM|Add5~0 .lut_mask = 16'h33CC;
defparam \SRAM|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_lcell_comb \SRAM|nextTilePointerX~0 (
// Equation(s):
// \SRAM|nextTilePointerX~0_combout  = (!\SRAM|always1~2_combout  & (\SRAM|Add5~0_combout  & !\SRAM|idle~q ))

	.dataa(gnd),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|Add5~0_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~0 .lut_mask = 16'h0030;
defparam \SRAM|nextTilePointerX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N1
dffeas \SRAM|tilePointerX[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[0] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \SRAM|Add5~2 (
// Equation(s):
// \SRAM|Add5~2_combout  = (\SRAM|tilePointerX [1] & (!\SRAM|Add5~1 )) # (!\SRAM|tilePointerX [1] & ((\SRAM|Add5~1 ) # (GND)))
// \SRAM|Add5~3  = CARRY((!\SRAM|Add5~1 ) # (!\SRAM|tilePointerX [1]))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~1 ),
	.combout(\SRAM|Add5~2_combout ),
	.cout(\SRAM|Add5~3 ));
// synopsys translate_off
defparam \SRAM|Add5~2 .lut_mask = 16'h5A5F;
defparam \SRAM|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \SRAM|nextTilePointerX~1 (
// Equation(s):
// \SRAM|nextTilePointerX~1_combout  = (\SRAM|Add5~2_combout  & (!\SRAM|always1~2_combout  & !\SRAM|idle~q ))

	.dataa(\SRAM|Add5~2_combout ),
	.datab(gnd),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~1 .lut_mask = 16'h000A;
defparam \SRAM|nextTilePointerX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N27
dffeas \SRAM|tilePointerX[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[1] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \SRAM|Add5~4 (
// Equation(s):
// \SRAM|Add5~4_combout  = (\SRAM|tilePointerX [2] & (\SRAM|Add5~3  $ (GND))) # (!\SRAM|tilePointerX [2] & (!\SRAM|Add5~3  & VCC))
// \SRAM|Add5~5  = CARRY((\SRAM|tilePointerX [2] & !\SRAM|Add5~3 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~3 ),
	.combout(\SRAM|Add5~4_combout ),
	.cout(\SRAM|Add5~5 ));
// synopsys translate_off
defparam \SRAM|Add5~4 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneive_lcell_comb \SRAM|nextTilePointerX~2 (
// Equation(s):
// \SRAM|nextTilePointerX~2_combout  = (\SRAM|Add5~4_combout  & (!\SRAM|always1~2_combout  & !\SRAM|idle~q ))

	.dataa(\SRAM|Add5~4_combout ),
	.datab(gnd),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~2 .lut_mask = 16'h000A;
defparam \SRAM|nextTilePointerX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \SRAM|tilePointerX[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[2] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \SRAM|Add5~6 (
// Equation(s):
// \SRAM|Add5~6_combout  = (\SRAM|tilePointerX [3] & (!\SRAM|Add5~5 )) # (!\SRAM|tilePointerX [3] & ((\SRAM|Add5~5 ) # (GND)))
// \SRAM|Add5~7  = CARRY((!\SRAM|Add5~5 ) # (!\SRAM|tilePointerX [3]))

	.dataa(\SRAM|tilePointerX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~5 ),
	.combout(\SRAM|Add5~6_combout ),
	.cout(\SRAM|Add5~7 ));
// synopsys translate_off
defparam \SRAM|Add5~6 .lut_mask = 16'h5A5F;
defparam \SRAM|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \SRAM|nextTilePointerX~3 (
// Equation(s):
// \SRAM|nextTilePointerX~3_combout  = (\SRAM|Equal1~2_combout  & (!\SRAM|always1~2_combout  & (\SRAM|Add5~6_combout  & !\SRAM|idle~q )))

	.dataa(\SRAM|Equal1~2_combout ),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|Add5~6_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~3 .lut_mask = 16'h0020;
defparam \SRAM|nextTilePointerX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N7
dffeas \SRAM|tilePointerX[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[3] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \SRAM|Add5~8 (
// Equation(s):
// \SRAM|Add5~8_combout  = (\SRAM|tilePointerX [4] & (\SRAM|Add5~7  $ (GND))) # (!\SRAM|tilePointerX [4] & (!\SRAM|Add5~7  & VCC))
// \SRAM|Add5~9  = CARRY((\SRAM|tilePointerX [4] & !\SRAM|Add5~7 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~7 ),
	.combout(\SRAM|Add5~8_combout ),
	.cout(\SRAM|Add5~9 ));
// synopsys translate_off
defparam \SRAM|Add5~8 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \SRAM|nextTilePointerX~4 (
// Equation(s):
// \SRAM|nextTilePointerX~4_combout  = (\SRAM|Add5~8_combout  & (!\SRAM|always1~2_combout  & !\SRAM|idle~q ))

	.dataa(gnd),
	.datab(\SRAM|Add5~8_combout ),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~4 .lut_mask = 16'h000C;
defparam \SRAM|nextTilePointerX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N25
dffeas \SRAM|tilePointerX[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[4] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneive_lcell_comb \SRAM|Add5~10 (
// Equation(s):
// \SRAM|Add5~10_combout  = (\SRAM|tilePointerX [5] & (!\SRAM|Add5~9 )) # (!\SRAM|tilePointerX [5] & ((\SRAM|Add5~9 ) # (GND)))
// \SRAM|Add5~11  = CARRY((!\SRAM|Add5~9 ) # (!\SRAM|tilePointerX [5]))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~9 ),
	.combout(\SRAM|Add5~10_combout ),
	.cout(\SRAM|Add5~11 ));
// synopsys translate_off
defparam \SRAM|Add5~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneive_lcell_comb \SRAM|nextTilePointerX~5 (
// Equation(s):
// \SRAM|nextTilePointerX~5_combout  = (\SRAM|Add5~10_combout  & (!\SRAM|always1~2_combout  & !\SRAM|idle~q ))

	.dataa(gnd),
	.datab(\SRAM|Add5~10_combout ),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~5 .lut_mask = 16'h000C;
defparam \SRAM|nextTilePointerX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N3
dffeas \SRAM|tilePointerX[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[5] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \SRAM|Add5~12 (
// Equation(s):
// \SRAM|Add5~12_combout  = (\SRAM|tilePointerX [6] & (\SRAM|Add5~11  $ (GND))) # (!\SRAM|tilePointerX [6] & (!\SRAM|Add5~11  & VCC))
// \SRAM|Add5~13  = CARRY((\SRAM|tilePointerX [6] & !\SRAM|Add5~11 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~11 ),
	.combout(\SRAM|Add5~12_combout ),
	.cout(\SRAM|Add5~13 ));
// synopsys translate_off
defparam \SRAM|Add5~12 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneive_lcell_comb \SRAM|nextTilePointerX~7 (
// Equation(s):
// \SRAM|nextTilePointerX~7_combout  = (\SRAM|Add5~12_combout  & (!\SRAM|always1~2_combout  & !\SRAM|idle~q ))

	.dataa(gnd),
	.datab(\SRAM|Add5~12_combout ),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~7 .lut_mask = 16'h000C;
defparam \SRAM|nextTilePointerX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N29
dffeas \SRAM|tilePointerX[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[6] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \SRAM|Add5~14 (
// Equation(s):
// \SRAM|Add5~14_combout  = \SRAM|tilePointerX [7] $ (\SRAM|Add5~13 )

	.dataa(\SRAM|tilePointerX [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add5~13 ),
	.combout(\SRAM|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add5~14 .lut_mask = 16'h5A5A;
defparam \SRAM|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneive_lcell_comb \SRAM|nextTilePointerX~8 (
// Equation(s):
// \SRAM|nextTilePointerX~8_combout  = (!\SRAM|always1~2_combout  & (\SRAM|Add5~14_combout  & !\SRAM|idle~q ))

	.dataa(gnd),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|Add5~14_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~8 .lut_mask = 16'h0030;
defparam \SRAM|nextTilePointerX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N31
dffeas \SRAM|tilePointerX[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[7] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \SRAM|Equal1~1 (
// Equation(s):
// \SRAM|Equal1~1_combout  = (!\SRAM|tilePointerX [5] & (!\SRAM|tilePointerX [6] & (!\SRAM|tilePointerX [4] & !\SRAM|tilePointerX [7])))

	.dataa(\SRAM|tilePointerX [5]),
	.datab(\SRAM|tilePointerX [6]),
	.datac(\SRAM|tilePointerX [4]),
	.datad(\SRAM|tilePointerX [7]),
	.cin(gnd),
	.combout(\SRAM|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~1 .lut_mask = 16'h0001;
defparam \SRAM|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \SRAM|Equal1~0 (
// Equation(s):
// \SRAM|Equal1~0_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [3] & \SRAM|tilePointerX [0])))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [3]),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~0 .lut_mask = 16'h0800;
defparam \SRAM|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \SRAM|Equal1~2 (
// Equation(s):
// \SRAM|Equal1~2_combout  = (!\SRAM|Equal1~0_combout ) # (!\SRAM|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Equal1~1_combout ),
	.datad(\SRAM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~2 .lut_mask = 16'h0FFF;
defparam \SRAM|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N5
dffeas \SRAM|tilePointerY[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[0] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \rasteryOffset[3]~7 (
// Equation(s):
// \rasteryOffset[3]~7_combout  = rasteryOffset[3] $ (VCC)
// \rasteryOffset[3]~8  = CARRY(rasteryOffset[3])

	.dataa(gnd),
	.datab(rasteryOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rasteryOffset[3]~7_combout ),
	.cout(\rasteryOffset[3]~8 ));
// synopsys translate_off
defparam \rasteryOffset[3]~7 .lut_mask = 16'h33CC;
defparam \rasteryOffset[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (rasteryOffset[4] & (!rasteryOffset[3] & VCC)) # (!rasteryOffset[4] & (rasteryOffset[3] $ (GND)))
// \Add2~1  = CARRY((!rasteryOffset[4] & !rasteryOffset[3]))

	.dataa(rasteryOffset[4]),
	.datab(rasteryOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6611;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (rasteryOffset[5] & (!\Add2~1 )) # (!rasteryOffset[5] & (\Add2~1  & VCC))
// \Add2~3  = CARRY((rasteryOffset[5] & !\Add2~1 ))

	.dataa(gnd),
	.datab(rasteryOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h3C0C;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (rasteryOffset[6] & (\Add2~3  $ (GND))) # (!rasteryOffset[6] & ((GND) # (!\Add2~3 )))
// \Add2~5  = CARRY((!\Add2~3 ) # (!rasteryOffset[6]))

	.dataa(rasteryOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA55F;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (rasteryOffset[7] & (!\Add2~5 )) # (!rasteryOffset[7] & (\Add2~5  & VCC))
// \Add2~7  = CARRY((rasteryOffset[7] & !\Add2~5 ))

	.dataa(rasteryOffset[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h5A0A;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\Add2~2_combout ) # ((\Add2~4_combout ) # ((\Add2~6_combout ) # (\Add2~0_combout )))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~4_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'hFFFE;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \rasterxOffset[3]~7 (
// Equation(s):
// \rasterxOffset[3]~7_combout  = rasterxOffset[3] $ (VCC)
// \rasterxOffset[3]~8  = CARRY(rasterxOffset[3])

	.dataa(gnd),
	.datab(rasterxOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rasterxOffset[3]~7_combout ),
	.cout(\rasterxOffset[3]~8 ));
// synopsys translate_off
defparam \rasterxOffset[3]~7 .lut_mask = 16'h33CC;
defparam \rasterxOffset[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \rasterxOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[3] .is_wysiwyg = "true";
defparam \rasterxOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \rasterxOffset[4]~9 (
// Equation(s):
// \rasterxOffset[4]~9_combout  = (rasterxOffset[4] & (!\rasterxOffset[3]~8 )) # (!rasterxOffset[4] & ((\rasterxOffset[3]~8 ) # (GND)))
// \rasterxOffset[4]~10  = CARRY((!\rasterxOffset[3]~8 ) # (!rasterxOffset[4]))

	.dataa(rasterxOffset[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[3]~8 ),
	.combout(\rasterxOffset[4]~9_combout ),
	.cout(\rasterxOffset[4]~10 ));
// synopsys translate_off
defparam \rasterxOffset[4]~9 .lut_mask = 16'h5A5F;
defparam \rasterxOffset[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N7
dffeas \rasterxOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[4] .is_wysiwyg = "true";
defparam \rasterxOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \rasterxOffset[5]~11 (
// Equation(s):
// \rasterxOffset[5]~11_combout  = (rasterxOffset[5] & (\rasterxOffset[4]~10  $ (GND))) # (!rasterxOffset[5] & (!\rasterxOffset[4]~10  & VCC))
// \rasterxOffset[5]~12  = CARRY((rasterxOffset[5] & !\rasterxOffset[4]~10 ))

	.dataa(gnd),
	.datab(rasterxOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[4]~10 ),
	.combout(\rasterxOffset[5]~11_combout ),
	.cout(\rasterxOffset[5]~12 ));
// synopsys translate_off
defparam \rasterxOffset[5]~11 .lut_mask = 16'hC30C;
defparam \rasterxOffset[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \rasterxOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[5] .is_wysiwyg = "true";
defparam \rasterxOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \rasterxOffset[6]~13 (
// Equation(s):
// \rasterxOffset[6]~13_combout  = (rasterxOffset[6] & (!\rasterxOffset[5]~12 )) # (!rasterxOffset[6] & ((\rasterxOffset[5]~12 ) # (GND)))
// \rasterxOffset[6]~14  = CARRY((!\rasterxOffset[5]~12 ) # (!rasterxOffset[6]))

	.dataa(rasterxOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[5]~12 ),
	.combout(\rasterxOffset[6]~13_combout ),
	.cout(\rasterxOffset[6]~14 ));
// synopsys translate_off
defparam \rasterxOffset[6]~13 .lut_mask = 16'h5A5F;
defparam \rasterxOffset[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \rasterxOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[6] .is_wysiwyg = "true";
defparam \rasterxOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \rasterxOffset[7]~15 (
// Equation(s):
// \rasterxOffset[7]~15_combout  = (rasterxOffset[7] & (\rasterxOffset[6]~14  $ (GND))) # (!rasterxOffset[7] & (!\rasterxOffset[6]~14  & VCC))
// \rasterxOffset[7]~16  = CARRY((rasterxOffset[7] & !\rasterxOffset[6]~14 ))

	.dataa(rasterxOffset[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[6]~14 ),
	.combout(\rasterxOffset[7]~15_combout ),
	.cout(\rasterxOffset[7]~16 ));
// synopsys translate_off
defparam \rasterxOffset[7]~15 .lut_mask = 16'hA50A;
defparam \rasterxOffset[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \rasterxOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[7] .is_wysiwyg = "true";
defparam \rasterxOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \rasterxOffset[8]~17 (
// Equation(s):
// \rasterxOffset[8]~17_combout  = (rasterxOffset[8] & (!\rasterxOffset[7]~16 )) # (!rasterxOffset[8] & ((\rasterxOffset[7]~16 ) # (GND)))
// \rasterxOffset[8]~18  = CARRY((!\rasterxOffset[7]~16 ) # (!rasterxOffset[8]))

	.dataa(gnd),
	.datab(rasterxOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[7]~16 ),
	.combout(\rasterxOffset[8]~17_combout ),
	.cout(\rasterxOffset[8]~18 ));
// synopsys translate_off
defparam \rasterxOffset[8]~17 .lut_mask = 16'h3C3F;
defparam \rasterxOffset[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \rasterxOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[8] .is_wysiwyg = "true";
defparam \rasterxOffset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \rasterxOffset[9]~19 (
// Equation(s):
// \rasterxOffset[9]~19_combout  = rasterxOffset[9] $ (!\rasterxOffset[8]~18 )

	.dataa(gnd),
	.datab(rasterxOffset[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rasterxOffset[8]~18 ),
	.combout(\rasterxOffset[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rasterxOffset[9]~19 .lut_mask = 16'hC3C3;
defparam \rasterxOffset[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \rasterxOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[9] .is_wysiwyg = "true";
defparam \rasterxOffset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (rasterxOffset[4] & (!rasterxOffset[3] & VCC)) # (!rasterxOffset[4] & (rasterxOffset[3] $ (GND)))
// \Add0~1  = CARRY((!rasterxOffset[4] & !rasterxOffset[3]))

	.dataa(rasterxOffset[4]),
	.datab(rasterxOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6611;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (rasterxOffset[5] & ((\Add0~1 ) # (GND))) # (!rasterxOffset[5] & (!\Add0~1 ))
// \Add0~3  = CARRY((rasterxOffset[5]) # (!\Add0~1 ))

	.dataa(gnd),
	.datab(rasterxOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hC3CF;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (rasterxOffset[6] & (!\Add0~3  & VCC)) # (!rasterxOffset[6] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((!rasterxOffset[6] & !\Add0~3 ))

	.dataa(rasterxOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h5A05;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (rasterxOffset[7] & (!\Add0~5 )) # (!rasterxOffset[7] & (\Add0~5  & VCC))
// \Add0~7  = CARRY((rasterxOffset[7] & !\Add0~5 ))

	.dataa(rasterxOffset[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A0A;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (rasterxOffset[8] & (!\Add0~7  & VCC)) # (!rasterxOffset[8] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((!rasterxOffset[8] & !\Add0~7 ))

	.dataa(gnd),
	.datab(rasterxOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h3C03;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (rasterxOffset[9] & (!\Add0~9 )) # (!rasterxOffset[9] & (\Add0~9  & VCC))
// \Add0~11  = CARRY((rasterxOffset[9] & !\Add0~9 ))

	.dataa(gnd),
	.datab(rasterxOffset[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C0C;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = \Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hF0F0;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_cout  = CARRY((rasterxOffset[3] & \Add0~0_combout ))

	.dataa(rasterxOffset[3]),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~1_cout ));
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h0088;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Add0~2_combout  & (!\Add1~1_cout )) # (!\Add0~2_combout  & ((\Add1~1_cout ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1_cout ) # (!\Add0~2_combout ))

	.dataa(\Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1_cout ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h5A5F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\Add0~4_combout  & (\Add1~3  $ (GND))) # (!\Add0~4_combout  & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((\Add0~4_combout  & !\Add1~3 ))

	.dataa(gnd),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add0~6_combout  & (!\Add1~5 )) # (!\Add0~6_combout  & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\Add0~6_combout ))

	.dataa(gnd),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Add0~8_combout  & (\Add1~7  $ (GND))) # (!\Add0~8_combout  & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((\Add0~8_combout  & !\Add1~7 ))

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add0~10_combout  & (!\Add1~9 )) # (!\Add0~10_combout  & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!\Add0~10_combout ))

	.dataa(gnd),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\Add0~12_combout  & (\Add1~11  $ (GND))) # (!\Add0~12_combout  & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((\Add0~12_combout  & !\Add1~11 ))

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Add0~12_combout  $ (\Add1~13 )

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5A;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\Add1~8_combout ) # (\Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~8_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFF0;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Add1~6_combout ) # ((\Add1~2_combout ) # ((\Add1~4_combout ) # (rasterxOffset[4])))

	.dataa(\Add1~6_combout ),
	.datab(\Add1~2_combout ),
	.datac(\Add1~4_combout ),
	.datad(rasterxOffset[4]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!\Add1~14_combout  & (!\LessThan0~1_combout  & (!\Add1~12_combout  & !\LessThan0~0_combout )))

	.dataa(\Add1~14_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\Add1~12_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0001;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!\always1~0_combout  & (!\always1~1_combout  & \LessThan0~2_combout ))

	.dataa(\always1~0_combout ),
	.datab(\always1~1_combout ),
	.datac(gnd),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h1100;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \rasteryOffset[3]~9 (
// Equation(s):
// \rasteryOffset[3]~9_combout  = (!\Add1~12_combout  & (\state.moveTile~q  & !rasterxOffset[4]))

	.dataa(\Add1~12_combout ),
	.datab(gnd),
	.datac(\state.moveTile~q ),
	.datad(rasterxOffset[4]),
	.cin(gnd),
	.combout(\rasteryOffset[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rasteryOffset[3]~9 .lut_mask = 16'h0050;
defparam \rasteryOffset[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\Add1~6_combout ) # ((\Add1~8_combout ) # ((\Add1~4_combout ) # (\Add1~2_combout )))

	.dataa(\Add1~6_combout ),
	.datab(\Add1~8_combout ),
	.datac(\Add1~4_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFFFE;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \rasteryOffset[3]~10 (
// Equation(s):
// \rasteryOffset[3]~10_combout  = (\rasteryOffset[3]~9_combout  & (!\LessThan0~3_combout  & (!\Add1~14_combout  & !\Add1~10_combout )))

	.dataa(\rasteryOffset[3]~9_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\Add1~14_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\rasteryOffset[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rasteryOffset[3]~10 .lut_mask = 16'h0002;
defparam \rasteryOffset[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \rasteryOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[3] .is_wysiwyg = "true";
defparam \rasteryOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \rasteryOffset[4]~11 (
// Equation(s):
// \rasteryOffset[4]~11_combout  = (rasteryOffset[4] & (!\rasteryOffset[3]~8 )) # (!rasteryOffset[4] & ((\rasteryOffset[3]~8 ) # (GND)))
// \rasteryOffset[4]~12  = CARRY((!\rasteryOffset[3]~8 ) # (!rasteryOffset[4]))

	.dataa(rasteryOffset[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[3]~8 ),
	.combout(\rasteryOffset[4]~11_combout ),
	.cout(\rasteryOffset[4]~12 ));
// synopsys translate_off
defparam \rasteryOffset[4]~11 .lut_mask = 16'h5A5F;
defparam \rasteryOffset[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \rasteryOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[4] .is_wysiwyg = "true";
defparam \rasteryOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \rasteryOffset[5]~13 (
// Equation(s):
// \rasteryOffset[5]~13_combout  = (rasteryOffset[5] & (\rasteryOffset[4]~12  $ (GND))) # (!rasteryOffset[5] & (!\rasteryOffset[4]~12  & VCC))
// \rasteryOffset[5]~14  = CARRY((rasteryOffset[5] & !\rasteryOffset[4]~12 ))

	.dataa(gnd),
	.datab(rasteryOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[4]~12 ),
	.combout(\rasteryOffset[5]~13_combout ),
	.cout(\rasteryOffset[5]~14 ));
// synopsys translate_off
defparam \rasteryOffset[5]~13 .lut_mask = 16'hC30C;
defparam \rasteryOffset[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \rasteryOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[5] .is_wysiwyg = "true";
defparam \rasteryOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \rasteryOffset[6]~15 (
// Equation(s):
// \rasteryOffset[6]~15_combout  = (rasteryOffset[6] & (!\rasteryOffset[5]~14 )) # (!rasteryOffset[6] & ((\rasteryOffset[5]~14 ) # (GND)))
// \rasteryOffset[6]~16  = CARRY((!\rasteryOffset[5]~14 ) # (!rasteryOffset[6]))

	.dataa(rasteryOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[5]~14 ),
	.combout(\rasteryOffset[6]~15_combout ),
	.cout(\rasteryOffset[6]~16 ));
// synopsys translate_off
defparam \rasteryOffset[6]~15 .lut_mask = 16'h5A5F;
defparam \rasteryOffset[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \rasteryOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[6] .is_wysiwyg = "true";
defparam \rasteryOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \rasteryOffset[7]~17 (
// Equation(s):
// \rasteryOffset[7]~17_combout  = (rasteryOffset[7] & (\rasteryOffset[6]~16  $ (GND))) # (!rasteryOffset[7] & (!\rasteryOffset[6]~16  & VCC))
// \rasteryOffset[7]~18  = CARRY((rasteryOffset[7] & !\rasteryOffset[6]~16 ))

	.dataa(rasteryOffset[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[6]~16 ),
	.combout(\rasteryOffset[7]~17_combout ),
	.cout(\rasteryOffset[7]~18 ));
// synopsys translate_off
defparam \rasteryOffset[7]~17 .lut_mask = 16'hA50A;
defparam \rasteryOffset[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \rasteryOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[7] .is_wysiwyg = "true";
defparam \rasteryOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \rasteryOffset[8]~19 (
// Equation(s):
// \rasteryOffset[8]~19_combout  = (rasteryOffset[8] & (!\rasteryOffset[7]~18 )) # (!rasteryOffset[8] & ((\rasteryOffset[7]~18 ) # (GND)))
// \rasteryOffset[8]~20  = CARRY((!\rasteryOffset[7]~18 ) # (!rasteryOffset[8]))

	.dataa(gnd),
	.datab(rasteryOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[7]~18 ),
	.combout(\rasteryOffset[8]~19_combout ),
	.cout(\rasteryOffset[8]~20 ));
// synopsys translate_off
defparam \rasteryOffset[8]~19 .lut_mask = 16'h3C3F;
defparam \rasteryOffset[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \rasteryOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[8] .is_wysiwyg = "true";
defparam \rasteryOffset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \rasteryOffset[9]~21 (
// Equation(s):
// \rasteryOffset[9]~21_combout  = rasteryOffset[9] $ (!\rasteryOffset[8]~20 )

	.dataa(gnd),
	.datab(rasteryOffset[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rasteryOffset[8]~20 ),
	.combout(\rasteryOffset[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rasteryOffset[9]~21 .lut_mask = 16'hC3C3;
defparam \rasteryOffset[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \rasteryOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[9] .is_wysiwyg = "true";
defparam \rasteryOffset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (rasteryOffset[8] & (\Add2~7  $ (GND))) # (!rasteryOffset[8] & ((GND) # (!\Add2~7 )))
// \Add2~9  = CARRY((!\Add2~7 ) # (!rasteryOffset[8]))

	.dataa(gnd),
	.datab(rasteryOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hC33F;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = \Add2~9  $ (!rasteryOffset[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[9]),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hF00F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\Add2~10_combout ) # ((rasteryOffset[3]) # (\Add2~8_combout ))

	.dataa(\Add2~10_combout ),
	.datab(gnd),
	.datac(rasteryOffset[3]),
	.datad(\Add2~8_combout ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'hFFFA;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \nextState.endState~0 (
// Equation(s):
// \nextState.endState~0_combout  = (\state.moveTile~q  & (!\always1~1_combout  & (!\always1~0_combout  & \LessThan0~2_combout )))

	.dataa(\state.moveTile~q ),
	.datab(\always1~1_combout ),
	.datac(\always1~0_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\nextState.endState~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.endState~0 .lut_mask = 16'h0200;
defparam \nextState.endState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \state.endState~feeder (
// Equation(s):
// \state.endState~feeder_combout  = \nextState.endState~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nextState.endState~0_combout ),
	.cin(gnd),
	.combout(\state.endState~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.endState~feeder .lut_mask = 16'hFF00;
defparam \state.endState~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \state.endState (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\state.endState~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.endState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.endState .is_wysiwyg = "true";
defparam \state.endState .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N3
dffeas \state.initState (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.endState~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.initState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.initState .is_wysiwyg = "true";
defparam \state.initState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_lcell_comb \SRAM|nextDoneStreaming~0 (
// Equation(s):
// \SRAM|nextDoneStreaming~0_combout  = (!\SRAM|state.feedingVGA~q  & \SRAM|always1~2_combout )

	.dataa(\SRAM|state.feedingVGA~q ),
	.datab(gnd),
	.datac(\SRAM|always1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|nextDoneStreaming~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextDoneStreaming~0 .lut_mask = 16'h5050;
defparam \SRAM|nextDoneStreaming~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N1
dffeas \SRAM|doneStreaming (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextDoneStreaming~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|doneStreaming~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|doneStreaming .is_wysiwyg = "true";
defparam \SRAM|doneStreaming .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \lastDoneStreaming~feeder (
// Equation(s):
// \lastDoneStreaming~feeder_combout  = \SRAM|doneStreaming~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|doneStreaming~q ),
	.cin(gnd),
	.combout(\lastDoneStreaming~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastDoneStreaming~feeder .lut_mask = 16'hFF00;
defparam \lastDoneStreaming~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas lastDoneStreaming(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\lastDoneStreaming~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lastDoneStreaming~q ),
	.prn(vcc));
// synopsys translate_off
defparam lastDoneStreaming.is_wysiwyg = "true";
defparam lastDoneStreaming.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \rasterTrigger~0 (
// Equation(s):
// \rasterTrigger~0_combout  = !\state.rasterTile~q 

	.dataa(\state.rasterTile~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rasterTrigger~0_combout ),
	.cout());
// synopsys translate_off
defparam \rasterTrigger~0 .lut_mask = 16'h5555;
defparam \rasterTrigger~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas rasterTrigger(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterTrigger~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rasterTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam rasterTrigger.is_wysiwyg = "true";
defparam rasterTrigger.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~0 (
// Equation(s):
// \tiledRasterizer|shader|Add3~0_combout  = \tiledRasterizer|shader|y [0] $ (VCC)
// \tiledRasterizer|shader|Add3~1  = CARRY(\tiledRasterizer|shader|y [0])

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add3~0_combout ),
	.cout(\tiledRasterizer|shader|Add3~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~0 .lut_mask = 16'h33CC;
defparam \tiledRasterizer|shader|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[0]~2 (
// Equation(s):
// \tiledRasterizer|shader|nextY[0]~2_combout  = (\tiledRasterizer|shader|Add3~0_combout  & ((!\tiledRasterizer|shader|Add3~6_combout ) # (!\tiledRasterizer|shader|LessThan2~1_combout )))

	.dataa(\tiledRasterizer|shader|Add3~0_combout ),
	.datab(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add3~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[0]~2 .lut_mask = 16'h22AA;
defparam \tiledRasterizer|shader|nextY[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \tiledRasterizer|shader|y[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|LessThan2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~2 (
// Equation(s):
// \tiledRasterizer|shader|Add3~2_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|Add3~1 )) # (!\tiledRasterizer|shader|y [1] & ((\tiledRasterizer|shader|Add3~1 ) # (GND)))
// \tiledRasterizer|shader|Add3~3  = CARRY((!\tiledRasterizer|shader|Add3~1 ) # (!\tiledRasterizer|shader|y [1]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add3~1 ),
	.combout(\tiledRasterizer|shader|Add3~2_combout ),
	.cout(\tiledRasterizer|shader|Add3~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~2 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[1]~1 (
// Equation(s):
// \tiledRasterizer|shader|nextY[1]~1_combout  = (\tiledRasterizer|shader|Add3~2_combout  & ((!\tiledRasterizer|shader|Add3~6_combout ) # (!\tiledRasterizer|shader|LessThan2~1_combout )))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|Add3~2_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(\tiledRasterizer|shader|Add3~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[1]~1 .lut_mask = 16'h0CCC;
defparam \tiledRasterizer|shader|nextY[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N3
dffeas \tiledRasterizer|shader|y[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|LessThan2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~4 (
// Equation(s):
// \tiledRasterizer|shader|Add3~4_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|Add3~3  $ (GND))) # (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|Add3~3  & VCC))
// \tiledRasterizer|shader|Add3~5  = CARRY((\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|Add3~3 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add3~3 ),
	.combout(\tiledRasterizer|shader|Add3~4_combout ),
	.cout(\tiledRasterizer|shader|Add3~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~4 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[2]~0 (
// Equation(s):
// \tiledRasterizer|shader|nextY[2]~0_combout  = (\tiledRasterizer|shader|Add3~4_combout  & ((!\tiledRasterizer|shader|Add3~6_combout ) # (!\tiledRasterizer|shader|LessThan2~1_combout )))

	.dataa(\tiledRasterizer|shader|Add3~4_combout ),
	.datab(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add3~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[2]~0 .lut_mask = 16'h22AA;
defparam \tiledRasterizer|shader|nextY[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N25
dffeas \tiledRasterizer|shader|y[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|LessThan2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~6 (
// Equation(s):
// \tiledRasterizer|shader|Add3~6_combout  = \tiledRasterizer|shader|Add3~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tiledRasterizer|shader|Add3~5 ),
	.combout(\tiledRasterizer|shader|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~6 .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~0 (
// Equation(s):
// \tiledRasterizer|shader|Add4~0_combout  = \tiledRasterizer|shader|Add2~6_combout  $ (VCC)
// \tiledRasterizer|shader|Add4~1  = CARRY(\tiledRasterizer|shader|Add2~6_combout )

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add4~0_combout ),
	.cout(\tiledRasterizer|shader|Add4~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~0 .lut_mask = 16'h33CC;
defparam \tiledRasterizer|shader|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[3]~0 (
// Equation(s):
// \tiledRasterizer|shader|nextX[3]~0_combout  = (!\tiledRasterizer|shader|Add3~6_combout  & (\tiledRasterizer|shader|LessThan2~1_combout  & \tiledRasterizer|shader|Add4~0_combout ))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(\tiledRasterizer|shader|Add4~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[3]~0 .lut_mask = 16'h5000;
defparam \tiledRasterizer|shader|nextX[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \tiledRasterizer|shader|x[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~0 (
// Equation(s):
// \tiledRasterizer|shader|Add2~0_combout  = \tiledRasterizer|shader|x [0] $ (VCC)
// \tiledRasterizer|shader|Add2~1  = CARRY(\tiledRasterizer|shader|x [0])

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add2~0_combout ),
	.cout(\tiledRasterizer|shader|Add2~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~0 .lut_mask = 16'h33CC;
defparam \tiledRasterizer|shader|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[0]~3 (
// Equation(s):
// \tiledRasterizer|shader|nextX[0]~3_combout  = (\tiledRasterizer|shader|Add2~0_combout  & ((!\tiledRasterizer|shader|LessThan2~1_combout ) # (!\tiledRasterizer|shader|Add3~6_combout )))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(\tiledRasterizer|shader|Add2~0_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[0]~3 .lut_mask = 16'h4C4C;
defparam \tiledRasterizer|shader|nextX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N7
dffeas \tiledRasterizer|shader|x[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~2 (
// Equation(s):
// \tiledRasterizer|shader|Add2~2_combout  = (\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|Add2~1 )) # (!\tiledRasterizer|shader|x [1] & ((\tiledRasterizer|shader|Add2~1 ) # (GND)))
// \tiledRasterizer|shader|Add2~3  = CARRY((!\tiledRasterizer|shader|Add2~1 ) # (!\tiledRasterizer|shader|x [1]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~1 ),
	.combout(\tiledRasterizer|shader|Add2~2_combout ),
	.cout(\tiledRasterizer|shader|Add2~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~2 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[1]~2 (
// Equation(s):
// \tiledRasterizer|shader|nextX[1]~2_combout  = (\tiledRasterizer|shader|Add2~2_combout  & ((!\tiledRasterizer|shader|LessThan2~1_combout ) # (!\tiledRasterizer|shader|Add3~6_combout )))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(\tiledRasterizer|shader|Add2~2_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[1]~2 .lut_mask = 16'h4C4C;
defparam \tiledRasterizer|shader|nextX[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N5
dffeas \tiledRasterizer|shader|x[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~4 (
// Equation(s):
// \tiledRasterizer|shader|Add2~4_combout  = (\tiledRasterizer|shader|x [2] & (\tiledRasterizer|shader|Add2~3  $ (GND))) # (!\tiledRasterizer|shader|x [2] & (!\tiledRasterizer|shader|Add2~3  & VCC))
// \tiledRasterizer|shader|Add2~5  = CARRY((\tiledRasterizer|shader|x [2] & !\tiledRasterizer|shader|Add2~3 ))

	.dataa(\tiledRasterizer|shader|x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~3 ),
	.combout(\tiledRasterizer|shader|Add2~4_combout ),
	.cout(\tiledRasterizer|shader|Add2~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~4 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[2]~1 (
// Equation(s):
// \tiledRasterizer|shader|nextX[2]~1_combout  = (\tiledRasterizer|shader|Add2~4_combout  & ((!\tiledRasterizer|shader|LessThan2~1_combout ) # (!\tiledRasterizer|shader|Add3~6_combout )))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(\tiledRasterizer|shader|Add2~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[2]~1 .lut_mask = 16'h5F00;
defparam \tiledRasterizer|shader|nextX[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N3
dffeas \tiledRasterizer|shader|x[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~6 (
// Equation(s):
// \tiledRasterizer|shader|Add2~6_combout  = (\tiledRasterizer|shader|x [3] & (!\tiledRasterizer|shader|Add2~5 )) # (!\tiledRasterizer|shader|x [3] & ((\tiledRasterizer|shader|Add2~5 ) # (GND)))
// \tiledRasterizer|shader|Add2~7  = CARRY((!\tiledRasterizer|shader|Add2~5 ) # (!\tiledRasterizer|shader|x [3]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~5 ),
	.combout(\tiledRasterizer|shader|Add2~6_combout ),
	.cout(\tiledRasterizer|shader|Add2~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~6 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~2 (
// Equation(s):
// \tiledRasterizer|shader|Add4~2_combout  = (\tiledRasterizer|shader|Add2~8_combout  & (\tiledRasterizer|shader|Add4~1  & VCC)) # (!\tiledRasterizer|shader|Add2~8_combout  & (!\tiledRasterizer|shader|Add4~1 ))
// \tiledRasterizer|shader|Add4~3  = CARRY((!\tiledRasterizer|shader|Add2~8_combout  & !\tiledRasterizer|shader|Add4~1 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add4~1 ),
	.combout(\tiledRasterizer|shader|Add4~2_combout ),
	.cout(\tiledRasterizer|shader|Add4~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~2 .lut_mask = 16'hC303;
defparam \tiledRasterizer|shader|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[4]~4 (
// Equation(s):
// \tiledRasterizer|shader|nextX[4]~4_combout  = (!\tiledRasterizer|shader|Add3~6_combout  & (\tiledRasterizer|shader|LessThan2~1_combout  & \tiledRasterizer|shader|Add4~2_combout ))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(\tiledRasterizer|shader|Add4~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[4]~4 .lut_mask = 16'h5000;
defparam \tiledRasterizer|shader|nextX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N9
dffeas \tiledRasterizer|shader|x[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|nextX[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~8 (
// Equation(s):
// \tiledRasterizer|shader|Add2~8_combout  = (\tiledRasterizer|shader|x [4] & (\tiledRasterizer|shader|Add2~7  $ (GND))) # (!\tiledRasterizer|shader|x [4] & (!\tiledRasterizer|shader|Add2~7  & VCC))
// \tiledRasterizer|shader|Add2~9  = CARRY((\tiledRasterizer|shader|x [4] & !\tiledRasterizer|shader|Add2~7 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~7 ),
	.combout(\tiledRasterizer|shader|Add2~8_combout ),
	.cout(\tiledRasterizer|shader|Add2~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~8 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~4 (
// Equation(s):
// \tiledRasterizer|shader|Add4~4_combout  = (\tiledRasterizer|shader|Add2~10_combout  & ((GND) # (!\tiledRasterizer|shader|Add4~3 ))) # (!\tiledRasterizer|shader|Add2~10_combout  & (\tiledRasterizer|shader|Add4~3  $ (GND)))
// \tiledRasterizer|shader|Add4~5  = CARRY((\tiledRasterizer|shader|Add2~10_combout ) # (!\tiledRasterizer|shader|Add4~3 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add4~3 ),
	.combout(\tiledRasterizer|shader|Add4~4_combout ),
	.cout(\tiledRasterizer|shader|Add4~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~4 .lut_mask = 16'h3CCF;
defparam \tiledRasterizer|shader|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[5]~5 (
// Equation(s):
// \tiledRasterizer|shader|nextX[5]~5_combout  = (!\tiledRasterizer|shader|Add3~6_combout  & (\tiledRasterizer|shader|Add4~4_combout  & \tiledRasterizer|shader|LessThan2~1_combout ))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(\tiledRasterizer|shader|Add4~4_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[5]~5 .lut_mask = 16'h4040;
defparam \tiledRasterizer|shader|nextX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N27
dffeas \tiledRasterizer|shader|x[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|nextX[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~10 (
// Equation(s):
// \tiledRasterizer|shader|Add2~10_combout  = (\tiledRasterizer|shader|x [5] & (!\tiledRasterizer|shader|Add2~9 )) # (!\tiledRasterizer|shader|x [5] & ((\tiledRasterizer|shader|Add2~9 ) # (GND)))
// \tiledRasterizer|shader|Add2~11  = CARRY((!\tiledRasterizer|shader|Add2~9 ) # (!\tiledRasterizer|shader|x [5]))

	.dataa(\tiledRasterizer|shader|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~9 ),
	.combout(\tiledRasterizer|shader|Add2~10_combout ),
	.cout(\tiledRasterizer|shader|Add2~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~10 .lut_mask = 16'h5A5F;
defparam \tiledRasterizer|shader|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~6 (
// Equation(s):
// \tiledRasterizer|shader|Add4~6_combout  = (\tiledRasterizer|shader|Add2~12_combout  & (\tiledRasterizer|shader|Add4~5  & VCC)) # (!\tiledRasterizer|shader|Add2~12_combout  & (!\tiledRasterizer|shader|Add4~5 ))
// \tiledRasterizer|shader|Add4~7  = CARRY((!\tiledRasterizer|shader|Add2~12_combout  & !\tiledRasterizer|shader|Add4~5 ))

	.dataa(\tiledRasterizer|shader|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add4~5 ),
	.combout(\tiledRasterizer|shader|Add4~6_combout ),
	.cout(\tiledRasterizer|shader|Add4~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~6 .lut_mask = 16'hA505;
defparam \tiledRasterizer|shader|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[6]~6 (
// Equation(s):
// \tiledRasterizer|shader|nextX[6]~6_combout  = (\tiledRasterizer|shader|Add4~6_combout  & (\tiledRasterizer|shader|LessThan2~1_combout  & !\tiledRasterizer|shader|Add3~6_combout ))

	.dataa(\tiledRasterizer|shader|Add4~6_combout ),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(\tiledRasterizer|shader|Add3~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[6]~6 .lut_mask = 16'h00A0;
defparam \tiledRasterizer|shader|nextX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N3
dffeas \tiledRasterizer|shader|x[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~12 (
// Equation(s):
// \tiledRasterizer|shader|Add2~12_combout  = (\tiledRasterizer|shader|x [6] & (\tiledRasterizer|shader|Add2~11  $ (GND))) # (!\tiledRasterizer|shader|x [6] & (!\tiledRasterizer|shader|Add2~11  & VCC))
// \tiledRasterizer|shader|Add2~13  = CARRY((\tiledRasterizer|shader|x [6] & !\tiledRasterizer|shader|Add2~11 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~11 ),
	.combout(\tiledRasterizer|shader|Add2~12_combout ),
	.cout(\tiledRasterizer|shader|Add2~13 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~12 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~8 (
// Equation(s):
// \tiledRasterizer|shader|Add4~8_combout  = (\tiledRasterizer|shader|Add2~14_combout  & ((GND) # (!\tiledRasterizer|shader|Add4~7 ))) # (!\tiledRasterizer|shader|Add2~14_combout  & (\tiledRasterizer|shader|Add4~7  $ (GND)))
// \tiledRasterizer|shader|Add4~9  = CARRY((\tiledRasterizer|shader|Add2~14_combout ) # (!\tiledRasterizer|shader|Add4~7 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add4~7 ),
	.combout(\tiledRasterizer|shader|Add4~8_combout ),
	.cout(\tiledRasterizer|shader|Add4~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~8 .lut_mask = 16'h3CCF;
defparam \tiledRasterizer|shader|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[7]~7 (
// Equation(s):
// \tiledRasterizer|shader|nextX[7]~7_combout  = (!\tiledRasterizer|shader|Add3~6_combout  & (\tiledRasterizer|shader|Add4~8_combout  & \tiledRasterizer|shader|LessThan2~1_combout ))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(\tiledRasterizer|shader|Add4~8_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[7]~7 .lut_mask = 16'h4040;
defparam \tiledRasterizer|shader|nextX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N29
dffeas \tiledRasterizer|shader|x[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~14 (
// Equation(s):
// \tiledRasterizer|shader|Add2~14_combout  = (\tiledRasterizer|shader|x [7] & (!\tiledRasterizer|shader|Add2~13 )) # (!\tiledRasterizer|shader|x [7] & ((\tiledRasterizer|shader|Add2~13 ) # (GND)))
// \tiledRasterizer|shader|Add2~15  = CARRY((!\tiledRasterizer|shader|Add2~13 ) # (!\tiledRasterizer|shader|x [7]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~13 ),
	.combout(\tiledRasterizer|shader|Add2~14_combout ),
	.cout(\tiledRasterizer|shader|Add2~15 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~14 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~10 (
// Equation(s):
// \tiledRasterizer|shader|Add4~10_combout  = (\tiledRasterizer|shader|Add2~16_combout  & (\tiledRasterizer|shader|Add4~9  & VCC)) # (!\tiledRasterizer|shader|Add2~16_combout  & (!\tiledRasterizer|shader|Add4~9 ))
// \tiledRasterizer|shader|Add4~11  = CARRY((!\tiledRasterizer|shader|Add2~16_combout  & !\tiledRasterizer|shader|Add4~9 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add4~9 ),
	.combout(\tiledRasterizer|shader|Add4~10_combout ),
	.cout(\tiledRasterizer|shader|Add4~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~10 .lut_mask = 16'hC303;
defparam \tiledRasterizer|shader|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[8]~8 (
// Equation(s):
// \tiledRasterizer|shader|nextX[8]~8_combout  = (!\tiledRasterizer|shader|Add3~6_combout  & (\tiledRasterizer|shader|Add4~10_combout  & \tiledRasterizer|shader|LessThan2~1_combout ))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(\tiledRasterizer|shader|Add4~10_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[8]~8 .lut_mask = 16'h4040;
defparam \tiledRasterizer|shader|nextX[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N7
dffeas \tiledRasterizer|shader|x[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~16 (
// Equation(s):
// \tiledRasterizer|shader|Add2~16_combout  = (\tiledRasterizer|shader|x [8] & (\tiledRasterizer|shader|Add2~15  $ (GND))) # (!\tiledRasterizer|shader|x [8] & (!\tiledRasterizer|shader|Add2~15  & VCC))
// \tiledRasterizer|shader|Add2~17  = CARRY((\tiledRasterizer|shader|x [8] & !\tiledRasterizer|shader|Add2~15 ))

	.dataa(\tiledRasterizer|shader|x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~15 ),
	.combout(\tiledRasterizer|shader|Add2~16_combout ),
	.cout(\tiledRasterizer|shader|Add2~17 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~16 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~12 (
// Equation(s):
// \tiledRasterizer|shader|Add4~12_combout  = (\tiledRasterizer|shader|Add2~18_combout  & ((GND) # (!\tiledRasterizer|shader|Add4~11 ))) # (!\tiledRasterizer|shader|Add2~18_combout  & (\tiledRasterizer|shader|Add4~11  $ (GND)))
// \tiledRasterizer|shader|Add4~13  = CARRY((\tiledRasterizer|shader|Add2~18_combout ) # (!\tiledRasterizer|shader|Add4~11 ))

	.dataa(\tiledRasterizer|shader|Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add4~11 ),
	.combout(\tiledRasterizer|shader|Add4~12_combout ),
	.cout(\tiledRasterizer|shader|Add4~13 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~12 .lut_mask = 16'h5AAF;
defparam \tiledRasterizer|shader|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[9]~9 (
// Equation(s):
// \tiledRasterizer|shader|nextX[9]~9_combout  = (!\tiledRasterizer|shader|Add3~6_combout  & (\tiledRasterizer|shader|Add4~12_combout  & \tiledRasterizer|shader|LessThan2~1_combout ))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(\tiledRasterizer|shader|Add4~12_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[9]~9 .lut_mask = 16'h4040;
defparam \tiledRasterizer|shader|nextX[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N5
dffeas \tiledRasterizer|shader|x[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~18 (
// Equation(s):
// \tiledRasterizer|shader|Add2~18_combout  = \tiledRasterizer|shader|x [9] $ (\tiledRasterizer|shader|Add2~17 )

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tiledRasterizer|shader|Add2~17 ),
	.combout(\tiledRasterizer|shader|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~18 .lut_mask = 16'h3C3C;
defparam \tiledRasterizer|shader|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~0 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~0_combout  = (\tiledRasterizer|shader|Add2~12_combout ) # ((\tiledRasterizer|shader|Add2~10_combout ) # ((\tiledRasterizer|shader|Add2~6_combout ) # (\tiledRasterizer|shader|Add2~8_combout )))

	.dataa(\tiledRasterizer|shader|Add2~12_combout ),
	.datab(\tiledRasterizer|shader|Add2~10_combout ),
	.datac(\tiledRasterizer|shader|Add2~6_combout ),
	.datad(\tiledRasterizer|shader|Add2~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \tiledRasterizer|shader|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~1 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~1_combout  = (\tiledRasterizer|shader|Add2~18_combout ) # ((\tiledRasterizer|shader|Add2~16_combout ) # ((\tiledRasterizer|shader|LessThan2~0_combout ) # (\tiledRasterizer|shader|Add2~14_combout )))

	.dataa(\tiledRasterizer|shader|Add2~18_combout ),
	.datab(\tiledRasterizer|shader|Add2~16_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~0_combout ),
	.datad(\tiledRasterizer|shader|Add2~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \tiledRasterizer|shader|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \tiledRasterizer|shader|always1~0 (
// Equation(s):
// \tiledRasterizer|shader|always1~0_combout  = (\tiledRasterizer|shader|LessThan2~1_combout  & \tiledRasterizer|shader|Add3~6_combout )

	.dataa(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|always1~0 .lut_mask = 16'hA0A0;
defparam \tiledRasterizer|shader|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N1
dffeas \tiledRasterizer|shader|doneRasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|doneRasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|doneRasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|doneRasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \tiledRasterizer|Selector0~0 (
// Equation(s):
// \tiledRasterizer|Selector0~0_combout  = (\rasterTrigger~q ) # (\tiledRasterizer|state.rasterizing~q )

	.dataa(\rasterTrigger~q ),
	.datab(gnd),
	.datac(\tiledRasterizer|state.rasterizing~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector0~0 .lut_mask = 16'hFAFA;
defparam \tiledRasterizer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \tiledRasterizer|state.init (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.init .is_wysiwyg = "true";
defparam \tiledRasterizer|state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|Selector1~0 (
// Equation(s):
// \tiledRasterizer|Selector1~0_combout  = (\rasterTrigger~q  & (((!\tiledRasterizer|shader|doneRasterizing~q  & \tiledRasterizer|state.rasterizing~q )) # (!\tiledRasterizer|state.init~q ))) # (!\rasterTrigger~q  & (!\tiledRasterizer|shader|doneRasterizing~q 
//  & (\tiledRasterizer|state.rasterizing~q )))

	.dataa(\rasterTrigger~q ),
	.datab(\tiledRasterizer|shader|doneRasterizing~q ),
	.datac(\tiledRasterizer|state.rasterizing~q ),
	.datad(\tiledRasterizer|state.init~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector1~0 .lut_mask = 16'h30BA;
defparam \tiledRasterizer|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \tiledRasterizer|state.rasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.rasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.rasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|state.rasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \tiledRasterizer|Selector2~0 (
// Equation(s):
// \tiledRasterizer|Selector2~0_combout  = (\rasterTrigger~q  & ((\tiledRasterizer|state.done~q ) # ((\tiledRasterizer|shader|doneRasterizing~q  & \tiledRasterizer|state.rasterizing~q )))) # (!\rasterTrigger~q  & (\tiledRasterizer|shader|doneRasterizing~q  & 
// ((\tiledRasterizer|state.rasterizing~q ))))

	.dataa(\rasterTrigger~q ),
	.datab(\tiledRasterizer|shader|doneRasterizing~q ),
	.datac(\tiledRasterizer|state.done~q ),
	.datad(\tiledRasterizer|state.rasterizing~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector2~0 .lut_mask = 16'hECA0;
defparam \tiledRasterizer|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \tiledRasterizer|state.done~feeder (
// Equation(s):
// \tiledRasterizer|state.done~feeder_combout  = \tiledRasterizer|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Selector2~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|state.done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|state.done~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|state.done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \tiledRasterizer|state.done (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|state.done~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.done .is_wysiwyg = "true";
defparam \tiledRasterizer|state.done .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N9
dffeas \tiledRasterizer|doneRasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|state.done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|doneRasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|doneRasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|doneRasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\state.rasterTile~q  & ((\lastDoneStreaming~q ) # ((!\tiledRasterizer|doneRasterizing~q ) # (!\SRAM|doneStreaming~q ))))

	.dataa(\lastDoneStreaming~q ),
	.datab(\SRAM|doneStreaming~q ),
	.datac(\tiledRasterizer|doneRasterizing~q ),
	.datad(\state.rasterTile~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h00BF;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!\state.initState~q  & (!\Selector1~0_combout  & ((\always1~2_combout ) # (!\state.moveTile~q ))))

	.dataa(\state.moveTile~q ),
	.datab(\state.initState~q ),
	.datac(\Selector1~0_combout ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h0301;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \state.rasterTile (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.rasterTile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.rasterTile .is_wysiwyg = "true";
defparam \state.rasterTile .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \nextState.moveTile~0 (
// Equation(s):
// \nextState.moveTile~0_combout  = (!\state.rasterTile~q  & (\SRAM|doneStreaming~q  & (!\lastDoneStreaming~q  & \tiledRasterizer|doneRasterizing~q )))

	.dataa(\state.rasterTile~q ),
	.datab(\SRAM|doneStreaming~q ),
	.datac(\lastDoneStreaming~q ),
	.datad(\tiledRasterizer|doneRasterizing~q ),
	.cin(gnd),
	.combout(\nextState.moveTile~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.moveTile~0 .lut_mask = 16'h0400;
defparam \nextState.moveTile~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \state.moveTile (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\nextState.moveTile~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.moveTile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.moveTile .is_wysiwyg = "true";
defparam \state.moveTile .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\state.initState~q  & !\state.moveTile~q )

	.dataa(\state.initState~q ),
	.datab(gnd),
	.datac(\state.moveTile~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h0505;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas rasterTileID(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(\state.moveTile~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rasterTileID~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rasterTileID~q ),
	.prn(vcc));
// synopsys translate_off
defparam rasterTileID.is_wysiwyg = "true";
defparam rasterTileID.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \streamingTileID~feeder (
// Equation(s):
// \streamingTileID~feeder_combout  = \nextStreamingTileID~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\streamingTileID~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingTileID~feeder .lut_mask = 16'hFF00;
defparam \streamingTileID~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas streamingTileID(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingTileID~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\streamingTileID~q ),
	.prn(vcc));
// synopsys translate_off
defparam streamingTileID.is_wysiwyg = "true";
defparam streamingTileID.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \nextStreamingTileID~0 (
// Equation(s):
// \nextStreamingTileID~0_combout  = (\state.moveTile~q  & (\rasterTileID~q )) # (!\state.moveTile~q  & ((\streamingTileID~q )))

	.dataa(gnd),
	.datab(\state.moveTile~q ),
	.datac(\rasterTileID~q ),
	.datad(\streamingTileID~q ),
	.cin(gnd),
	.combout(\nextStreamingTileID~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextStreamingTileID~0 .lut_mask = 16'hF3C0;
defparam \nextStreamingTileID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~16 (
// Equation(s):
// \SRAM|DataToSRAM~16_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|tilePointerY [0])) # (!\nextStreamingTileID~0_combout  & ((\SRAM|tilePointerX [0])))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(gnd),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~16 .lut_mask = 16'hAAF0;
defparam \SRAM|DataToSRAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneive_lcell_comb \SRAM|always0~1 (
// Equation(s):
// \SRAM|always0~1_combout  = (!\SRAM|state.feedingVGA~q  & !\SRAM|idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always0~1 .lut_mask = 16'h000F;
defparam \SRAM|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \SRAM|DataToSRAM[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[0] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
cycloneive_lcell_comb \SRAM|SRAM_WE_N~0 (
// Equation(s):
// \SRAM|SRAM_WE_N~0_combout  = (\SRAM|SRAM_WE_N~q  & ((\SRAM|idle~q ) # (\SRAM|state.feedingVGA~q )))

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(\SRAM|SRAM_WE_N~q ),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_WE_N~0 .lut_mask = 16'hF0C0;
defparam \SRAM|SRAM_WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N25
dffeas \SRAM|SRAM_WE_N (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_WE_N .is_wysiwyg = "true";
defparam \SRAM|SRAM_WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~17 (
// Equation(s):
// \SRAM|DataToSRAM~17_combout  = \SRAM|tilePointerY [0] $ (\SRAM|tilePointerY [1])

	.dataa(\SRAM|tilePointerY [0]),
	.datab(gnd),
	.datac(\SRAM|tilePointerY [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~17 .lut_mask = 16'h5A5A;
defparam \SRAM|DataToSRAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~18 (
// Equation(s):
// \SRAM|DataToSRAM~18_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~17_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|tilePointerX [0] $ (\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~17_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~18 .lut_mask = 16'hA3AC;
defparam \SRAM|DataToSRAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \SRAM|DataToSRAM[1]~feeder (
// Equation(s):
// \SRAM|DataToSRAM[1]~feeder_combout  = \SRAM|DataToSRAM~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|DataToSRAM~18_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|DataToSRAM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \SRAM|DataToSRAM[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[1] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~19 (
// Equation(s):
// \SRAM|DataToSRAM~19_combout  = \SRAM|tilePointerY [2] $ (((!\SRAM|tilePointerY [0] & \SRAM|tilePointerY [1])))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~19 .lut_mask = 16'hCF30;
defparam \SRAM|DataToSRAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~20 (
// Equation(s):
// \SRAM|DataToSRAM~20_combout  = \SRAM|tilePointerX [2] $ (((!\SRAM|tilePointerX [0] & \SRAM|tilePointerX [1])))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(gnd),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~20 .lut_mask = 16'hBB44;
defparam \SRAM|DataToSRAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~21 (
// Equation(s):
// \SRAM|DataToSRAM~21_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~19_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~20_combout )))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(gnd),
	.datac(\SRAM|DataToSRAM~19_combout ),
	.datad(\SRAM|DataToSRAM~20_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~21 .lut_mask = 16'hF5A0;
defparam \SRAM|DataToSRAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N19
dffeas \SRAM|DataToSRAM[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[2] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~1 (
// Equation(s):
// \tiledRasterizer|shader|Add1~1_cout  = CARRY((\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1]))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tiledRasterizer|shader|Add1~1_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~1 .lut_mask = 16'h0088;
defparam \tiledRasterizer|shader|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~3 (
// Equation(s):
// \tiledRasterizer|shader|Add1~3_cout  = CARRY((\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & !\tiledRasterizer|shader|Add1~1_cout )) # (!\tiledRasterizer|shader|y [2] & ((!\tiledRasterizer|shader|Add1~1_cout ) # 
// (!\tiledRasterizer|shader|y [1]))))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add1~1_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|Add1~3_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~3 .lut_mask = 16'h0017;
defparam \tiledRasterizer|shader|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~4 (
// Equation(s):
// \tiledRasterizer|shader|Add1~4_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|Add1~3_cout  $ (GND))) # (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|Add1~3_cout  & VCC))
// \tiledRasterizer|shader|Add1~5  = CARRY((\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|Add1~3_cout ))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add1~3_cout ),
	.combout(\tiledRasterizer|shader|Add1~4_combout ),
	.cout(\tiledRasterizer|shader|Add1~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~4 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~0 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~0_combout  = (\tiledRasterizer|shader|x [5]) # ((\tiledRasterizer|shader|x [4]) # ((\tiledRasterizer|shader|x [6]) # (\tiledRasterizer|shader|x [3])))

	.dataa(\tiledRasterizer|shader|x [5]),
	.datab(\tiledRasterizer|shader|x [4]),
	.datac(\tiledRasterizer|shader|x [6]),
	.datad(\tiledRasterizer|shader|x [3]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \tiledRasterizer|shader|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add4~14 (
// Equation(s):
// \tiledRasterizer|shader|Add4~14_combout  = !\tiledRasterizer|shader|Add4~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tiledRasterizer|shader|Add4~13 ),
	.combout(\tiledRasterizer|shader|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add4~14 .lut_mask = 16'h0F0F;
defparam \tiledRasterizer|shader|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[10]~10 (
// Equation(s):
// \tiledRasterizer|shader|nextX[10]~10_combout  = (!\tiledRasterizer|shader|Add3~6_combout  & (\tiledRasterizer|shader|Add4~14_combout  & \tiledRasterizer|shader|LessThan2~1_combout ))

	.dataa(\tiledRasterizer|shader|Add3~6_combout ),
	.datab(\tiledRasterizer|shader|Add4~14_combout ),
	.datac(\tiledRasterizer|shader|LessThan2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[10]~10 .lut_mask = 16'h4040;
defparam \tiledRasterizer|shader|nextX[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N31
dffeas \tiledRasterizer|shader|x[10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~1 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~1_combout  = (\tiledRasterizer|shader|x [9]) # ((\tiledRasterizer|shader|x [8]) # ((\tiledRasterizer|shader|x [10]) # (\tiledRasterizer|shader|x [7])))

	.dataa(\tiledRasterizer|shader|x [9]),
	.datab(\tiledRasterizer|shader|x [8]),
	.datac(\tiledRasterizer|shader|x [10]),
	.datad(\tiledRasterizer|shader|x [7]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \tiledRasterizer|shader|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~0 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~0_combout  = (!\tiledRasterizer|shader|LessThan0~0_combout  & (!\tiledRasterizer|shader|x [0] & !\tiledRasterizer|shader|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|LessThan0~0_combout ),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~0 .lut_mask = 16'h0003;
defparam \tiledRasterizer|shader|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  = (\rasterTileID~q  & (\tiledRasterizer|shader|x [2] & (\tiledRasterizer|shader|x [1] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [2]),
	.datac(\tiledRasterizer|shader|x [1]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile1[6][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][0][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][0][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[7][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~1 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~1_combout  = (!\tiledRasterizer|shader|LessThan0~0_combout  & (\tiledRasterizer|shader|x [0] & !\tiledRasterizer|shader|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|LessThan0~0_combout ),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~1 .lut_mask = 16'h0030;
defparam \tiledRasterizer|shader|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  = (\rasterTileID~q  & (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & \tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile1[7][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~57 (
// Equation(s):
// \SRAM|DataToSRAM~57_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[7][0][3]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[6][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][0][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~57_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~57 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[7][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][1][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][1][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[6][1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[6][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~58 (
// Equation(s):
// \SRAM|DataToSRAM~58_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~57_combout  & (\tiledRasterizer|shader|cBufferTile1[7][1][3]~q )) # (!\SRAM|DataToSRAM~57_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][1][3]~q ))))) # (!\SRAM|tilePointerY 
// [0] & (\SRAM|DataToSRAM~57_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~57_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][1][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~58_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~58 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~55 (
// Equation(s):
// \SRAM|DataToSRAM~55_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[7][2][3]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[6][2][3]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][2][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~55_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~55 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~56 (
// Equation(s):
// \SRAM|DataToSRAM~56_combout  = (\SRAM|DataToSRAM~55_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][3][3]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~55_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[6][3][3]~q ))))

	.dataa(\SRAM|DataToSRAM~55_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~56_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~56 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~59 (
// Equation(s):
// \SRAM|DataToSRAM~59_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~56_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~58_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~58_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~56_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~59_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~59 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & (\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~53 (
// Equation(s):
// \SRAM|DataToSRAM~53_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[6][5][3]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[6][4][3]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][4][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~53_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~53 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile1[7][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~1 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~54 (
// Equation(s):
// \SRAM|DataToSRAM~54_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~53_combout  & (\tiledRasterizer|shader|cBufferTile1[7][5][3]~q )) # (!\SRAM|DataToSRAM~53_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][3]~q ))))) # (!\SRAM|tilePointerX 
// [0] & (\SRAM|DataToSRAM~53_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~53_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~54_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~54 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[7][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N21
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile1[7][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[6][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][7][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[6][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~60 (
// Equation(s):
// \SRAM|DataToSRAM~60_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[6][7][3]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[6][6][3]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][7][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~60_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~60 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~61 (
// Equation(s):
// \SRAM|DataToSRAM~61_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~60_combout  & (\tiledRasterizer|shader|cBufferTile1[7][7][3]~q )) # (!\SRAM|DataToSRAM~60_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][6][3]~q ))))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~60_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][7][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][6][3]~q ),
	.datad(\SRAM|DataToSRAM~60_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~61_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~61 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~62 (
// Equation(s):
// \SRAM|DataToSRAM~62_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~59_combout  & ((\SRAM|DataToSRAM~61_combout ))) # (!\SRAM|DataToSRAM~59_combout  & (\SRAM|DataToSRAM~54_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~59_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~59_combout ),
	.datac(\SRAM|DataToSRAM~54_combout ),
	.datad(\SRAM|DataToSRAM~61_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~62_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~62 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout  = (\rasterTileID~q  & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & !\tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0]~0 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[1][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~49 (
// Equation(s):
// \SRAM|DataToSRAM~49_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][5][3]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][1][3]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~49 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[1][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~50 (
// Equation(s):
// \SRAM|DataToSRAM~50_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~49_combout  & (\tiledRasterizer|shader|cBufferTile1[1][7][3]~q )) # (!\SRAM|DataToSRAM~49_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][3][3]~q ))))) # (!\SRAM|tilePointerY 
// [1] & (\SRAM|DataToSRAM~49_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~49_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~50_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~50 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  = (\rasterTileID~q  & (!\tiledRasterizer|shader|x [2] & (!\tiledRasterizer|shader|x [1] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [2]),
	.datac(\tiledRasterizer|shader|x [1]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~1 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~44 (
// Equation(s):
// \SRAM|DataToSRAM~44_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[0][5][3]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[0][1][3]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~44_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~44 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~45 (
// Equation(s):
// \SRAM|DataToSRAM~45_combout  = (\SRAM|DataToSRAM~44_combout  & (((\tiledRasterizer|shader|cBufferTile1[0][7][3]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~44_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][3][3]~q ))))

	.dataa(\SRAM|DataToSRAM~44_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~45_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~45 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile1[0][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~46 (
// Equation(s):
// \SRAM|DataToSRAM~46_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[0][2][3]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[0][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~46_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~46 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[0][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][4][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[0][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile1[0][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~47 (
// Equation(s):
// \SRAM|DataToSRAM~47_combout  = (\SRAM|DataToSRAM~46_combout  & (((\tiledRasterizer|shader|cBufferTile1[0][6][3]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~46_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][4][3]~q ))))

	.dataa(\SRAM|DataToSRAM~46_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~47_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~47 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~48 (
// Equation(s):
// \SRAM|DataToSRAM~48_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~45_combout ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((!\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~47_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~45_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~47_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~48_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~48 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[1][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][2][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[1][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~42 (
// Equation(s):
// \SRAM|DataToSRAM~42_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[1][2][3]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[1][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~42_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~42 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[1][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][0]~1_combout  = (\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout  & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0]~1 .lut_mask = 16'h0008;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~43 (
// Equation(s):
// \SRAM|DataToSRAM~43_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~42_combout  & (\tiledRasterizer|shader|cBufferTile1[1][6][3]~q )) # (!\SRAM|DataToSRAM~42_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][4][3]~q ))))) # (!\SRAM|tilePointerY 
// [2] & (\SRAM|DataToSRAM~42_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~42_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~43_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~43 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~51 (
// Equation(s):
// \SRAM|DataToSRAM~51_combout  = (\SRAM|DataToSRAM~48_combout  & ((\SRAM|DataToSRAM~50_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~48_combout  & (((\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~43_combout ))))

	.dataa(\SRAM|DataToSRAM~50_combout ),
	.datab(\SRAM|DataToSRAM~48_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~43_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~51_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~51 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout  = (\rasterTileID~q  & (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & !\tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][4][0]~1_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[3][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile1[3][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~32 (
// Equation(s):
// \SRAM|DataToSRAM~32_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[3][2][3]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[3][0][3]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~32 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~33 (
// Equation(s):
// \SRAM|DataToSRAM~33_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~32_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][6][3]~q ))) # (!\SRAM|DataToSRAM~32_combout  & (\tiledRasterizer|shader|cBufferTile1[3][4][3]~q )))) # (!\SRAM|tilePointerY 
// [2] & (((\SRAM|DataToSRAM~32_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][4][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][3]~q ),
	.datad(\SRAM|DataToSRAM~32_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~33 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  = (\rasterTileID~q  & (\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [2] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [2]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[2][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~1 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~34 (
// Equation(s):
// \SRAM|DataToSRAM~34_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[2][5][3]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[2][1][3]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~34 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~35 (
// Equation(s):
// \SRAM|DataToSRAM~35_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~34_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][7][3]~q ))) # (!\SRAM|DataToSRAM~34_combout  & (\tiledRasterizer|shader|cBufferTile1[2][3][3]~q )))) # (!\SRAM|tilePointerY 
// [1] & (((\SRAM|DataToSRAM~34_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][3][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][7][3]~q ),
	.datad(\SRAM|DataToSRAM~34_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~35 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[2][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile1[2][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][2][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[2][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~36 (
// Equation(s):
// \SRAM|DataToSRAM~36_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][2][3]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[2][0][3]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~36 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~37 (
// Equation(s):
// \SRAM|DataToSRAM~37_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~36_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][6][3]~q ))) # (!\SRAM|DataToSRAM~36_combout  & (\tiledRasterizer|shader|cBufferTile1[2][4][3]~q )))) # (!\SRAM|tilePointerY 
// [2] & (((\SRAM|DataToSRAM~36_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][4][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][3]~q ),
	.datad(\SRAM|DataToSRAM~36_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~37_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~37 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~38 (
// Equation(s):
// \SRAM|DataToSRAM~38_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~35_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~37_combout )))))

	.dataa(\SRAM|DataToSRAM~35_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~37_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~38_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~38 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[3][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~39 (
// Equation(s):
// \SRAM|DataToSRAM~39_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[3][5][3]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[3][1][3]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~39_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~39 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[3][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~40 (
// Equation(s):
// \SRAM|DataToSRAM~40_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~39_combout  & (\tiledRasterizer|shader|cBufferTile1[3][7][3]~q )) # (!\SRAM|DataToSRAM~39_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][3][3]~q ))))) # (!\SRAM|tilePointerY 
// [1] & (\SRAM|DataToSRAM~39_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~39_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~40_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~40 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~41 (
// Equation(s):
// \SRAM|DataToSRAM~41_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~38_combout  & ((\SRAM|DataToSRAM~40_combout ))) # (!\SRAM|DataToSRAM~38_combout  & (\SRAM|DataToSRAM~33_combout )))) # (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~38_combout 
// ))))

	.dataa(\SRAM|DataToSRAM~33_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~38_combout ),
	.datad(\SRAM|DataToSRAM~40_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~41_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~41 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~52 (
// Equation(s):
// \SRAM|DataToSRAM~52_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~41_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~51_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~51_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~41_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~52_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~52 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][4][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout  = (\rasterTileID~q  & (\tiledRasterizer|shader|x [2] & (!\tiledRasterizer|shader|x [1] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [2]),
	.datac(\tiledRasterizer|shader|x [1]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[4][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile1[4][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~26 (
// Equation(s):
// \SRAM|DataToSRAM~26_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[4][2][3]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[4][0][3]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~26 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~27 (
// Equation(s):
// \SRAM|DataToSRAM~27_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~26_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][6][3]~q ))) # (!\SRAM|DataToSRAM~26_combout  & (\tiledRasterizer|shader|cBufferTile1[4][4][3]~q )))) # (!\SRAM|tilePointerY 
// [2] & (((\SRAM|DataToSRAM~26_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][4][3]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][3]~q ),
	.datad(\SRAM|DataToSRAM~26_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~27 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  = (\rasterTileID~q  & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & \tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][0]~0 .lut_mask = 16'h0002;
defparam \tiledRasterizer|shader|cBufferTile1[5][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~24 (
// Equation(s):
// \SRAM|DataToSRAM~24_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[5][2][3]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[5][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~24 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[5][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~1 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~25 (
// Equation(s):
// \SRAM|DataToSRAM~25_combout  = (\SRAM|DataToSRAM~24_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][6][3]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~24_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][4][3]~q ))))

	.dataa(\SRAM|DataToSRAM~24_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~25 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~28 (
// Equation(s):
// \SRAM|DataToSRAM~28_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~25_combout )))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~27_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~27_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~25_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~28 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][5][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][5][0]~1_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0]~1 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[4][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~22 (
// Equation(s):
// \SRAM|DataToSRAM~22_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[4][5][3]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][1][3]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][5][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][3]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~22 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout  & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[4][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][7][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[4][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[4][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~23 (
// Equation(s):
// \SRAM|DataToSRAM~23_combout  = (\SRAM|DataToSRAM~22_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][7][3]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~22_combout  & (\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][3][3]~q )))

	.dataa(\SRAM|DataToSRAM~22_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][7][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~23 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[5][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~29 (
// Equation(s):
// \SRAM|DataToSRAM~29_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[5][5][3]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[5][1][3]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~29 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[5][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][3][3]~feeder_combout  = \tiledRasterizer|shader|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[5][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile1[5][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~30 (
// Equation(s):
// \SRAM|DataToSRAM~30_combout  = (\SRAM|DataToSRAM~29_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][7][3]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~29_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][3][3]~q ))))

	.dataa(\SRAM|DataToSRAM~29_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~30 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~31 (
// Equation(s):
// \SRAM|DataToSRAM~31_combout  = (\SRAM|DataToSRAM~28_combout  & (((\SRAM|DataToSRAM~30_combout ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~28_combout  & (\SRAM|DataToSRAM~23_combout  & (\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~28_combout ),
	.datab(\SRAM|DataToSRAM~23_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~30_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~31 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~63 (
// Equation(s):
// \SRAM|DataToSRAM~63_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~52_combout  & (\SRAM|DataToSRAM~62_combout )) # (!\SRAM|DataToSRAM~52_combout  & ((\SRAM|DataToSRAM~31_combout ))))) # (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~52_combout 
// ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~62_combout ),
	.datac(\SRAM|DataToSRAM~52_combout ),
	.datad(\SRAM|DataToSRAM~31_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~63_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~63 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~1 (
// Equation(s):
// \tiledRasterizer|shader|Add0~1_cout  = CARRY((\tiledRasterizer|shader|x [0] & \tiledRasterizer|shader|x [1]))

	.dataa(\tiledRasterizer|shader|x [0]),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tiledRasterizer|shader|Add0~1_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~1 .lut_mask = 16'h0088;
defparam \tiledRasterizer|shader|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~3 (
// Equation(s):
// \tiledRasterizer|shader|Add0~3_cout  = CARRY((\tiledRasterizer|shader|x [2] & (!\tiledRasterizer|shader|x [1] & !\tiledRasterizer|shader|Add0~1_cout )) # (!\tiledRasterizer|shader|x [2] & ((!\tiledRasterizer|shader|Add0~1_cout ) # 
// (!\tiledRasterizer|shader|x [1]))))

	.dataa(\tiledRasterizer|shader|x [2]),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~1_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|Add0~3_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~3 .lut_mask = 16'h0017;
defparam \tiledRasterizer|shader|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~4 (
// Equation(s):
// \tiledRasterizer|shader|Add0~4_combout  = ((\tiledRasterizer|shader|x [2] $ (\tiledRasterizer|shader|x [3] $ (!\tiledRasterizer|shader|Add0~3_cout )))) # (GND)
// \tiledRasterizer|shader|Add0~5  = CARRY((\tiledRasterizer|shader|x [2] & ((\tiledRasterizer|shader|x [3]) # (!\tiledRasterizer|shader|Add0~3_cout ))) # (!\tiledRasterizer|shader|x [2] & (\tiledRasterizer|shader|x [3] & !\tiledRasterizer|shader|Add0~3_cout 
// )))

	.dataa(\tiledRasterizer|shader|x [2]),
	.datab(\tiledRasterizer|shader|x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~3_cout ),
	.combout(\tiledRasterizer|shader|Add0~4_combout ),
	.cout(\tiledRasterizer|shader|Add0~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~4 .lut_mask = 16'h698E;
defparam \tiledRasterizer|shader|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  = (!\rasterTileID~q  & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & \tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][0]~0 .lut_mask = 16'h0002;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout  = (!\rasterTileID~q  & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|x [2] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [2]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~86 (
// Equation(s):
// \SRAM|DataToSRAM~86_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[5][0][3]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][0][3]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][0][3]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~86_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~86 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[5][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~87 (
// Equation(s):
// \SRAM|DataToSRAM~87_combout  = (\SRAM|DataToSRAM~86_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][1][3]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~86_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][1][3]~q ))))

	.dataa(\SRAM|DataToSRAM~86_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][1][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~87_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~87 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  = (!\rasterTileID~q  & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & !\tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  = (!\rasterTileID~q  & (!\tiledRasterizer|shader|x [2] & (!\tiledRasterizer|shader|x [1] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [2]),
	.datac(\tiledRasterizer|shader|x [1]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[0][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~88 (
// Equation(s):
// \SRAM|DataToSRAM~88_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[0][1][3]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[0][0][3]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~88_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~88 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~89 (
// Equation(s):
// \SRAM|DataToSRAM~89_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~88_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][1][3]~q ))) # (!\SRAM|DataToSRAM~88_combout  & (\tiledRasterizer|shader|cBufferTile0[1][0][3]~q )))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~88_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][0][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][3]~q ),
	.datad(\SRAM|DataToSRAM~88_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~89_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~89 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~90 (
// Equation(s):
// \SRAM|DataToSRAM~90_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~87_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~89_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~87_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~89_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~90_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~90 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  = (!\rasterTileID~q  & (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & !\tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][0]~0 .lut_mask = 16'h0002;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout  = (!\rasterTileID~q  & (\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [2] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [2]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0]~0 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[2][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~84 (
// Equation(s):
// \SRAM|DataToSRAM~84_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][1][3]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][0][3]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][1][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~84_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~84 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~85 (
// Equation(s):
// \SRAM|DataToSRAM~85_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~84_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][1][3]~q ))) # (!\SRAM|DataToSRAM~84_combout  & (\tiledRasterizer|shader|cBufferTile0[3][0][3]~q )))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~84_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][0][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][3]~q ),
	.datad(\SRAM|DataToSRAM~84_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~85_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~85 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout  = (!\rasterTileID~q  & (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|x [2] & \tiledRasterizer|shader|Decoder0~0_combout )))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [2]),
	.datad(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout  = (!\rasterTileID~q  & (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~1_combout  & \tiledRasterizer|shader|x [2])))

	.dataa(\rasterTileID~q ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~91 (
// Equation(s):
// \SRAM|DataToSRAM~91_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[7][0][3]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][0][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~91_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~91 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[7][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~92 (
// Equation(s):
// \SRAM|DataToSRAM~92_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~91_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][3]~q )) # (!\SRAM|DataToSRAM~91_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][3]~q ))))) # (!\SRAM|tilePointerY 
// [0] & (\SRAM|DataToSRAM~91_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~91_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][1][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~92_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~92 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~93 (
// Equation(s):
// \SRAM|DataToSRAM~93_combout  = (\SRAM|DataToSRAM~90_combout  & (((\SRAM|DataToSRAM~92_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~90_combout  & (\SRAM|DataToSRAM~85_combout  & (\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~90_combout ),
	.datab(\SRAM|DataToSRAM~85_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~92_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~93_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~93 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~74 (
// Equation(s):
// \SRAM|DataToSRAM~74_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][3][3]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][2][3]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][2][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~74_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~74 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][0]~0 .lut_mask = 16'h0008;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~75 (
// Equation(s):
// \SRAM|DataToSRAM~75_combout  = (\SRAM|DataToSRAM~74_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][3][3]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~74_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][2][3]~q ))))

	.dataa(\SRAM|DataToSRAM~74_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~75_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~75 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~81 (
// Equation(s):
// \SRAM|DataToSRAM~81_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[7][2][3]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][2][3]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~81_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~81 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[7][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~82 (
// Equation(s):
// \SRAM|DataToSRAM~82_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~81_combout  & (\tiledRasterizer|shader|cBufferTile0[7][3][3]~q )) # (!\SRAM|DataToSRAM~81_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][3]~q ))))) # (!\SRAM|tilePointerY 
// [0] & (\SRAM|DataToSRAM~81_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~81_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~82_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~82 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~76 (
// Equation(s):
// \SRAM|DataToSRAM~76_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[5][2][3]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][2][3]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][2][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][2][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~76_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~76 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~77 (
// Equation(s):
// \SRAM|DataToSRAM~77_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~76_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][3][3]~q ))) # (!\SRAM|DataToSRAM~76_combout  & (\tiledRasterizer|shader|cBufferTile0[4][3][3]~q )))) # (!\SRAM|tilePointerY 
// [0] & (((\SRAM|DataToSRAM~76_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][3][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][3][3]~q ),
	.datad(\SRAM|DataToSRAM~76_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~77_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~77 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0]~0 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[1][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[0][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~78 (
// Equation(s):
// \SRAM|DataToSRAM~78_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[0][3][3]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][2][3]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][3][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~78_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~78 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~79 (
// Equation(s):
// \SRAM|DataToSRAM~79_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~78_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][3][3]~q ))) # (!\SRAM|DataToSRAM~78_combout  & (\tiledRasterizer|shader|cBufferTile0[1][2][3]~q )))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~78_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][2][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][3]~q ),
	.datad(\SRAM|DataToSRAM~78_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~79_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~79 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~80 (
// Equation(s):
// \SRAM|DataToSRAM~80_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~77_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~79_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~77_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~79_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~80_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~80 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~83 (
// Equation(s):
// \SRAM|DataToSRAM~83_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~80_combout  & ((\SRAM|DataToSRAM~82_combout ))) # (!\SRAM|DataToSRAM~80_combout  & (\SRAM|DataToSRAM~75_combout )))) # (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~80_combout 
// ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~75_combout ),
	.datac(\SRAM|DataToSRAM~82_combout ),
	.datad(\SRAM|DataToSRAM~80_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~83_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~83 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~94 (
// Equation(s):
// \SRAM|DataToSRAM~94_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~83_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~93_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~93_combout ),
	.datad(\SRAM|DataToSRAM~83_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~94_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~94 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[7][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~102 (
// Equation(s):
// \SRAM|DataToSRAM~102_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[7][6][3]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[6][6][3]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~102_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~102 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~103 (
// Equation(s):
// \SRAM|DataToSRAM~103_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~102_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][3]~q )) # (!\SRAM|DataToSRAM~102_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][3]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~102_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][7][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][3]~q ),
	.datad(\SRAM|DataToSRAM~102_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~103_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~103 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][6][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][6][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile0[0][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~99 (
// Equation(s):
// \SRAM|DataToSRAM~99_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][7][3]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[0][6][3]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~99_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~99 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~100 (
// Equation(s):
// \SRAM|DataToSRAM~100_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~99_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][3]~q ))) # (!\SRAM|DataToSRAM~99_combout  & (\tiledRasterizer|shader|cBufferTile0[1][6][3]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~99_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][6][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][3]~q ),
	.datad(\SRAM|DataToSRAM~99_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~100_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~100 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~97 (
// Equation(s):
// \SRAM|DataToSRAM~97_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][7][3]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][6][3]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][7][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~97_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~97 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[3][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~98 (
// Equation(s):
// \SRAM|DataToSRAM~98_combout  = (\SRAM|DataToSRAM~97_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][7][3]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~97_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][6][3]~q ))))

	.dataa(\SRAM|DataToSRAM~97_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~98_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~98 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~101 (
// Equation(s):
// \SRAM|DataToSRAM~101_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~98_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~100_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~100_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~98_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~101_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~101 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~95 (
// Equation(s):
// \SRAM|DataToSRAM~95_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][6][3]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[4][6][3]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~95_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~95 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout  & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~96 (
// Equation(s):
// \SRAM|DataToSRAM~96_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~95_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][3]~q ))) # (!\SRAM|DataToSRAM~95_combout  & (\tiledRasterizer|shader|cBufferTile0[4][7][3]~q )))) # (!\SRAM|tilePointerY 
// [0] & (\SRAM|DataToSRAM~95_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~95_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~96_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~96 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~104 (
// Equation(s):
// \SRAM|DataToSRAM~104_combout  = (\SRAM|DataToSRAM~101_combout  & ((\SRAM|DataToSRAM~103_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~101_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~96_combout ))))

	.dataa(\SRAM|DataToSRAM~103_combout ),
	.datab(\SRAM|DataToSRAM~101_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~96_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~104_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~104 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~64 (
// Equation(s):
// \SRAM|DataToSRAM~64_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][4][3]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[4][4][3]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~64_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~64 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0]~1 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~65 (
// Equation(s):
// \SRAM|DataToSRAM~65_combout  = (\SRAM|DataToSRAM~64_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][5][3]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~64_combout  & (\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[4][5][3]~q )))

	.dataa(\SRAM|DataToSRAM~64_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~65_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~65 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~1 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~71 (
// Equation(s):
// \SRAM|DataToSRAM~71_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[7][4][3]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][4][3]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~71_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~71 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~72 (
// Equation(s):
// \SRAM|DataToSRAM~72_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~71_combout  & (\tiledRasterizer|shader|cBufferTile0[7][5][3]~q )) # (!\SRAM|DataToSRAM~71_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][5][3]~q ))))) # (!\SRAM|tilePointerY 
// [0] & (((\SRAM|DataToSRAM~71_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][5][3]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][3]~q ),
	.datad(\SRAM|DataToSRAM~71_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~72_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~72 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~66 (
// Equation(s):
// \SRAM|DataToSRAM~66_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][5][3]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][4][3]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][5][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~66_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~66 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout  = (\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0]~1 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~67 (
// Equation(s):
// \SRAM|DataToSRAM~67_combout  = (\SRAM|DataToSRAM~66_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][3]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~66_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][4][3]~q ))))

	.dataa(\SRAM|DataToSRAM~66_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~67_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~67 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[0][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][3]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~68 (
// Equation(s):
// \SRAM|DataToSRAM~68_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[0][5][3]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[0][4][3]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~68_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~68 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout  = \tiledRasterizer|shader|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout  = (\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0]~1 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~69 (
// Equation(s):
// \SRAM|DataToSRAM~69_combout  = (\SRAM|DataToSRAM~68_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][5][3]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~68_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][4][3]~q ))))

	.dataa(\SRAM|DataToSRAM~68_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~69_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~69 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~70 (
// Equation(s):
// \SRAM|DataToSRAM~70_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~67_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~69_combout )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~67_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~69_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~70_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~70 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~73 (
// Equation(s):
// \SRAM|DataToSRAM~73_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~70_combout  & ((\SRAM|DataToSRAM~72_combout ))) # (!\SRAM|DataToSRAM~70_combout  & (\SRAM|DataToSRAM~65_combout )))) # (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~70_combout 
// ))))

	.dataa(\SRAM|DataToSRAM~65_combout ),
	.datab(\SRAM|DataToSRAM~72_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~70_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~73_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~73 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~105 (
// Equation(s):
// \SRAM|DataToSRAM~105_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~94_combout  & (\SRAM|DataToSRAM~104_combout )) # (!\SRAM|DataToSRAM~94_combout  & ((\SRAM|DataToSRAM~73_combout ))))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~94_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~94_combout ),
	.datac(\SRAM|DataToSRAM~104_combout ),
	.datad(\SRAM|DataToSRAM~73_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~105_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~105 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~106 (
// Equation(s):
// \SRAM|DataToSRAM~106_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~63_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~105_combout )))

	.dataa(\nextStreamingTileID~0_combout ),
	.datab(gnd),
	.datac(\SRAM|DataToSRAM~63_combout ),
	.datad(\SRAM|DataToSRAM~105_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~106_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~106 .lut_mask = 16'hF5A0;
defparam \SRAM|DataToSRAM~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N21
dffeas \SRAM|DataToSRAM[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[3] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~6 (
// Equation(s):
// \tiledRasterizer|shader|Add0~6_combout  = (\tiledRasterizer|shader|x [4] & ((\tiledRasterizer|shader|x [3] & (\tiledRasterizer|shader|Add0~5  & VCC)) # (!\tiledRasterizer|shader|x [3] & (!\tiledRasterizer|shader|Add0~5 )))) # (!\tiledRasterizer|shader|x 
// [4] & ((\tiledRasterizer|shader|x [3] & (!\tiledRasterizer|shader|Add0~5 )) # (!\tiledRasterizer|shader|x [3] & ((\tiledRasterizer|shader|Add0~5 ) # (GND)))))
// \tiledRasterizer|shader|Add0~7  = CARRY((\tiledRasterizer|shader|x [4] & (!\tiledRasterizer|shader|x [3] & !\tiledRasterizer|shader|Add0~5 )) # (!\tiledRasterizer|shader|x [4] & ((!\tiledRasterizer|shader|Add0~5 ) # (!\tiledRasterizer|shader|x [3]))))

	.dataa(\tiledRasterizer|shader|x [4]),
	.datab(\tiledRasterizer|shader|x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~5 ),
	.combout(\tiledRasterizer|shader|Add0~6_combout ),
	.cout(\tiledRasterizer|shader|Add0~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~6 .lut_mask = 16'h9617;
defparam \tiledRasterizer|shader|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][3][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~184 (
// Equation(s):
// \SRAM|DataToSRAM~184_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][3][4]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][1][4]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~184_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~184 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~185 (
// Equation(s):
// \SRAM|DataToSRAM~185_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~184_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][4]~q ))) # (!\SRAM|DataToSRAM~184_combout  & (\tiledRasterizer|shader|cBufferTile0[1][5][4]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~184_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][5][4]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][4]~q ),
	.datad(\SRAM|DataToSRAM~184_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~185_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~185 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~182 (
// Equation(s):
// \SRAM|DataToSRAM~182_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[5][5][4]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[5][1][4]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~182_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~182 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~183 (
// Equation(s):
// \SRAM|DataToSRAM~183_combout  = (\SRAM|DataToSRAM~182_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][4]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~182_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][3][4]~q ))))

	.dataa(\SRAM|DataToSRAM~182_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~183_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~183 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~186 (
// Equation(s):
// \SRAM|DataToSRAM~186_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~183_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~185_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~185_combout ),
	.datad(\SRAM|DataToSRAM~183_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~186_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~186 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~187 (
// Equation(s):
// \SRAM|DataToSRAM~187_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][5][4]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[7][1][4]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][5][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][4]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~187_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~187 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~188 (
// Equation(s):
// \SRAM|DataToSRAM~188_combout  = (\SRAM|DataToSRAM~187_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][4]~q ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~187_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][3][4]~q  & 
// \SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~187_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][4]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~188_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~188 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][7][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~180 (
// Equation(s):
// \SRAM|DataToSRAM~180_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[3][3][4]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][1][4]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][3][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][4]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~180_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~180 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~181 (
// Equation(s):
// \SRAM|DataToSRAM~181_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~180_combout  & (\tiledRasterizer|shader|cBufferTile0[3][7][4]~q )) # (!\SRAM|DataToSRAM~180_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][5][4]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~180_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][4]~q ),
	.datad(\SRAM|DataToSRAM~180_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~181_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~181 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~189 (
// Equation(s):
// \SRAM|DataToSRAM~189_combout  = (\SRAM|DataToSRAM~186_combout  & ((\SRAM|DataToSRAM~188_combout ) # ((!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~186_combout  & (((\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~181_combout ))))

	.dataa(\SRAM|DataToSRAM~186_combout ),
	.datab(\SRAM|DataToSRAM~188_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~181_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~189_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~189 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~149 (
// Equation(s):
// \SRAM|DataToSRAM~149_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][5][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][5][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~149_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~149 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~150 (
// Equation(s):
// \SRAM|DataToSRAM~150_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~149_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][4]~q )) # (!\SRAM|DataToSRAM~149_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][5][4]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~149_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][5][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][4]~q ),
	.datad(\SRAM|DataToSRAM~149_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~150_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~150 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~153 (
// Equation(s):
// \SRAM|DataToSRAM~153_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][1][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][1][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~153_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~153 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~154 (
// Equation(s):
// \SRAM|DataToSRAM~154_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~153_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][4]~q ))) # (!\SRAM|DataToSRAM~153_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][4]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~153_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][1][4]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][4]~q ),
	.datad(\SRAM|DataToSRAM~153_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~154_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~154 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~151 (
// Equation(s):
// \SRAM|DataToSRAM~151_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][3][4]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][3][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~151_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~151 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~152 (
// Equation(s):
// \SRAM|DataToSRAM~152_combout  = (\SRAM|DataToSRAM~151_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][3][4]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~151_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][3][4]~q ))))

	.dataa(\SRAM|DataToSRAM~151_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~152_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~152 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~155 (
// Equation(s):
// \SRAM|DataToSRAM~155_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~152_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~154_combout ))))

	.dataa(\SRAM|DataToSRAM~154_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~152_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~155_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~155 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~156 (
// Equation(s):
// \SRAM|DataToSRAM~156_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][7][4]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[0][7][4]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][7][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~156_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~156 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~157 (
// Equation(s):
// \SRAM|DataToSRAM~157_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~156_combout  & (\tiledRasterizer|shader|cBufferTile0[6][7][4]~q )) # (!\SRAM|DataToSRAM~156_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][7][4]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~156_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][4]~q ),
	.datad(\SRAM|DataToSRAM~156_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~157_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~157 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~158 (
// Equation(s):
// \SRAM|DataToSRAM~158_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~155_combout  & ((\SRAM|DataToSRAM~157_combout ))) # (!\SRAM|DataToSRAM~155_combout  & (\SRAM|DataToSRAM~150_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~155_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~150_combout ),
	.datac(\SRAM|DataToSRAM~155_combout ),
	.datad(\SRAM|DataToSRAM~157_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~158_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~158 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~161 (
// Equation(s):
// \SRAM|DataToSRAM~161_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[3][4][4]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[1][4][4]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~161_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~161 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~162 (
// Equation(s):
// \SRAM|DataToSRAM~162_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~161_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][4][4]~q ))) # (!\SRAM|DataToSRAM~161_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][4]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~161_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][4][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][4][4]~q ),
	.datad(\SRAM|DataToSRAM~161_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~162_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~162 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~163 (
// Equation(s):
// \SRAM|DataToSRAM~163_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][0][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][0][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~163_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~163 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~164 (
// Equation(s):
// \SRAM|DataToSRAM~164_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~163_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][4]~q ))) # (!\SRAM|DataToSRAM~163_combout  & (\tiledRasterizer|shader|cBufferTile0[3][0][4]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~163_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][0][4]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][4]~q ),
	.datad(\SRAM|DataToSRAM~163_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~164_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~164 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~165 (
// Equation(s):
// \SRAM|DataToSRAM~165_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\SRAM|DataToSRAM~162_combout )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~164_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~162_combout ),
	.datad(\SRAM|DataToSRAM~164_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~165_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~165 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~166 (
// Equation(s):
// \SRAM|DataToSRAM~166_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[3][6][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][6][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~166_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~166 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~167 (
// Equation(s):
// \SRAM|DataToSRAM~167_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~166_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][4]~q ))) # (!\SRAM|DataToSRAM~166_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][4]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~166_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][4]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][4]~q ),
	.datad(\SRAM|DataToSRAM~166_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~167_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~167 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~159 (
// Equation(s):
// \SRAM|DataToSRAM~159_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][2][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][2][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~159_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~159 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~160 (
// Equation(s):
// \SRAM|DataToSRAM~160_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~159_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][4]~q ))) # (!\SRAM|DataToSRAM~159_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][4]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~159_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][2][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][4]~q ),
	.datad(\SRAM|DataToSRAM~159_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~160_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~160 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~168 (
// Equation(s):
// \SRAM|DataToSRAM~168_combout  = (\SRAM|DataToSRAM~165_combout  & (((\SRAM|DataToSRAM~167_combout )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~165_combout  & (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~160_combout ))))

	.dataa(\SRAM|DataToSRAM~165_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~167_combout ),
	.datad(\SRAM|DataToSRAM~160_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~168_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~168 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~169 (
// Equation(s):
// \SRAM|DataToSRAM~169_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][2][4]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][2][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~169_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~169 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~170 (
// Equation(s):
// \SRAM|DataToSRAM~170_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~169_combout  & (\tiledRasterizer|shader|cBufferTile0[6][2][4]~q )) # (!\SRAM|DataToSRAM~169_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][2][4]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~169_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~169_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~170_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~170 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][6][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~176 (
// Equation(s):
// \SRAM|DataToSRAM~176_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][6][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][6][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~176_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~176 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~177 (
// Equation(s):
// \SRAM|DataToSRAM~177_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~176_combout  & (\tiledRasterizer|shader|cBufferTile0[6][6][4]~q )) # (!\SRAM|DataToSRAM~176_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][6][4]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~176_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~176_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~177_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~177 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~171 (
// Equation(s):
// \SRAM|DataToSRAM~171_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][4][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~171_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~171 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~172 (
// Equation(s):
// \SRAM|DataToSRAM~172_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~171_combout  & (\tiledRasterizer|shader|cBufferTile0[6][4][4]~q )) # (!\SRAM|DataToSRAM~171_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][4][4]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~171_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~171_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~172_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~172 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~173 (
// Equation(s):
// \SRAM|DataToSRAM~173_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][4]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[0][0][4]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][0][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][4]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~173_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~173 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][0][4]~feeder_combout  = \tiledRasterizer|shader|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~174 (
// Equation(s):
// \SRAM|DataToSRAM~174_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~173_combout  & (\tiledRasterizer|shader|cBufferTile0[6][0][4]~q )) # (!\SRAM|DataToSRAM~173_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][0][4]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~173_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~173_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~174_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~174 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~175 (
// Equation(s):
// \SRAM|DataToSRAM~175_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~172_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~174_combout  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~172_combout ),
	.datab(\SRAM|DataToSRAM~174_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~175_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~175 .lut_mask = 16'hF0AC;
defparam \SRAM|DataToSRAM~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~178 (
// Equation(s):
// \SRAM|DataToSRAM~178_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~175_combout  & ((\SRAM|DataToSRAM~177_combout ))) # (!\SRAM|DataToSRAM~175_combout  & (\SRAM|DataToSRAM~170_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~175_combout ))))

	.dataa(\SRAM|DataToSRAM~170_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~177_combout ),
	.datad(\SRAM|DataToSRAM~175_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~178_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~178 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~179 (
// Equation(s):
// \SRAM|DataToSRAM~179_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~168_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~178_combout  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~168_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~178_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~179_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~179 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~190 (
// Equation(s):
// \SRAM|DataToSRAM~190_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~179_combout  & (\SRAM|DataToSRAM~189_combout )) # (!\SRAM|DataToSRAM~179_combout  & ((\SRAM|DataToSRAM~158_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~179_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~189_combout ),
	.datac(\SRAM|DataToSRAM~158_combout ),
	.datad(\SRAM|DataToSRAM~179_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~190_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~190 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~6 (
// Equation(s):
// \tiledRasterizer|shader|Add1~6_combout  = \tiledRasterizer|shader|Add1~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tiledRasterizer|shader|Add1~5 ),
	.combout(\tiledRasterizer|shader|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~6 .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][6][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[5][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~138 (
// Equation(s):
// \SRAM|DataToSRAM~138_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][6][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[4][6][4]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~138_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~138 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][7][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[4][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~139 (
// Equation(s):
// \SRAM|DataToSRAM~139_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~138_combout  & (\tiledRasterizer|shader|cBufferTile1[5][7][4]~q )) # (!\SRAM|DataToSRAM~138_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][7][4]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~138_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~138_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][7][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~139_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~139 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N15
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~145 (
// Equation(s):
// \SRAM|DataToSRAM~145_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[7][6][4]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[6][6][4]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][6][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~145_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~145 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~146 (
// Equation(s):
// \SRAM|DataToSRAM~146_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~145_combout  & (\tiledRasterizer|shader|cBufferTile1[7][7][4]~q )) # (!\SRAM|DataToSRAM~145_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][7][4]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~145_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][4]~q ),
	.datad(\SRAM|DataToSRAM~145_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~146_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~146 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][6][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~142 (
// Equation(s):
// \SRAM|DataToSRAM~142_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[0][7][4]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[0][6][4]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][7][4]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][4]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~142_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~142 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~143 (
// Equation(s):
// \SRAM|DataToSRAM~143_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~142_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][7][4]~q ))) # (!\SRAM|DataToSRAM~142_combout  & (\tiledRasterizer|shader|cBufferTile1[1][6][4]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~142_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][6][4]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][4]~q ),
	.datad(\SRAM|DataToSRAM~142_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~143_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~143 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][6][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~140 (
// Equation(s):
// \SRAM|DataToSRAM~140_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[2][7][4]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[2][6][4]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][7][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~140_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~140 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~141 (
// Equation(s):
// \SRAM|DataToSRAM~141_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~140_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][7][4]~q ))) # (!\SRAM|DataToSRAM~140_combout  & (\tiledRasterizer|shader|cBufferTile1[3][6][4]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~140_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][6][4]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][4]~q ),
	.datad(\SRAM|DataToSRAM~140_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~141_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~141 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~144 (
// Equation(s):
// \SRAM|DataToSRAM~144_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~141_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~143_combout ))))

	.dataa(\SRAM|DataToSRAM~143_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~141_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~144_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~144 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~147 (
// Equation(s):
// \SRAM|DataToSRAM~147_combout  = (\SRAM|DataToSRAM~144_combout  & (((\SRAM|DataToSRAM~146_combout ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~144_combout  & (\SRAM|DataToSRAM~139_combout  & ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~139_combout ),
	.datab(\SRAM|DataToSRAM~146_combout ),
	.datac(\SRAM|DataToSRAM~144_combout ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~147_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~147 .lut_mask = 16'hCAF0;
defparam \SRAM|DataToSRAM~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][2][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[2][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~111 (
// Equation(s):
// \SRAM|DataToSRAM~111_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][2][4]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[0][2][4]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~111_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~111 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~112 (
// Equation(s):
// \SRAM|DataToSRAM~112_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~111_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][2][4]~q ))) # (!\SRAM|DataToSRAM~111_combout  & (\tiledRasterizer|shader|cBufferTile1[4][2][4]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~111_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][2][4]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][2][4]~q ),
	.datad(\SRAM|DataToSRAM~111_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~112_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~112 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~109 (
// Equation(s):
// \SRAM|DataToSRAM~109_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[3][2][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[1][2][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~109_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~109 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~110 (
// Equation(s):
// \SRAM|DataToSRAM~110_combout  = (\SRAM|DataToSRAM~109_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][2][4]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~109_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][2][4]~q ))))

	.dataa(\SRAM|DataToSRAM~109_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~110_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~110 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~113 (
// Equation(s):
// \SRAM|DataToSRAM~113_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~110_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~112_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~112_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~110_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~113_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~113 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][3][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[4][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~107 (
// Equation(s):
// \SRAM|DataToSRAM~107_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][3][4]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[0][3][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][3][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~107_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~107 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~108 (
// Equation(s):
// \SRAM|DataToSRAM~108_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~107_combout  & (\tiledRasterizer|shader|cBufferTile1[6][3][4]~q )) # (!\SRAM|DataToSRAM~107_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][3][4]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~107_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][4]~q ),
	.datad(\SRAM|DataToSRAM~107_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~108_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~108 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][3][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[5][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~114 (
// Equation(s):
// \SRAM|DataToSRAM~114_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[5][3][4]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][3][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][3][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~114_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~114 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~115 (
// Equation(s):
// \SRAM|DataToSRAM~115_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~114_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][3][4]~q ))) # (!\SRAM|DataToSRAM~114_combout  & (\tiledRasterizer|shader|cBufferTile1[3][3][4]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~114_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][3][4]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][4]~q ),
	.datad(\SRAM|DataToSRAM~114_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~115_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~115 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~116 (
// Equation(s):
// \SRAM|DataToSRAM~116_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~113_combout  & ((\SRAM|DataToSRAM~115_combout ))) # (!\SRAM|DataToSRAM~113_combout  & (\SRAM|DataToSRAM~108_combout )))) # (!\SRAM|tilePointerY [0] & 
// (\SRAM|DataToSRAM~113_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~113_combout ),
	.datac(\SRAM|DataToSRAM~108_combout ),
	.datad(\SRAM|DataToSRAM~115_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~116_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~116 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N23
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~134 (
// Equation(s):
// \SRAM|DataToSRAM~134_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][1][4]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[6][0][4]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~134_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~134 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][0][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[7][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~135 (
// Equation(s):
// \SRAM|DataToSRAM~135_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~134_combout  & (\tiledRasterizer|shader|cBufferTile1[7][1][4]~q )) # (!\SRAM|DataToSRAM~134_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][0][4]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~134_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~134_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~135_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~135 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][1][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~127 (
// Equation(s):
// \SRAM|DataToSRAM~127_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][1][4]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][0][4]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~127_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~127 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N23
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][0][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[5][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~128 (
// Equation(s):
// \SRAM|DataToSRAM~128_combout  = (\SRAM|DataToSRAM~127_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][1][4]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~127_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][0][4]~q ))))

	.dataa(\SRAM|DataToSRAM~127_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~128_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~128 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][0][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[1][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~131 (
// Equation(s):
// \SRAM|DataToSRAM~131_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][0][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][0][4]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~131_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~131 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~132 (
// Equation(s):
// \SRAM|DataToSRAM~132_combout  = (\SRAM|DataToSRAM~131_combout  & (((\tiledRasterizer|shader|cBufferTile1[1][1][4]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~131_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][1][4]~q ))))

	.dataa(\SRAM|DataToSRAM~131_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~132_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~132 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][0][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[3][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N31
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~129 (
// Equation(s):
// \SRAM|DataToSRAM~129_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[3][0][4]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile1[2][0][4]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][0][4]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~129_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~129 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~130 (
// Equation(s):
// \SRAM|DataToSRAM~130_combout  = (\SRAM|DataToSRAM~129_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][1][4]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~129_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][1][4]~q ))))

	.dataa(\SRAM|DataToSRAM~129_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~130_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~130 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~133 (
// Equation(s):
// \SRAM|DataToSRAM~133_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~130_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~132_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~132_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~130_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~133_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~133 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~136 (
// Equation(s):
// \SRAM|DataToSRAM~136_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~133_combout  & (\SRAM|DataToSRAM~135_combout )) # (!\SRAM|DataToSRAM~133_combout  & ((\SRAM|DataToSRAM~128_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~133_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~135_combout ),
	.datac(\SRAM|DataToSRAM~128_combout ),
	.datad(\SRAM|DataToSRAM~133_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~136_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~136 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N31
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][4][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~117 (
// Equation(s):
// \SRAM|DataToSRAM~117_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[3][4][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[2][4][4]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~117_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~117 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N13
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~118 (
// Equation(s):
// \SRAM|DataToSRAM~118_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~117_combout  & (\tiledRasterizer|shader|cBufferTile1[3][5][4]~q )) # (!\SRAM|DataToSRAM~117_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][5][4]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~117_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~117_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~118_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~118 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N23
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~124 (
// Equation(s):
// \SRAM|DataToSRAM~124_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[6][5][4]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[6][4][4]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~124_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~124 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~125 (
// Equation(s):
// \SRAM|DataToSRAM~125_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~124_combout  & (\tiledRasterizer|shader|cBufferTile1[7][5][4]~q )) # (!\SRAM|DataToSRAM~124_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][4]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~124_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~124_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~125_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~125 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][5][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[4][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~119 (
// Equation(s):
// \SRAM|DataToSRAM~119_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][5][4]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][4][4]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~119_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~119 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~120 (
// Equation(s):
// \SRAM|DataToSRAM~120_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~119_combout  & (\tiledRasterizer|shader|cBufferTile1[5][5][4]~q )) # (!\SRAM|DataToSRAM~119_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][4][4]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~119_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~119_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~120_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~120 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add1~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~121 (
// Equation(s):
// \SRAM|DataToSRAM~121_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[1][4][4]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][4][4]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][4][4]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][4]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~121_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~121 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][4]~feeder_combout  = \tiledRasterizer|shader|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][4]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~122 (
// Equation(s):
// \SRAM|DataToSRAM~122_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~121_combout  & (\tiledRasterizer|shader|cBufferTile1[1][5][4]~q )) # (!\SRAM|DataToSRAM~121_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][5][4]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~121_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~121_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~122_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~122 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~123 (
// Equation(s):
// \SRAM|DataToSRAM~123_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~120_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~122_combout ))))

	.dataa(\SRAM|DataToSRAM~120_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~122_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~123_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~123 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~126 (
// Equation(s):
// \SRAM|DataToSRAM~126_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~123_combout  & ((\SRAM|DataToSRAM~125_combout ))) # (!\SRAM|DataToSRAM~123_combout  & (\SRAM|DataToSRAM~118_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~123_combout ))))

	.dataa(\SRAM|DataToSRAM~118_combout ),
	.datab(\SRAM|DataToSRAM~125_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~123_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~126_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~126 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~137 (
// Equation(s):
// \SRAM|DataToSRAM~137_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\SRAM|DataToSRAM~126_combout )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~136_combout )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~136_combout ),
	.datad(\SRAM|DataToSRAM~126_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~137_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~137 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~148 (
// Equation(s):
// \SRAM|DataToSRAM~148_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~137_combout  & (\SRAM|DataToSRAM~147_combout )) # (!\SRAM|DataToSRAM~137_combout  & ((\SRAM|DataToSRAM~116_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~137_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~147_combout ),
	.datac(\SRAM|DataToSRAM~116_combout ),
	.datad(\SRAM|DataToSRAM~137_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~148_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~148 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~191 (
// Equation(s):
// \SRAM|DataToSRAM~191_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~148_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~190_combout ))

	.dataa(\SRAM|DataToSRAM~190_combout ),
	.datab(\SRAM|DataToSRAM~148_combout ),
	.datac(gnd),
	.datad(\nextStreamingTileID~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~191_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~191 .lut_mask = 16'hCCAA;
defparam \SRAM|DataToSRAM~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \SRAM|DataToSRAM[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[4] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~8 (
// Equation(s):
// \tiledRasterizer|shader|Add0~8_combout  = ((\tiledRasterizer|shader|x [5] $ (\tiledRasterizer|shader|x [4] $ (!\tiledRasterizer|shader|Add0~7 )))) # (GND)
// \tiledRasterizer|shader|Add0~9  = CARRY((\tiledRasterizer|shader|x [5] & ((\tiledRasterizer|shader|x [4]) # (!\tiledRasterizer|shader|Add0~7 ))) # (!\tiledRasterizer|shader|x [5] & (\tiledRasterizer|shader|x [4] & !\tiledRasterizer|shader|Add0~7 )))

	.dataa(\tiledRasterizer|shader|x [5]),
	.datab(\tiledRasterizer|shader|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~7 ),
	.combout(\tiledRasterizer|shader|Add0~8_combout ),
	.cout(\tiledRasterizer|shader|Add0~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~8 .lut_mask = 16'h698E;
defparam \tiledRasterizer|shader|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y34_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~223 (
// Equation(s):
// \SRAM|DataToSRAM~223_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][5]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[6][4][5]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~223_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~223 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~224 (
// Equation(s):
// \SRAM|DataToSRAM~224_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~223_combout  & (\tiledRasterizer|shader|cBufferTile0[7][5][5]~q )) # (!\SRAM|DataToSRAM~223_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][4][5]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~223_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~223_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][5][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~224_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~224 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~225 (
// Equation(s):
// \SRAM|DataToSRAM~225_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[7][2][5]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][2][5]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~225_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~225 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~226 (
// Equation(s):
// \SRAM|DataToSRAM~226_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~225_combout  & (\tiledRasterizer|shader|cBufferTile0[7][3][5]~q )) # (!\SRAM|DataToSRAM~225_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][5]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~225_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~225_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~226_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~226 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~227 (
// Equation(s):
// \SRAM|DataToSRAM~227_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[7][0][5]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[6][0][5]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][0][5]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][5]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~227_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~227 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~228 (
// Equation(s):
// \SRAM|DataToSRAM~228_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~227_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][5]~q )) # (!\SRAM|DataToSRAM~227_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][5]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~227_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~227_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][1][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~228_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~228 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~229 (
// Equation(s):
// \SRAM|DataToSRAM~229_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~226_combout )) # (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~228_combout )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~226_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~228_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~229_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~229 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~230 (
// Equation(s):
// \SRAM|DataToSRAM~230_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[6][7][5]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][6][5]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~230_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~230 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~231 (
// Equation(s):
// \SRAM|DataToSRAM~231_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~230_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][5]~q )) # (!\SRAM|DataToSRAM~230_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][5]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~230_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][7][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][5]~q ),
	.datad(\SRAM|DataToSRAM~230_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~231_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~231 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~232 (
// Equation(s):
// \SRAM|DataToSRAM~232_combout  = (\SRAM|DataToSRAM~229_combout  & (((\SRAM|DataToSRAM~231_combout ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~229_combout  & (\SRAM|DataToSRAM~224_combout  & (\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~224_combout ),
	.datab(\SRAM|DataToSRAM~229_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~231_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~232_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~232 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~204 (
// Equation(s):
// \SRAM|DataToSRAM~204_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[5][2][5]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][0][5]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][2][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~204_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~204 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~205 (
// Equation(s):
// \SRAM|DataToSRAM~205_combout  = (\SRAM|DataToSRAM~204_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][6][5]~q ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~204_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][5]~q  & 
// ((\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][5]~q ),
	.datab(\SRAM|DataToSRAM~204_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~205_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~205 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~206 (
// Equation(s):
// \SRAM|DataToSRAM~206_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[4][2][5]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][0][5]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~206_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~206 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~207 (
// Equation(s):
// \SRAM|DataToSRAM~207_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~206_combout  & (\tiledRasterizer|shader|cBufferTile0[4][6][5]~q )) # (!\SRAM|DataToSRAM~206_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][4][5]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~206_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~206_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~207_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~207 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~208 (
// Equation(s):
// \SRAM|DataToSRAM~208_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~205_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~207_combout  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~205_combout ),
	.datab(\SRAM|DataToSRAM~207_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~208_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~208 .lut_mask = 16'hF0AC;
defparam \SRAM|DataToSRAM~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~202 (
// Equation(s):
// \SRAM|DataToSRAM~202_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[4][5][5]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[4][1][5]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][5][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~202_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~202 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~203 (
// Equation(s):
// \SRAM|DataToSRAM~203_combout  = (\SRAM|DataToSRAM~202_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][7][5]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~202_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][3][5]~q ))))

	.dataa(\SRAM|DataToSRAM~202_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~203_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~203 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~209 (
// Equation(s):
// \SRAM|DataToSRAM~209_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[5][5][5]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[5][1][5]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~209_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~209 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~210 (
// Equation(s):
// \SRAM|DataToSRAM~210_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~209_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][5]~q ))) # (!\SRAM|DataToSRAM~209_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][5]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~209_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][3][5]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][5]~q ),
	.datad(\SRAM|DataToSRAM~209_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~210_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~210 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~211 (
// Equation(s):
// \SRAM|DataToSRAM~211_combout  = (\SRAM|DataToSRAM~208_combout  & (((\SRAM|DataToSRAM~210_combout )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~208_combout  & (\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~203_combout )))

	.dataa(\SRAM|DataToSRAM~208_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~203_combout ),
	.datad(\SRAM|DataToSRAM~210_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~211_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~211 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][3][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~219 (
// Equation(s):
// \SRAM|DataToSRAM~219_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[1][5][5]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][1][5]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][5][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~219_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~219 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~220 (
// Equation(s):
// \SRAM|DataToSRAM~220_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~219_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][5]~q ))) # (!\SRAM|DataToSRAM~219_combout  & (\tiledRasterizer|shader|cBufferTile0[1][3][5]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~219_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][3][5]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][5]~q ),
	.datad(\SRAM|DataToSRAM~219_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~220_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~220 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~212 (
// Equation(s):
// \SRAM|DataToSRAM~212_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[1][2][5]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[1][0][5]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~212_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~212 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~213 (
// Equation(s):
// \SRAM|DataToSRAM~213_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~212_combout  & (\tiledRasterizer|shader|cBufferTile0[1][6][5]~q )) # (!\SRAM|DataToSRAM~212_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][4][5]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~212_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~212_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~213_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~213 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~216 (
// Equation(s):
// \SRAM|DataToSRAM~216_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[0][2][5]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][5]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~216_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~216 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][4][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~217 (
// Equation(s):
// \SRAM|DataToSRAM~217_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~216_combout  & (\tiledRasterizer|shader|cBufferTile0[0][6][5]~q )) # (!\SRAM|DataToSRAM~216_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][4][5]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~216_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~216_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~217_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~217 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~214 (
// Equation(s):
// \SRAM|DataToSRAM~214_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][5]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][5]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][5][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~214_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~214 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~215 (
// Equation(s):
// \SRAM|DataToSRAM~215_combout  = (\SRAM|DataToSRAM~214_combout  & (((\tiledRasterizer|shader|cBufferTile0[0][7][5]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~214_combout  & (\tiledRasterizer|shader|cBufferTile0[0][3][5]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~214_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~215_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~215 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~218 (
// Equation(s):
// \SRAM|DataToSRAM~218_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0]) # (\SRAM|DataToSRAM~215_combout )))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~217_combout  & (!\SRAM|tilePointerX [0])))

	.dataa(\SRAM|DataToSRAM~217_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~215_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~218_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~218 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~221 (
// Equation(s):
// \SRAM|DataToSRAM~221_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~218_combout  & (\SRAM|DataToSRAM~220_combout )) # (!\SRAM|DataToSRAM~218_combout  & ((\SRAM|DataToSRAM~213_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~218_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~220_combout ),
	.datac(\SRAM|DataToSRAM~213_combout ),
	.datad(\SRAM|DataToSRAM~218_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~221_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~221 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~222 (
// Equation(s):
// \SRAM|DataToSRAM~222_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~211_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~221_combout ))))

	.dataa(\SRAM|DataToSRAM~211_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~221_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~222_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~222 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~199 (
// Equation(s):
// \SRAM|DataToSRAM~199_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][5][5]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[3][1][5]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][5][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~199_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~199 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~200 (
// Equation(s):
// \SRAM|DataToSRAM~200_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~199_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][7][5]~q ))) # (!\SRAM|DataToSRAM~199_combout  & (\tiledRasterizer|shader|cBufferTile0[3][3][5]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~199_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][3][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][5]~q ),
	.datad(\SRAM|DataToSRAM~199_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~200_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~200 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~192 (
// Equation(s):
// \SRAM|DataToSRAM~192_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[3][2][5]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][0][5]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][2][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~192_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~192 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~193 (
// Equation(s):
// \SRAM|DataToSRAM~193_combout  = (\SRAM|DataToSRAM~192_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][6][5]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~192_combout  & (\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][4][5]~q )))

	.dataa(\SRAM|DataToSRAM~192_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~193_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~193 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~194 (
// Equation(s):
// \SRAM|DataToSRAM~194_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[2][5][5]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[2][1][5]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][1][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~194_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~194 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~195 (
// Equation(s):
// \SRAM|DataToSRAM~195_combout  = (\SRAM|DataToSRAM~194_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][5]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~194_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][3][5]~q ))))

	.dataa(\SRAM|DataToSRAM~194_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~195_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~195 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~196 (
// Equation(s):
// \SRAM|DataToSRAM~196_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][5]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[2][0][5]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~196_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~196 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout  = \tiledRasterizer|shader|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~197 (
// Equation(s):
// \SRAM|DataToSRAM~197_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~196_combout  & (\tiledRasterizer|shader|cBufferTile0[2][6][5]~q )) # (!\SRAM|DataToSRAM~196_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][4][5]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~196_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~196_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~197_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~197 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~198 (
// Equation(s):
// \SRAM|DataToSRAM~198_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~195_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~197_combout )))))

	.dataa(\SRAM|DataToSRAM~195_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~197_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~198_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~198 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~201 (
// Equation(s):
// \SRAM|DataToSRAM~201_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~198_combout  & (\SRAM|DataToSRAM~200_combout )) # (!\SRAM|DataToSRAM~198_combout  & ((\SRAM|DataToSRAM~193_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~198_combout ))))

	.dataa(\SRAM|DataToSRAM~200_combout ),
	.datab(\SRAM|DataToSRAM~193_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~198_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~201_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~201 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~233 (
// Equation(s):
// \SRAM|DataToSRAM~233_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~222_combout  & (\SRAM|DataToSRAM~232_combout )) # (!\SRAM|DataToSRAM~222_combout  & ((\SRAM|DataToSRAM~201_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~222_combout ))))

	.dataa(\SRAM|DataToSRAM~232_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~222_combout ),
	.datad(\SRAM|DataToSRAM~201_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~233_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~233 .lut_mask = 16'hBCB0;
defparam \SRAM|DataToSRAM~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~486 (
// Equation(s):
// \SRAM|DataToSRAM~486_combout  = (\SRAM|DataToSRAM~233_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|DataToSRAM~233_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~486_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~486 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \SRAM|DataToSRAM[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~486_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[5] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~10 (
// Equation(s):
// \tiledRasterizer|shader|Add0~10_combout  = (\tiledRasterizer|shader|x [5] & ((\tiledRasterizer|shader|x [6] & (\tiledRasterizer|shader|Add0~9  & VCC)) # (!\tiledRasterizer|shader|x [6] & (!\tiledRasterizer|shader|Add0~9 )))) # (!\tiledRasterizer|shader|x 
// [5] & ((\tiledRasterizer|shader|x [6] & (!\tiledRasterizer|shader|Add0~9 )) # (!\tiledRasterizer|shader|x [6] & ((\tiledRasterizer|shader|Add0~9 ) # (GND)))))
// \tiledRasterizer|shader|Add0~11  = CARRY((\tiledRasterizer|shader|x [5] & (!\tiledRasterizer|shader|x [6] & !\tiledRasterizer|shader|Add0~9 )) # (!\tiledRasterizer|shader|x [5] & ((!\tiledRasterizer|shader|Add0~9 ) # (!\tiledRasterizer|shader|x [6]))))

	.dataa(\tiledRasterizer|shader|x [5]),
	.datab(\tiledRasterizer|shader|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~9 ),
	.combout(\tiledRasterizer|shader|Add0~10_combout ),
	.cout(\tiledRasterizer|shader|Add0~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~10 .lut_mask = 16'h9617;
defparam \tiledRasterizer|shader|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~236 (
// Equation(s):
// \SRAM|DataToSRAM~236_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[4][5][6]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][6]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][5][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][6]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~236_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~236 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~237 (
// Equation(s):
// \SRAM|DataToSRAM~237_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~236_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][5][6]~q ))) # (!\SRAM|DataToSRAM~236_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][6]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~236_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][6]~q ),
	.datad(\SRAM|DataToSRAM~236_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~237_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~237 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~238 (
// Equation(s):
// \SRAM|DataToSRAM~238_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][4][6]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][4][6]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][4][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~238_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~238 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~239 (
// Equation(s):
// \SRAM|DataToSRAM~239_combout  = (\SRAM|DataToSRAM~238_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][5][6]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~238_combout  & (\tiledRasterizer|shader|cBufferTile0[0][5][6]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~238_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][5][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][6]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~239_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~239 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~240 (
// Equation(s):
// \SRAM|DataToSRAM~240_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~237_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~239_combout )))))

	.dataa(\SRAM|DataToSRAM~237_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~239_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~240_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~240 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~241 (
// Equation(s):
// \SRAM|DataToSRAM~241_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][6]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[6][4][6]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~241_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~241 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~242 (
// Equation(s):
// \SRAM|DataToSRAM~242_combout  = (\SRAM|DataToSRAM~241_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][6]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~241_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][4][6]~q ))))

	.dataa(\SRAM|DataToSRAM~241_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][5][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~242_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~242 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~234 (
// Equation(s):
// \SRAM|DataToSRAM~234_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[3][4][6]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][6]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~234_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~234 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~235 (
// Equation(s):
// \SRAM|DataToSRAM~235_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~234_combout  & (\tiledRasterizer|shader|cBufferTile0[3][5][6]~q )) # (!\SRAM|DataToSRAM~234_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][5][6]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~234_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][5][6]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][5][6]~q ),
	.datad(\SRAM|DataToSRAM~234_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~235_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~235 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~243 (
// Equation(s):
// \SRAM|DataToSRAM~243_combout  = (\SRAM|DataToSRAM~240_combout  & ((\SRAM|DataToSRAM~242_combout ) # ((!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~240_combout  & (((\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~235_combout ))))

	.dataa(\SRAM|DataToSRAM~240_combout ),
	.datab(\SRAM|DataToSRAM~242_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~235_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~243_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~243 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~261 (
// Equation(s):
// \SRAM|DataToSRAM~261_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[6][1][6]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[6][0][6]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][1][6]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~261_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~261 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~262 (
// Equation(s):
// \SRAM|DataToSRAM~262_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~261_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][6]~q )) # (!\SRAM|DataToSRAM~261_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][6]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~261_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~261_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][0][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~262_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~262 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~256 (
// Equation(s):
// \SRAM|DataToSRAM~256_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[3][0][6]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[2][0][6]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][0][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][6]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~256_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~256 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~257 (
// Equation(s):
// \SRAM|DataToSRAM~257_combout  = (\SRAM|DataToSRAM~256_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][1][6]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~256_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][1][6]~q ))))

	.dataa(\SRAM|DataToSRAM~256_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][1][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~257_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~257 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~258 (
// Equation(s):
// \SRAM|DataToSRAM~258_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][0][6]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][6]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][0][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~258_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~258 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~259 (
// Equation(s):
// \SRAM|DataToSRAM~259_combout  = (\SRAM|DataToSRAM~258_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][1][6]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~258_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][6]~q ))))

	.dataa(\SRAM|DataToSRAM~258_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~259_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~259 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~260 (
// Equation(s):
// \SRAM|DataToSRAM~260_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~257_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~259_combout )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~257_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~259_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~260_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~260 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~254 (
// Equation(s):
// \SRAM|DataToSRAM~254_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[4][1][6]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[4][0][6]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][1][6]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~254_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~254 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~255 (
// Equation(s):
// \SRAM|DataToSRAM~255_combout  = (\SRAM|DataToSRAM~254_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][1][6]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~254_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][6]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][0][6]~q ),
	.datab(\SRAM|DataToSRAM~254_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~255_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~255 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~263 (
// Equation(s):
// \SRAM|DataToSRAM~263_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~260_combout  & (\SRAM|DataToSRAM~262_combout )) # (!\SRAM|DataToSRAM~260_combout  & ((\SRAM|DataToSRAM~255_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~260_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~262_combout ),
	.datac(\SRAM|DataToSRAM~260_combout ),
	.datad(\SRAM|DataToSRAM~255_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~263_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~263 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~251 (
// Equation(s):
// \SRAM|DataToSRAM~251_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][3][6]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][3][6]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~251_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~251 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~252 (
// Equation(s):
// \SRAM|DataToSRAM~252_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~251_combout  & (\tiledRasterizer|shader|cBufferTile0[7][3][6]~q )) # (!\SRAM|DataToSRAM~251_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][3][6]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~251_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~251_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~252_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~252 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~244 (
// Equation(s):
// \SRAM|DataToSRAM~244_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][3][6]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][3][6]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~244_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~244 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~245 (
// Equation(s):
// \SRAM|DataToSRAM~245_combout  = (\SRAM|DataToSRAM~244_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][3][6]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~244_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][3][6]~q ))))

	.dataa(\SRAM|DataToSRAM~244_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~245_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~245 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~248 (
// Equation(s):
// \SRAM|DataToSRAM~248_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][6]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][2][6]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~248_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~248 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~249 (
// Equation(s):
// \SRAM|DataToSRAM~249_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~248_combout  & (\tiledRasterizer|shader|cBufferTile0[6][2][6]~q )) # (!\SRAM|DataToSRAM~248_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][2][6]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~248_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~248_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][2][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~249_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~249 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~246 (
// Equation(s):
// \SRAM|DataToSRAM~246_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[3][2][6]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][2][6]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][2][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][2][6]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~246_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~246 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~247 (
// Equation(s):
// \SRAM|DataToSRAM~247_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~246_combout  & (\tiledRasterizer|shader|cBufferTile0[7][2][6]~q )) # (!\SRAM|DataToSRAM~246_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][6]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~246_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~246_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][2][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~247_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~247 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~250 (
// Equation(s):
// \SRAM|DataToSRAM~250_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~247_combout ) # (\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~249_combout  & ((!\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~249_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~247_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~250_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~250 .lut_mask = 16'hCCE2;
defparam \SRAM|DataToSRAM~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~253 (
// Equation(s):
// \SRAM|DataToSRAM~253_combout  = (\SRAM|DataToSRAM~250_combout  & ((\SRAM|DataToSRAM~252_combout ) # ((!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~250_combout  & (((\SRAM|DataToSRAM~245_combout  & \SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~252_combout ),
	.datab(\SRAM|DataToSRAM~245_combout ),
	.datac(\SRAM|DataToSRAM~250_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~253_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~253 .lut_mask = 16'hACF0;
defparam \SRAM|DataToSRAM~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~264 (
// Equation(s):
// \SRAM|DataToSRAM~264_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~253_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~263_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~263_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~253_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~264_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~264 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][6][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~269 (
// Equation(s):
// \SRAM|DataToSRAM~269_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][7][6]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[0][6][6]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~269_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~269 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~270 (
// Equation(s):
// \SRAM|DataToSRAM~270_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~269_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][6]~q ))) # (!\SRAM|DataToSRAM~269_combout  & (\tiledRasterizer|shader|cBufferTile0[1][6][6]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~269_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][6][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][6]~q ),
	.datad(\SRAM|DataToSRAM~269_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~270_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~270 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~267 (
// Equation(s):
// \SRAM|DataToSRAM~267_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][7][6]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][6][6]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][7][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][6]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~267_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~267 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~268 (
// Equation(s):
// \SRAM|DataToSRAM~268_combout  = (\SRAM|DataToSRAM~267_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][7][6]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~267_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][6][6]~q ))))

	.dataa(\SRAM|DataToSRAM~267_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~268_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~268 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~271 (
// Equation(s):
// \SRAM|DataToSRAM~271_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~268_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~270_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~270_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~268_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~271_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~271 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~272 (
// Equation(s):
// \SRAM|DataToSRAM~272_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[7][6][6]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[6][6][6]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~272_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~272 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~273 (
// Equation(s):
// \SRAM|DataToSRAM~273_combout  = (\SRAM|DataToSRAM~272_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][6]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~272_combout  & (\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][7][6]~q )))

	.dataa(\SRAM|DataToSRAM~272_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][7][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~273_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~273 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~265 (
// Equation(s):
// \SRAM|DataToSRAM~265_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][6][6]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[4][6][6]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][6]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~265_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~265 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][6]~feeder_combout  = \tiledRasterizer|shader|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][6]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~266 (
// Equation(s):
// \SRAM|DataToSRAM~266_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~265_combout  & (\tiledRasterizer|shader|cBufferTile0[5][7][6]~q )) # (!\SRAM|DataToSRAM~265_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][7][6]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~265_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~265_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][7][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~266_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~266 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~274 (
// Equation(s):
// \SRAM|DataToSRAM~274_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~271_combout  & (\SRAM|DataToSRAM~273_combout )) # (!\SRAM|DataToSRAM~271_combout  & ((\SRAM|DataToSRAM~266_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (\SRAM|DataToSRAM~271_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~271_combout ),
	.datac(\SRAM|DataToSRAM~273_combout ),
	.datad(\SRAM|DataToSRAM~266_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~274_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~274 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~275 (
// Equation(s):
// \SRAM|DataToSRAM~275_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~264_combout  & ((\SRAM|DataToSRAM~274_combout ))) # (!\SRAM|DataToSRAM~264_combout  & (\SRAM|DataToSRAM~243_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~264_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~243_combout ),
	.datac(\SRAM|DataToSRAM~264_combout ),
	.datad(\SRAM|DataToSRAM~274_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~275_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~275 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~487 (
// Equation(s):
// \SRAM|DataToSRAM~487_combout  = (\SRAM|DataToSRAM~275_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|DataToSRAM~275_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~487_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~487 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \SRAM|DataToSRAM[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~487_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[6] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~12 (
// Equation(s):
// \tiledRasterizer|shader|Add0~12_combout  = ((\tiledRasterizer|shader|x [7] $ (\tiledRasterizer|shader|x [6] $ (!\tiledRasterizer|shader|Add0~11 )))) # (GND)
// \tiledRasterizer|shader|Add0~13  = CARRY((\tiledRasterizer|shader|x [7] & ((\tiledRasterizer|shader|x [6]) # (!\tiledRasterizer|shader|Add0~11 ))) # (!\tiledRasterizer|shader|x [7] & (\tiledRasterizer|shader|x [6] & !\tiledRasterizer|shader|Add0~11 )))

	.dataa(\tiledRasterizer|shader|x [7]),
	.datab(\tiledRasterizer|shader|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~11 ),
	.combout(\tiledRasterizer|shader|Add0~12_combout ),
	.cout(\tiledRasterizer|shader|Add0~13 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~12 .lut_mask = 16'h698E;
defparam \tiledRasterizer|shader|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~280 (
// Equation(s):
// \SRAM|DataToSRAM~280_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][1][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][1][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~280_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~280 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~281 (
// Equation(s):
// \SRAM|DataToSRAM~281_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~280_combout  & (\tiledRasterizer|shader|cBufferTile0[6][1][7]~q )) # (!\SRAM|DataToSRAM~280_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][1][7]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~280_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~280_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~281_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~281 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~278 (
// Equation(s):
// \SRAM|DataToSRAM~278_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][3][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][3][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][3][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~278_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~278 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~279 (
// Equation(s):
// \SRAM|DataToSRAM~279_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~278_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][7]~q ))) # (!\SRAM|DataToSRAM~278_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][7]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~278_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][3][7]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][7]~q ),
	.datad(\SRAM|DataToSRAM~278_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~279_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~279 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~282 (
// Equation(s):
// \SRAM|DataToSRAM~282_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~279_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~281_combout ))))

	.dataa(\SRAM|DataToSRAM~281_combout ),
	.datab(\SRAM|DataToSRAM~279_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~282_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~282 .lut_mask = 16'hFC0A;
defparam \SRAM|DataToSRAM~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~283 (
// Equation(s):
// \SRAM|DataToSRAM~283_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][7][7]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[0][7][7]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][7][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~283_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~283 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~284 (
// Equation(s):
// \SRAM|DataToSRAM~284_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~283_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][7]~q ))) # (!\SRAM|DataToSRAM~283_combout  & (\tiledRasterizer|shader|cBufferTile0[4][7][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~283_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][7][7]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][7]~q ),
	.datad(\SRAM|DataToSRAM~283_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~284_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~284 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~276 (
// Equation(s):
// \SRAM|DataToSRAM~276_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][5][7]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[0][5][7]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][5][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][7]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~276_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~276 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~277 (
// Equation(s):
// \SRAM|DataToSRAM~277_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~276_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][7]~q )) # (!\SRAM|DataToSRAM~276_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][5][7]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~276_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][5][7]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][7]~q ),
	.datad(\SRAM|DataToSRAM~276_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~277_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~277 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~285 (
// Equation(s):
// \SRAM|DataToSRAM~285_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~282_combout  & (\SRAM|DataToSRAM~284_combout )) # (!\SRAM|DataToSRAM~282_combout  & ((\SRAM|DataToSRAM~277_combout ))))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|DataToSRAM~282_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~282_combout ),
	.datac(\SRAM|DataToSRAM~284_combout ),
	.datad(\SRAM|DataToSRAM~277_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~285_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~285 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~314 (
// Equation(s):
// \SRAM|DataToSRAM~314_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[7][5][7]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][1][7]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][5][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][7]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~314_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~314 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~315 (
// Equation(s):
// \SRAM|DataToSRAM~315_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~314_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][7]~q ))) # (!\SRAM|DataToSRAM~314_combout  & (\tiledRasterizer|shader|cBufferTile0[7][3][7]~q )))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~314_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~314_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][7][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~315_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~315 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~309 (
// Equation(s):
// \SRAM|DataToSRAM~309_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[5][5][7]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[5][1][7]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~309_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~309 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~310 (
// Equation(s):
// \SRAM|DataToSRAM~310_combout  = (\SRAM|DataToSRAM~309_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][7]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~309_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][3][7]~q ))))

	.dataa(\SRAM|DataToSRAM~309_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~310_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~310 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][3][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][3][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~311 (
// Equation(s):
// \SRAM|DataToSRAM~311_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][3][7]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[1][1][7]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][3][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][7]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~311_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~311 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~312 (
// Equation(s):
// \SRAM|DataToSRAM~312_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~311_combout  & (\tiledRasterizer|shader|cBufferTile0[1][7][7]~q )) # (!\SRAM|DataToSRAM~311_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][5][7]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~311_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~311_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~312_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~312 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~313 (
// Equation(s):
// \SRAM|DataToSRAM~313_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~310_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~312_combout )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~310_combout ),
	.datad(\SRAM|DataToSRAM~312_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~313_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~313 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~307 (
// Equation(s):
// \SRAM|DataToSRAM~307_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[3][3][7]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][1][7]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][3][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][7]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~307_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~307 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~308 (
// Equation(s):
// \SRAM|DataToSRAM~308_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~307_combout  & (\tiledRasterizer|shader|cBufferTile0[3][7][7]~q )) # (!\SRAM|DataToSRAM~307_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][5][7]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~307_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~307_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~308_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~308 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~316 (
// Equation(s):
// \SRAM|DataToSRAM~316_combout  = (\SRAM|DataToSRAM~313_combout  & ((\SRAM|DataToSRAM~315_combout ) # ((!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~313_combout  & (((\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~308_combout ))))

	.dataa(\SRAM|DataToSRAM~315_combout ),
	.datab(\SRAM|DataToSRAM~313_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~308_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~316_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~316 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~300 (
// Equation(s):
// \SRAM|DataToSRAM~300_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][7]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][7]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~300_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~300 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][0][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][0][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~301 (
// Equation(s):
// \SRAM|DataToSRAM~301_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~300_combout  & (\tiledRasterizer|shader|cBufferTile0[6][0][7]~q )) # (!\SRAM|DataToSRAM~300_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][0][7]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~300_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~300_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~301_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~301 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~298 (
// Equation(s):
// \SRAM|DataToSRAM~298_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][4][7]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][7]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][4][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~298_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~298 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~299 (
// Equation(s):
// \SRAM|DataToSRAM~299_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~298_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][4][7]~q ))) # (!\SRAM|DataToSRAM~298_combout  & (\tiledRasterizer|shader|cBufferTile0[4][4][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~298_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][4][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][7]~q ),
	.datad(\SRAM|DataToSRAM~298_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~299_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~299 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~302 (
// Equation(s):
// \SRAM|DataToSRAM~302_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~299_combout ) # (\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~301_combout  & ((!\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~301_combout ),
	.datac(\SRAM|DataToSRAM~299_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~302_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~302 .lut_mask = 16'hAAE4;
defparam \SRAM|DataToSRAM~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~296 (
// Equation(s):
// \SRAM|DataToSRAM~296_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][2][7]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[0][2][7]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][2][7]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][7]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~296_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~296 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~297 (
// Equation(s):
// \SRAM|DataToSRAM~297_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~296_combout  & (\tiledRasterizer|shader|cBufferTile0[6][2][7]~q )) # (!\SRAM|DataToSRAM~296_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][2][7]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~296_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~296_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~297_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~297 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][6][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][6][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~303 (
// Equation(s):
// \SRAM|DataToSRAM~303_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][6][7]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][6][7]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][6][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~303_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~303 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~304 (
// Equation(s):
// \SRAM|DataToSRAM~304_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~303_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][7]~q ))) # (!\SRAM|DataToSRAM~303_combout  & (\tiledRasterizer|shader|cBufferTile0[4][6][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~303_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][6][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][7]~q ),
	.datad(\SRAM|DataToSRAM~303_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~304_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~304 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~305 (
// Equation(s):
// \SRAM|DataToSRAM~305_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~302_combout  & ((\SRAM|DataToSRAM~304_combout ))) # (!\SRAM|DataToSRAM~302_combout  & (\SRAM|DataToSRAM~297_combout )))) # (!\SRAM|tilePointerY [1] & 
// (\SRAM|DataToSRAM~302_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~302_combout ),
	.datac(\SRAM|DataToSRAM~297_combout ),
	.datad(\SRAM|DataToSRAM~304_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~305_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~305 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~288 (
// Equation(s):
// \SRAM|DataToSRAM~288_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[3][4][7]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[1][4][7]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~288_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~288 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~289 (
// Equation(s):
// \SRAM|DataToSRAM~289_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~288_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][4][7]~q ))) # (!\SRAM|DataToSRAM~288_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~288_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][4][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][4][7]~q ),
	.datad(\SRAM|DataToSRAM~288_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~289_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~289 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~290 (
// Equation(s):
// \SRAM|DataToSRAM~290_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][0][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][0][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~290_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~290 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~291 (
// Equation(s):
// \SRAM|DataToSRAM~291_combout  = (\SRAM|DataToSRAM~290_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][0][7]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~290_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][0][7]~q ))))

	.dataa(\SRAM|DataToSRAM~290_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~291_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~291 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~292 (
// Equation(s):
// \SRAM|DataToSRAM~292_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~289_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~291_combout  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~289_combout ),
	.datab(\SRAM|DataToSRAM~291_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~292_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~292 .lut_mask = 16'hF0AC;
defparam \SRAM|DataToSRAM~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~293 (
// Equation(s):
// \SRAM|DataToSRAM~293_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[3][6][7]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[1][6][7]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][6][7]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][7]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~293_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~293 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~294 (
// Equation(s):
// \SRAM|DataToSRAM~294_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~293_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][7]~q ))) # (!\SRAM|DataToSRAM~293_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~293_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][6][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][7]~q ),
	.datad(\SRAM|DataToSRAM~293_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~294_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~294 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][7]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][7]~feeder_combout  = \tiledRasterizer|shader|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~286 (
// Equation(s):
// \SRAM|DataToSRAM~286_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][2][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][2][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][2][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][2][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~286_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~286 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~287 (
// Equation(s):
// \SRAM|DataToSRAM~287_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~286_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][7]~q ))) # (!\SRAM|DataToSRAM~286_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][7]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~286_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][2][7]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][7]~q ),
	.datad(\SRAM|DataToSRAM~286_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~287_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~287 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~295 (
// Equation(s):
// \SRAM|DataToSRAM~295_combout  = (\SRAM|DataToSRAM~292_combout  & ((\SRAM|DataToSRAM~294_combout ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~292_combout  & (((\SRAM|DataToSRAM~287_combout  & \SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~292_combout ),
	.datab(\SRAM|DataToSRAM~294_combout ),
	.datac(\SRAM|DataToSRAM~287_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~295_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~295 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~306 (
// Equation(s):
// \SRAM|DataToSRAM~306_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~295_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~305_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~305_combout ),
	.datad(\SRAM|DataToSRAM~295_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~306_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~306 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~317 (
// Equation(s):
// \SRAM|DataToSRAM~317_combout  = (\SRAM|DataToSRAM~306_combout  & (((\SRAM|DataToSRAM~316_combout ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~306_combout  & (\SRAM|DataToSRAM~285_combout  & ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~285_combout ),
	.datab(\SRAM|DataToSRAM~316_combout ),
	.datac(\SRAM|DataToSRAM~306_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~317_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~317 .lut_mask = 16'hCAF0;
defparam \SRAM|DataToSRAM~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~488 (
// Equation(s):
// \SRAM|DataToSRAM~488_combout  = (\SRAM|DataToSRAM~317_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|DataToSRAM~317_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~488_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~488 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \SRAM|DataToSRAM[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[7] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~14 (
// Equation(s):
// \tiledRasterizer|shader|Add0~14_combout  = (\tiledRasterizer|shader|x [8] & ((\tiledRasterizer|shader|x [7] & (\tiledRasterizer|shader|Add0~13  & VCC)) # (!\tiledRasterizer|shader|x [7] & (!\tiledRasterizer|shader|Add0~13 )))) # 
// (!\tiledRasterizer|shader|x [8] & ((\tiledRasterizer|shader|x [7] & (!\tiledRasterizer|shader|Add0~13 )) # (!\tiledRasterizer|shader|x [7] & ((\tiledRasterizer|shader|Add0~13 ) # (GND)))))
// \tiledRasterizer|shader|Add0~15  = CARRY((\tiledRasterizer|shader|x [8] & (!\tiledRasterizer|shader|x [7] & !\tiledRasterizer|shader|Add0~13 )) # (!\tiledRasterizer|shader|x [8] & ((!\tiledRasterizer|shader|Add0~13 ) # (!\tiledRasterizer|shader|x [7]))))

	.dataa(\tiledRasterizer|shader|x [8]),
	.datab(\tiledRasterizer|shader|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~13 ),
	.combout(\tiledRasterizer|shader|Add0~14_combout ),
	.cout(\tiledRasterizer|shader|Add0~15 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~14 .lut_mask = 16'h9617;
defparam \tiledRasterizer|shader|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~325 (
// Equation(s):
// \SRAM|DataToSRAM~325_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[3][5][8]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[3][1][8]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~325_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~325 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~326 (
// Equation(s):
// \SRAM|DataToSRAM~326_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~325_combout  & (\tiledRasterizer|shader|cBufferTile0[3][7][8]~q )) # (!\SRAM|DataToSRAM~325_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][3][8]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~325_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~325_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~326_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~326 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~320 (
// Equation(s):
// \SRAM|DataToSRAM~320_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[2][5][8]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[2][1][8]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~320_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~320 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~321 (
// Equation(s):
// \SRAM|DataToSRAM~321_combout  = (\SRAM|DataToSRAM~320_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][8]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~320_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][3][8]~q ))))

	.dataa(\SRAM|DataToSRAM~320_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~321_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~321 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~322 (
// Equation(s):
// \SRAM|DataToSRAM~322_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][8]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[2][0][8]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~322_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~322 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~323 (
// Equation(s):
// \SRAM|DataToSRAM~323_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~322_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][6][8]~q ))) # (!\SRAM|DataToSRAM~322_combout  & (\tiledRasterizer|shader|cBufferTile0[2][4][8]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~322_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][4][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][8]~q ),
	.datad(\SRAM|DataToSRAM~322_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~323_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~323 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~324 (
// Equation(s):
// \SRAM|DataToSRAM~324_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\SRAM|DataToSRAM~321_combout )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~323_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~321_combout ),
	.datad(\SRAM|DataToSRAM~323_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~324_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~324 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~318 (
// Equation(s):
// \SRAM|DataToSRAM~318_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[3][2][8]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[3][0][8]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~318_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~318 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~319 (
// Equation(s):
// \SRAM|DataToSRAM~319_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~318_combout  & (\tiledRasterizer|shader|cBufferTile0[3][6][8]~q )) # (!\SRAM|DataToSRAM~318_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][4][8]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~318_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][6][8]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][8]~q ),
	.datad(\SRAM|DataToSRAM~318_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~319_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~319 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~327 (
// Equation(s):
// \SRAM|DataToSRAM~327_combout  = (\SRAM|DataToSRAM~324_combout  & ((\SRAM|DataToSRAM~326_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~324_combout  & (((\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~319_combout ))))

	.dataa(\SRAM|DataToSRAM~326_combout ),
	.datab(\SRAM|DataToSRAM~324_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~319_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~327_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~327 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~349 (
// Equation(s):
// \SRAM|DataToSRAM~349_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[6][5][8]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[6][4][8]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][5][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][8]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~349_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~349 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~350 (
// Equation(s):
// \SRAM|DataToSRAM~350_combout  = (\SRAM|DataToSRAM~349_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][8]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~349_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][4][8]~q ))))

	.dataa(\SRAM|DataToSRAM~349_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][5][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~350_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~350 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~356 (
// Equation(s):
// \SRAM|DataToSRAM~356_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[6][7][8]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][6][8]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~356_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~356 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~357 (
// Equation(s):
// \SRAM|DataToSRAM~357_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~356_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][8]~q )) # (!\SRAM|DataToSRAM~356_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][8]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~356_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][7][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][8]~q ),
	.datad(\SRAM|DataToSRAM~356_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~357_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~357 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~353 (
// Equation(s):
// \SRAM|DataToSRAM~353_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[7][0][8]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[6][0][8]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][0][8]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][8]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~353_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~353 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~354 (
// Equation(s):
// \SRAM|DataToSRAM~354_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~353_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][8]~q )) # (!\SRAM|DataToSRAM~353_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][8]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~353_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~353_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][1][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~354_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~354 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~351 (
// Equation(s):
// \SRAM|DataToSRAM~351_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[7][2][8]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][2][8]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~351_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~351 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~352 (
// Equation(s):
// \SRAM|DataToSRAM~352_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~351_combout  & (\tiledRasterizer|shader|cBufferTile0[7][3][8]~q )) # (!\SRAM|DataToSRAM~351_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][8]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~351_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~351_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~352_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~352 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~355 (
// Equation(s):
// \SRAM|DataToSRAM~355_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~352_combout ) # (\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~354_combout  & ((!\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~354_combout ),
	.datab(\SRAM|DataToSRAM~352_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~355_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~355 .lut_mask = 16'hF0CA;
defparam \SRAM|DataToSRAM~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~358 (
// Equation(s):
// \SRAM|DataToSRAM~358_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~355_combout  & ((\SRAM|DataToSRAM~357_combout ))) # (!\SRAM|DataToSRAM~355_combout  & (\SRAM|DataToSRAM~350_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~355_combout ))))

	.dataa(\SRAM|DataToSRAM~350_combout ),
	.datab(\SRAM|DataToSRAM~357_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~355_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~358_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~358 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][3][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~345 (
// Equation(s):
// \SRAM|DataToSRAM~345_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[1][5][8]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][1][8]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][5][8]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~345_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~345 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~346 (
// Equation(s):
// \SRAM|DataToSRAM~346_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~345_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][8]~q ))) # (!\SRAM|DataToSRAM~345_combout  & (\tiledRasterizer|shader|cBufferTile0[1][3][8]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~345_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][3][8]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][8]~q ),
	.datad(\SRAM|DataToSRAM~345_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~346_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~346 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~340 (
// Equation(s):
// \SRAM|DataToSRAM~340_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[0][5][8]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][8]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][5][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~340_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~340 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~341 (
// Equation(s):
// \SRAM|DataToSRAM~341_combout  = (\SRAM|DataToSRAM~340_combout  & (((\tiledRasterizer|shader|cBufferTile0[0][7][8]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~340_combout  & (\tiledRasterizer|shader|cBufferTile0[0][3][8]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~340_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~341_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~341 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~342 (
// Equation(s):
// \SRAM|DataToSRAM~342_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[0][2][8]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][8]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~342_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~342 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][4][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~343 (
// Equation(s):
// \SRAM|DataToSRAM~343_combout  = (\SRAM|DataToSRAM~342_combout  & (((\tiledRasterizer|shader|cBufferTile0[0][6][8]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~342_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][4][8]~q ))))

	.dataa(\SRAM|DataToSRAM~342_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~343_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~343 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~344 (
// Equation(s):
// \SRAM|DataToSRAM~344_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~341_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~343_combout )))))

	.dataa(\SRAM|DataToSRAM~341_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~343_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~344_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~344 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~338 (
// Equation(s):
// \SRAM|DataToSRAM~338_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][2][8]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][0][8]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~338_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~338 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~339 (
// Equation(s):
// \SRAM|DataToSRAM~339_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~338_combout  & (\tiledRasterizer|shader|cBufferTile0[1][6][8]~q )) # (!\SRAM|DataToSRAM~338_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][4][8]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~338_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~338_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~339_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~339 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~347 (
// Equation(s):
// \SRAM|DataToSRAM~347_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~344_combout  & (\SRAM|DataToSRAM~346_combout )) # (!\SRAM|DataToSRAM~344_combout  & ((\SRAM|DataToSRAM~339_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~344_combout ))))

	.dataa(\SRAM|DataToSRAM~346_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~344_combout ),
	.datad(\SRAM|DataToSRAM~339_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~347_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~347 .lut_mask = 16'hBCB0;
defparam \SRAM|DataToSRAM~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~332 (
// Equation(s):
// \SRAM|DataToSRAM~332_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[4][2][8]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][0][8]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~332_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~332 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~333 (
// Equation(s):
// \SRAM|DataToSRAM~333_combout  = (\SRAM|DataToSRAM~332_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][6][8]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~332_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][8]~q ))))

	.dataa(\SRAM|DataToSRAM~332_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~333_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~333 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~330 (
// Equation(s):
// \SRAM|DataToSRAM~330_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[5][2][8]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][0][8]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][2][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~330_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~330 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~331 (
// Equation(s):
// \SRAM|DataToSRAM~331_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~330_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][8]~q )) # (!\SRAM|DataToSRAM~330_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][4][8]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~330_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~330_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~331_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~331 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~334 (
// Equation(s):
// \SRAM|DataToSRAM~334_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~331_combout )))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~333_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~333_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~331_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~334_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~334 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~14_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~328 (
// Equation(s):
// \SRAM|DataToSRAM~328_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][5][8]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[4][1][8]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~328_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~328 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~329 (
// Equation(s):
// \SRAM|DataToSRAM~329_combout  = (\SRAM|DataToSRAM~328_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][7][8]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~328_combout  & (\tiledRasterizer|shader|cBufferTile0[4][3][8]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][3][8]~q ),
	.datab(\SRAM|DataToSRAM~328_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~329_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~329 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~335 (
// Equation(s):
// \SRAM|DataToSRAM~335_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[5][5][8]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[5][1][8]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~335_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~335 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][8]~feeder_combout  = \tiledRasterizer|shader|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][8]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~336 (
// Equation(s):
// \SRAM|DataToSRAM~336_combout  = (\SRAM|DataToSRAM~335_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][8]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~335_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][3][8]~q ))))

	.dataa(\SRAM|DataToSRAM~335_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~336_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~336 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~337 (
// Equation(s):
// \SRAM|DataToSRAM~337_combout  = (\SRAM|DataToSRAM~334_combout  & (((\SRAM|DataToSRAM~336_combout ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~334_combout  & (\SRAM|DataToSRAM~329_combout  & ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~334_combout ),
	.datab(\SRAM|DataToSRAM~329_combout ),
	.datac(\SRAM|DataToSRAM~336_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~337_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~337 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~348 (
// Equation(s):
// \SRAM|DataToSRAM~348_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~337_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~347_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~347_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~337_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~348_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~348 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~359 (
// Equation(s):
// \SRAM|DataToSRAM~359_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~348_combout  & ((\SRAM|DataToSRAM~358_combout ))) # (!\SRAM|DataToSRAM~348_combout  & (\SRAM|DataToSRAM~327_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~348_combout ))))

	.dataa(\SRAM|DataToSRAM~327_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~358_combout ),
	.datad(\SRAM|DataToSRAM~348_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~359_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~359 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~489 (
// Equation(s):
// \SRAM|DataToSRAM~489_combout  = (\SRAM|DataToSRAM~359_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|DataToSRAM~359_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~489_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~489 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \SRAM|DataToSRAM[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[8] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~16 (
// Equation(s):
// \tiledRasterizer|shader|Add0~16_combout  = ((\tiledRasterizer|shader|x [9] $ (\tiledRasterizer|shader|x [8] $ (!\tiledRasterizer|shader|Add0~15 )))) # (GND)
// \tiledRasterizer|shader|Add0~17  = CARRY((\tiledRasterizer|shader|x [9] & ((\tiledRasterizer|shader|x [8]) # (!\tiledRasterizer|shader|Add0~15 ))) # (!\tiledRasterizer|shader|x [9] & (\tiledRasterizer|shader|x [8] & !\tiledRasterizer|shader|Add0~15 )))

	.dataa(\tiledRasterizer|shader|x [9]),
	.datab(\tiledRasterizer|shader|x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~15 ),
	.combout(\tiledRasterizer|shader|Add0~16_combout ),
	.cout(\tiledRasterizer|shader|Add0~17 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~16 .lut_mask = 16'h698E;
defparam \tiledRasterizer|shader|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~360 (
// Equation(s):
// \SRAM|DataToSRAM~360_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[3][4][9]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][9]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~360_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~360 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~361 (
// Equation(s):
// \SRAM|DataToSRAM~361_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~360_combout  & (\tiledRasterizer|shader|cBufferTile0[3][5][9]~q )) # (!\SRAM|DataToSRAM~360_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][5][9]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~360_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][5][9]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][5][9]~q ),
	.datad(\SRAM|DataToSRAM~360_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~361_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~361 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~364 (
// Equation(s):
// \SRAM|DataToSRAM~364_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][4][9]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][4][9]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][4][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~364_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~364 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~365 (
// Equation(s):
// \SRAM|DataToSRAM~365_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~364_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][5][9]~q ))) # (!\SRAM|DataToSRAM~364_combout  & (\tiledRasterizer|shader|cBufferTile0[0][5][9]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~364_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][5][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][9]~q ),
	.datad(\SRAM|DataToSRAM~364_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~365_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~365 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~362 (
// Equation(s):
// \SRAM|DataToSRAM~362_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[4][5][9]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][4][9]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~362_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~362 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~363 (
// Equation(s):
// \SRAM|DataToSRAM~363_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~362_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][5][9]~q ))) # (!\SRAM|DataToSRAM~362_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~362_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][9]~q ),
	.datad(\SRAM|DataToSRAM~362_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~363_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~363 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~366 (
// Equation(s):
// \SRAM|DataToSRAM~366_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\SRAM|DataToSRAM~363_combout )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~365_combout )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~365_combout ),
	.datad(\SRAM|DataToSRAM~363_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~366_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~366 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~367 (
// Equation(s):
// \SRAM|DataToSRAM~367_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][9]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[6][4][9]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~367_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~367 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~368 (
// Equation(s):
// \SRAM|DataToSRAM~368_combout  = (\SRAM|DataToSRAM~367_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][9]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~367_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][4][9]~q ))))

	.dataa(\SRAM|DataToSRAM~367_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][5][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~368_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~368 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~369 (
// Equation(s):
// \SRAM|DataToSRAM~369_combout  = (\SRAM|DataToSRAM~366_combout  & (((\SRAM|DataToSRAM~368_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~366_combout  & (\SRAM|DataToSRAM~361_combout  & ((\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~361_combout ),
	.datab(\SRAM|DataToSRAM~366_combout ),
	.datac(\SRAM|DataToSRAM~368_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~369_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~369 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~398 (
// Equation(s):
// \SRAM|DataToSRAM~398_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[7][6][9]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[6][6][9]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~398_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~398 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~399 (
// Equation(s):
// \SRAM|DataToSRAM~399_combout  = (\SRAM|DataToSRAM~398_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][9]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~398_combout  & (\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[6][7][9]~q )))

	.dataa(\SRAM|DataToSRAM~398_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][7][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~399_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~399 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][6][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][6][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~395 (
// Equation(s):
// \SRAM|DataToSRAM~395_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][7][9]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[0][6][9]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~395_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~395 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~396 (
// Equation(s):
// \SRAM|DataToSRAM~396_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~395_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][9]~q ))) # (!\SRAM|DataToSRAM~395_combout  & (\tiledRasterizer|shader|cBufferTile0[1][6][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~395_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][6][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][9]~q ),
	.datad(\SRAM|DataToSRAM~395_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~396_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~396 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~393 (
// Equation(s):
// \SRAM|DataToSRAM~393_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][7][9]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][6][9]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][7][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][9]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~393_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~393 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~394 (
// Equation(s):
// \SRAM|DataToSRAM~394_combout  = (\SRAM|DataToSRAM~393_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][7][9]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~393_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][6][9]~q ))))

	.dataa(\SRAM|DataToSRAM~393_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~394_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~394 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~397 (
// Equation(s):
// \SRAM|DataToSRAM~397_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~394_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~396_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~396_combout ),
	.datad(\SRAM|DataToSRAM~394_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~397_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~397 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~391 (
// Equation(s):
// \SRAM|DataToSRAM~391_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[5][6][9]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[4][6][9]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][6][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~391_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~391 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~392 (
// Equation(s):
// \SRAM|DataToSRAM~392_combout  = (\SRAM|DataToSRAM~391_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][9]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~391_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][7][9]~q ))))

	.dataa(\SRAM|DataToSRAM~391_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][7][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~392_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~392 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~400 (
// Equation(s):
// \SRAM|DataToSRAM~400_combout  = (\SRAM|DataToSRAM~397_combout  & ((\SRAM|DataToSRAM~399_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~397_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~392_combout ))))

	.dataa(\SRAM|DataToSRAM~399_combout ),
	.datab(\SRAM|DataToSRAM~397_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~392_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~400_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~400 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~382 (
// Equation(s):
// \SRAM|DataToSRAM~382_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[3][0][9]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[2][0][9]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][0][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][9]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~382_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~382 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~383 (
// Equation(s):
// \SRAM|DataToSRAM~383_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~382_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][1][9]~q ))) # (!\SRAM|DataToSRAM~382_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][9]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~382_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][1][9]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][9]~q ),
	.datad(\SRAM|DataToSRAM~382_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~383_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~383 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~384 (
// Equation(s):
// \SRAM|DataToSRAM~384_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][0][9]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][9]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][0][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~384_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~384 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~385 (
// Equation(s):
// \SRAM|DataToSRAM~385_combout  = (\SRAM|DataToSRAM~384_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][1][9]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~384_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][9]~q ))))

	.dataa(\SRAM|DataToSRAM~384_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~385_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~385 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~386 (
// Equation(s):
// \SRAM|DataToSRAM~386_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~383_combout ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & (((!\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~385_combout ))))

	.dataa(\SRAM|DataToSRAM~383_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~385_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~386_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~386 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~380 (
// Equation(s):
// \SRAM|DataToSRAM~380_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[4][1][9]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[4][0][9]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][1][9]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~380_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~380 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~381 (
// Equation(s):
// \SRAM|DataToSRAM~381_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~380_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][1][9]~q ))) # (!\SRAM|DataToSRAM~380_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~380_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][0][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][9]~q ),
	.datad(\SRAM|DataToSRAM~380_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~381_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~381 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~387 (
// Equation(s):
// \SRAM|DataToSRAM~387_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[6][1][9]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[6][0][9]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][1][9]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~387_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~387 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~388 (
// Equation(s):
// \SRAM|DataToSRAM~388_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~387_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][9]~q )) # (!\SRAM|DataToSRAM~387_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][9]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~387_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~387_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][0][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~388_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~388 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~389 (
// Equation(s):
// \SRAM|DataToSRAM~389_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~386_combout  & ((\SRAM|DataToSRAM~388_combout ))) # (!\SRAM|DataToSRAM~386_combout  & (\SRAM|DataToSRAM~381_combout )))) # (!\SRAM|tilePointerX [2] & 
// (\SRAM|DataToSRAM~386_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~386_combout ),
	.datac(\SRAM|DataToSRAM~381_combout ),
	.datad(\SRAM|DataToSRAM~388_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~389_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~389 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~377 (
// Equation(s):
// \SRAM|DataToSRAM~377_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[5][3][9]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[1][3][9]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][3][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][9]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~377_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~377 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~378 (
// Equation(s):
// \SRAM|DataToSRAM~378_combout  = (\SRAM|DataToSRAM~377_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][3][9]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~377_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][3][9]~q ))))

	.dataa(\SRAM|DataToSRAM~377_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~378_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~378 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~370 (
// Equation(s):
// \SRAM|DataToSRAM~370_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][3][9]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][3][9]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~370_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~370 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~371 (
// Equation(s):
// \SRAM|DataToSRAM~371_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~370_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][9]~q ))) # (!\SRAM|DataToSRAM~370_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][9]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~370_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][3][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][9]~q ),
	.datad(\SRAM|DataToSRAM~370_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~371_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~371 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~372 (
// Equation(s):
// \SRAM|DataToSRAM~372_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[3][2][9]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[1][2][9]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][2][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][2][9]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~372_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~372 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~373 (
// Equation(s):
// \SRAM|DataToSRAM~373_combout  = (\SRAM|DataToSRAM~372_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][2][9]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~372_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][9]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~372_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][2][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][9]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~373_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~373 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][9]~feeder_combout  = \tiledRasterizer|shader|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][9]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~374 (
// Equation(s):
// \SRAM|DataToSRAM~374_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][2][9]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[0][2][9]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~374_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~374 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~375 (
// Equation(s):
// \SRAM|DataToSRAM~375_combout  = (\SRAM|DataToSRAM~374_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][2][9]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~374_combout  & (\tiledRasterizer|shader|cBufferTile0[4][2][9]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][2][9]~q ),
	.datab(\SRAM|DataToSRAM~374_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][9]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~375_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~375 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~376 (
// Equation(s):
// \SRAM|DataToSRAM~376_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\SRAM|DataToSRAM~373_combout )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~375_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~373_combout ),
	.datad(\SRAM|DataToSRAM~375_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~376_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~376 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~379 (
// Equation(s):
// \SRAM|DataToSRAM~379_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~376_combout  & (\SRAM|DataToSRAM~378_combout )) # (!\SRAM|DataToSRAM~376_combout  & ((\SRAM|DataToSRAM~371_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~376_combout ))))

	.dataa(\SRAM|DataToSRAM~378_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~371_combout ),
	.datad(\SRAM|DataToSRAM~376_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~379_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~379 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~390 (
// Equation(s):
// \SRAM|DataToSRAM~390_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\SRAM|DataToSRAM~379_combout )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~389_combout )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~389_combout ),
	.datad(\SRAM|DataToSRAM~379_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~390_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~390 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~401 (
// Equation(s):
// \SRAM|DataToSRAM~401_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~390_combout  & ((\SRAM|DataToSRAM~400_combout ))) # (!\SRAM|DataToSRAM~390_combout  & (\SRAM|DataToSRAM~369_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~390_combout ))))

	.dataa(\SRAM|DataToSRAM~369_combout ),
	.datab(\SRAM|DataToSRAM~400_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~390_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~401_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~401 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~490 (
// Equation(s):
// \SRAM|DataToSRAM~490_combout  = (\SRAM|DataToSRAM~401_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|DataToSRAM~401_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~490_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~490 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \SRAM|DataToSRAM[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[9] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~18 (
// Equation(s):
// \tiledRasterizer|shader|Add0~18_combout  = (\tiledRasterizer|shader|x [9] & ((\tiledRasterizer|shader|x [10] & (\tiledRasterizer|shader|Add0~17  & VCC)) # (!\tiledRasterizer|shader|x [10] & (!\tiledRasterizer|shader|Add0~17 )))) # 
// (!\tiledRasterizer|shader|x [9] & ((\tiledRasterizer|shader|x [10] & (!\tiledRasterizer|shader|Add0~17 )) # (!\tiledRasterizer|shader|x [10] & ((\tiledRasterizer|shader|Add0~17 ) # (GND)))))
// \tiledRasterizer|shader|Add0~19  = CARRY((\tiledRasterizer|shader|x [9] & (!\tiledRasterizer|shader|x [10] & !\tiledRasterizer|shader|Add0~17 )) # (!\tiledRasterizer|shader|x [9] & ((!\tiledRasterizer|shader|Add0~17 ) # (!\tiledRasterizer|shader|x 
// [10]))))

	.dataa(\tiledRasterizer|shader|x [9]),
	.datab(\tiledRasterizer|shader|x [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~17 ),
	.combout(\tiledRasterizer|shader|Add0~18_combout ),
	.cout(\tiledRasterizer|shader|Add0~19 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~18 .lut_mask = 16'h9617;
defparam \tiledRasterizer|shader|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~440 (
// Equation(s):
// \SRAM|DataToSRAM~440_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][5][10]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[7][1][10]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][5][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][10]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~440_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~440 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~441 (
// Equation(s):
// \SRAM|DataToSRAM~441_combout  = (\SRAM|DataToSRAM~440_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][10]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~440_combout  & (\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[7][3][10]~q )))

	.dataa(\SRAM|DataToSRAM~440_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][7][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~441_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~441 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~433 (
// Equation(s):
// \SRAM|DataToSRAM~433_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[3][3][10]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[3][1][10]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~433_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~433 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~434 (
// Equation(s):
// \SRAM|DataToSRAM~434_combout  = (\SRAM|DataToSRAM~433_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][7][10]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~433_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][5][10]~q ))))

	.dataa(\SRAM|DataToSRAM~433_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~434_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~434 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~435 (
// Equation(s):
// \SRAM|DataToSRAM~435_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[5][5][10]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[5][1][10]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~435_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~435 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~436 (
// Equation(s):
// \SRAM|DataToSRAM~436_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~435_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][10]~q ))) # (!\SRAM|DataToSRAM~435_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][10]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~435_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][3][10]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][10]~q ),
	.datad(\SRAM|DataToSRAM~435_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~436_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~436 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][3][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][3][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~437 (
// Equation(s):
// \SRAM|DataToSRAM~437_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][3][10]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[1][1][10]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][3][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][10]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~437_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~437 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~438 (
// Equation(s):
// \SRAM|DataToSRAM~438_combout  = (\SRAM|DataToSRAM~437_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][7][10]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~437_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][5][10]~q ))))

	.dataa(\SRAM|DataToSRAM~437_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~438_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~438 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~439 (
// Equation(s):
// \SRAM|DataToSRAM~439_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~436_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~438_combout ))))

	.dataa(\SRAM|DataToSRAM~436_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~438_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~439_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~439 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~442 (
// Equation(s):
// \SRAM|DataToSRAM~442_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~439_combout  & (\SRAM|DataToSRAM~441_combout )) # (!\SRAM|DataToSRAM~439_combout  & ((\SRAM|DataToSRAM~434_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~439_combout ))))

	.dataa(\SRAM|DataToSRAM~441_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~434_combout ),
	.datad(\SRAM|DataToSRAM~439_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~442_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~442 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~412 (
// Equation(s):
// \SRAM|DataToSRAM~412_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[5][2][10]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][2][10]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][10]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][2][10]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~412_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~412 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~413 (
// Equation(s):
// \SRAM|DataToSRAM~413_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~412_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][10]~q ))) # (!\SRAM|DataToSRAM~412_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][10]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~412_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][2][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][10]~q ),
	.datad(\SRAM|DataToSRAM~412_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~413_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~413 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~419 (
// Equation(s):
// \SRAM|DataToSRAM~419_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[3][6][10]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][6][10]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][6][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][10]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~419_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~419 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~420 (
// Equation(s):
// \SRAM|DataToSRAM~420_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~419_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][10]~q ))) # (!\SRAM|DataToSRAM~419_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~419_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][10]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][10]~q ),
	.datad(\SRAM|DataToSRAM~419_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~420_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~420 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~414 (
// Equation(s):
// \SRAM|DataToSRAM~414_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[3][4][10]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][4][10]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][10]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][10]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~414_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~414 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~415 (
// Equation(s):
// \SRAM|DataToSRAM~415_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~414_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][4][10]~q ))) # (!\SRAM|DataToSRAM~414_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~414_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][4][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][4][10]~q ),
	.datad(\SRAM|DataToSRAM~414_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~415_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~415 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~416 (
// Equation(s):
// \SRAM|DataToSRAM~416_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[5][0][10]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][0][10]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][0][10]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][10]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~416_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~416 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~417 (
// Equation(s):
// \SRAM|DataToSRAM~417_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~416_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][10]~q ))) # (!\SRAM|DataToSRAM~416_combout  & (\tiledRasterizer|shader|cBufferTile0[3][0][10]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~416_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][0][10]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][10]~q ),
	.datad(\SRAM|DataToSRAM~416_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~417_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~417 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~418 (
// Equation(s):
// \SRAM|DataToSRAM~418_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~415_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~417_combout )))))

	.dataa(\SRAM|DataToSRAM~415_combout ),
	.datab(\SRAM|DataToSRAM~417_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~418_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~418 .lut_mask = 16'hFA0C;
defparam \SRAM|DataToSRAM~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~421 (
// Equation(s):
// \SRAM|DataToSRAM~421_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~418_combout  & ((\SRAM|DataToSRAM~420_combout ))) # (!\SRAM|DataToSRAM~418_combout  & (\SRAM|DataToSRAM~413_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~418_combout ))))

	.dataa(\SRAM|DataToSRAM~413_combout ),
	.datab(\SRAM|DataToSRAM~420_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~418_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~421_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~421 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~422 (
// Equation(s):
// \SRAM|DataToSRAM~422_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][2][10]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][10]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][2][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~422_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~422 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~423 (
// Equation(s):
// \SRAM|DataToSRAM~423_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~422_combout  & (\tiledRasterizer|shader|cBufferTile0[6][2][10]~q )) # (!\SRAM|DataToSRAM~422_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][2][10]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~422_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~422_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~423_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~423 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~426 (
// Equation(s):
// \SRAM|DataToSRAM~426_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[4][0][10]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][10]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][0][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][10]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~426_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~426 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][0][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][0][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~427 (
// Equation(s):
// \SRAM|DataToSRAM~427_combout  = (\SRAM|DataToSRAM~426_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][0][10]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~426_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][0][10]~q ))))

	.dataa(\SRAM|DataToSRAM~426_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][0][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~427_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~427 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~424 (
// Equation(s):
// \SRAM|DataToSRAM~424_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[2][4][10]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][4][10]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][4][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][10]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~424_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~424 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~425 (
// Equation(s):
// \SRAM|DataToSRAM~425_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~424_combout  & (\tiledRasterizer|shader|cBufferTile0[6][4][10]~q )) # (!\SRAM|DataToSRAM~424_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][4][10]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~424_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~424_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~425_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~425 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~428 (
// Equation(s):
// \SRAM|DataToSRAM~428_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~425_combout ))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~427_combout ))))

	.dataa(\SRAM|DataToSRAM~427_combout ),
	.datab(\SRAM|DataToSRAM~425_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~428_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~428 .lut_mask = 16'hFC0A;
defparam \SRAM|DataToSRAM~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][6][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~429 (
// Equation(s):
// \SRAM|DataToSRAM~429_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][6][10]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][6][10]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][6][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~429_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~429 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~430 (
// Equation(s):
// \SRAM|DataToSRAM~430_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~429_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][10]~q ))) # (!\SRAM|DataToSRAM~429_combout  & (\tiledRasterizer|shader|cBufferTile0[4][6][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~429_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][6][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][10]~q ),
	.datad(\SRAM|DataToSRAM~429_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~430_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~430 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~431 (
// Equation(s):
// \SRAM|DataToSRAM~431_combout  = (\SRAM|DataToSRAM~428_combout  & (((\SRAM|DataToSRAM~430_combout ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~428_combout  & (\SRAM|DataToSRAM~423_combout  & (\SRAM|tilePointerY [1])))

	.dataa(\SRAM|DataToSRAM~423_combout ),
	.datab(\SRAM|DataToSRAM~428_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~430_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~431_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~431 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~432 (
// Equation(s):
// \SRAM|DataToSRAM~432_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~421_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~431_combout  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~421_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~431_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~432_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~432 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~409 (
// Equation(s):
// \SRAM|DataToSRAM~409_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][7][10]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[0][7][10]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][7][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~409_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~409 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~410 (
// Equation(s):
// \SRAM|DataToSRAM~410_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~409_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][10]~q ))) # (!\SRAM|DataToSRAM~409_combout  & (\tiledRasterizer|shader|cBufferTile0[4][7][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~409_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][7][10]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][10]~q ),
	.datad(\SRAM|DataToSRAM~409_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~410_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~410 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~406 (
// Equation(s):
// \SRAM|DataToSRAM~406_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][1][10]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][1][10]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][1][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~406_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~406 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~407 (
// Equation(s):
// \SRAM|DataToSRAM~407_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~406_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][10]~q ))) # (!\SRAM|DataToSRAM~406_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][10]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~406_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][10]~q ),
	.datad(\SRAM|DataToSRAM~406_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~407_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~407 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~404 (
// Equation(s):
// \SRAM|DataToSRAM~404_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][3][10]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][3][10]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][3][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~404_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~404 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~405 (
// Equation(s):
// \SRAM|DataToSRAM~405_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~404_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][10]~q ))) # (!\SRAM|DataToSRAM~404_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][10]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~404_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][3][10]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][10]~q ),
	.datad(\SRAM|DataToSRAM~404_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~405_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~405 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~408 (
// Equation(s):
// \SRAM|DataToSRAM~408_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~405_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~407_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~407_combout ),
	.datad(\SRAM|DataToSRAM~405_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~408_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~408 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][10]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout  = \tiledRasterizer|shader|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~402 (
// Equation(s):
// \SRAM|DataToSRAM~402_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][5][10]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[0][5][10]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][5][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][10]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~402_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~402 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~403 (
// Equation(s):
// \SRAM|DataToSRAM~403_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~402_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][10]~q )) # (!\SRAM|DataToSRAM~402_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][5][10]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~402_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][5][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][10]~q ),
	.datad(\SRAM|DataToSRAM~402_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~403_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~403 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~411 (
// Equation(s):
// \SRAM|DataToSRAM~411_combout  = (\SRAM|DataToSRAM~408_combout  & ((\SRAM|DataToSRAM~410_combout ) # ((!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~408_combout  & (((\SRAM|DataToSRAM~403_combout  & \SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~410_combout ),
	.datab(\SRAM|DataToSRAM~408_combout ),
	.datac(\SRAM|DataToSRAM~403_combout ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~411_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~411 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~443 (
// Equation(s):
// \SRAM|DataToSRAM~443_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~432_combout  & (\SRAM|DataToSRAM~442_combout )) # (!\SRAM|DataToSRAM~432_combout  & ((\SRAM|DataToSRAM~411_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~432_combout ))))

	.dataa(\SRAM|DataToSRAM~442_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~432_combout ),
	.datad(\SRAM|DataToSRAM~411_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~443_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~443 .lut_mask = 16'hBCB0;
defparam \SRAM|DataToSRAM~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~491 (
// Equation(s):
// \SRAM|DataToSRAM~491_combout  = (\SRAM|DataToSRAM~443_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|DataToSRAM~443_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~491_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~491 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N15
dffeas \SRAM|DataToSRAM[10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[10] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~20 (
// Equation(s):
// \tiledRasterizer|shader|Add0~20_combout  = (((!\tiledRasterizer|shader|Add0~19 ))) # (GND)
// \tiledRasterizer|shader|Add0~21  = CARRY(\tiledRasterizer|shader|x [10])

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~19 ),
	.combout(\tiledRasterizer|shader|Add0~20_combout ),
	.cout(\tiledRasterizer|shader|Add0~21 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~20 .lut_mask = 16'h0FCC;
defparam \tiledRasterizer|shader|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~451 (
// Equation(s):
// \SRAM|DataToSRAM~451_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][3][11]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][3][11]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~451_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~451 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~452 (
// Equation(s):
// \SRAM|DataToSRAM~452_combout  = (\SRAM|DataToSRAM~451_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][3][11]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~451_combout  & (\tiledRasterizer|shader|cBufferTile0[3][3][11]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~451_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][3][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][11]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~452_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~452 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~448 (
// Equation(s):
// \SRAM|DataToSRAM~448_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][11]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][2][11]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~448_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~448 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~449 (
// Equation(s):
// \SRAM|DataToSRAM~449_combout  = (\SRAM|DataToSRAM~448_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][2][11]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~448_combout  & (\tiledRasterizer|shader|cBufferTile0[4][2][11]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~448_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][2][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][2][11]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~449_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~449 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~446 (
// Equation(s):
// \SRAM|DataToSRAM~446_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[3][2][11]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][2][11]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][2][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][2][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~446_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~446 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~447 (
// Equation(s):
// \SRAM|DataToSRAM~447_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~446_combout  & (\tiledRasterizer|shader|cBufferTile0[7][2][11]~q )) # (!\SRAM|DataToSRAM~446_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][11]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~446_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~446_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][2][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~447_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~447 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~450 (
// Equation(s):
// \SRAM|DataToSRAM~450_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~447_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~449_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~449_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~447_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~450_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~450 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~444 (
// Equation(s):
// \SRAM|DataToSRAM~444_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][3][11]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][3][11]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~444_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~444 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~445 (
// Equation(s):
// \SRAM|DataToSRAM~445_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~444_combout  & (\tiledRasterizer|shader|cBufferTile0[6][3][11]~q )) # (!\SRAM|DataToSRAM~444_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][3][11]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~444_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][3][11]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][3][11]~q ),
	.datad(\SRAM|DataToSRAM~444_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~445_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~445 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~453 (
// Equation(s):
// \SRAM|DataToSRAM~453_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~450_combout  & (\SRAM|DataToSRAM~452_combout )) # (!\SRAM|DataToSRAM~450_combout  & ((\SRAM|DataToSRAM~445_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~450_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~452_combout ),
	.datac(\SRAM|DataToSRAM~450_combout ),
	.datad(\SRAM|DataToSRAM~445_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~453_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~453 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~482 (
// Equation(s):
// \SRAM|DataToSRAM~482_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[7][6][11]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[6][6][11]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~482_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~482 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~483 (
// Equation(s):
// \SRAM|DataToSRAM~483_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~482_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][11]~q )) # (!\SRAM|DataToSRAM~482_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][11]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~482_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][7][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][11]~q ),
	.datad(\SRAM|DataToSRAM~482_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~483_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~483 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~475 (
// Equation(s):
// \SRAM|DataToSRAM~475_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][6][11]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[4][6][11]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][11]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~475_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~475 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~476 (
// Equation(s):
// \SRAM|DataToSRAM~476_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~475_combout  & (\tiledRasterizer|shader|cBufferTile0[5][7][11]~q )) # (!\SRAM|DataToSRAM~475_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][7][11]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~475_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~475_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][7][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~476_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~476 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~477 (
// Equation(s):
// \SRAM|DataToSRAM~477_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][7][11]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][6][11]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][7][11]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~477_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~477 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~478 (
// Equation(s):
// \SRAM|DataToSRAM~478_combout  = (\SRAM|DataToSRAM~477_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][7][11]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~477_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][6][11]~q ))))

	.dataa(\SRAM|DataToSRAM~477_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~478_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~478 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][6][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][6][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~479 (
// Equation(s):
// \SRAM|DataToSRAM~479_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][7][11]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[0][6][11]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][11]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~479_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~479 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~480 (
// Equation(s):
// \SRAM|DataToSRAM~480_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~479_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][11]~q ))) # (!\SRAM|DataToSRAM~479_combout  & (\tiledRasterizer|shader|cBufferTile0[1][6][11]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~479_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][6][11]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][11]~q ),
	.datad(\SRAM|DataToSRAM~479_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~480_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~480 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~481 (
// Equation(s):
// \SRAM|DataToSRAM~481_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~478_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~480_combout )))))

	.dataa(\SRAM|DataToSRAM~478_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~480_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~481_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~481 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~484 (
// Equation(s):
// \SRAM|DataToSRAM~484_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~481_combout  & (\SRAM|DataToSRAM~483_combout )) # (!\SRAM|DataToSRAM~481_combout  & ((\SRAM|DataToSRAM~476_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~481_combout ))))

	.dataa(\SRAM|DataToSRAM~483_combout ),
	.datab(\SRAM|DataToSRAM~476_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~481_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~484_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~484 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~466 (
// Equation(s):
// \SRAM|DataToSRAM~466_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[3][0][11]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][0][11]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][0][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~466_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~466 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~467 (
// Equation(s):
// \SRAM|DataToSRAM~467_combout  = (\SRAM|DataToSRAM~466_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][1][11]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~466_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][11]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~466_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~467_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~467 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~468 (
// Equation(s):
// \SRAM|DataToSRAM~468_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[1][0][11]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[0][0][11]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][0][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~468_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~468 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~469 (
// Equation(s):
// \SRAM|DataToSRAM~469_combout  = (\SRAM|DataToSRAM~468_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][1][11]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~468_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][11]~q ))))

	.dataa(\SRAM|DataToSRAM~468_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~469_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~469 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~470 (
// Equation(s):
// \SRAM|DataToSRAM~470_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~467_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~469_combout )))))

	.dataa(\SRAM|DataToSRAM~467_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~469_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~470_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~470 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~471 (
// Equation(s):
// \SRAM|DataToSRAM~471_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[6][1][11]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[6][0][11]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][1][11]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][11]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~471_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~471 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~472 (
// Equation(s):
// \SRAM|DataToSRAM~472_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~471_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][11]~q )) # (!\SRAM|DataToSRAM~471_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][11]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~471_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~471_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][0][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~472_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~472 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~464 (
// Equation(s):
// \SRAM|DataToSRAM~464_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[4][1][11]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[4][0][11]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][1][11]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][11]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~464_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~464 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~465 (
// Equation(s):
// \SRAM|DataToSRAM~465_combout  = (\SRAM|DataToSRAM~464_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][1][11]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~464_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][11]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][0][11]~q ),
	.datab(\SRAM|DataToSRAM~464_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][11]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~465_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~465 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~473 (
// Equation(s):
// \SRAM|DataToSRAM~473_combout  = (\SRAM|DataToSRAM~470_combout  & ((\SRAM|DataToSRAM~472_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~470_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~465_combout ))))

	.dataa(\SRAM|DataToSRAM~470_combout ),
	.datab(\SRAM|DataToSRAM~472_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~465_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~473_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~473 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~461 (
// Equation(s):
// \SRAM|DataToSRAM~461_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][11]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[6][4][11]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~461_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~461 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~462 (
// Equation(s):
// \SRAM|DataToSRAM~462_combout  = (\SRAM|DataToSRAM~461_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][11]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~461_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][4][11]~q ))))

	.dataa(\SRAM|DataToSRAM~461_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][5][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~462_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~462 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~456 (
// Equation(s):
// \SRAM|DataToSRAM~456_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[4][5][11]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[4][4][11]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~456_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~456 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~457 (
// Equation(s):
// \SRAM|DataToSRAM~457_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~456_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][5][11]~q ))) # (!\SRAM|DataToSRAM~456_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][11]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~456_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][4][11]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][11]~q ),
	.datad(\SRAM|DataToSRAM~456_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~457_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~457 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~458 (
// Equation(s):
// \SRAM|DataToSRAM~458_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][4][11]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][4][11]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][4][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][11]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~458_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~458 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~459 (
// Equation(s):
// \SRAM|DataToSRAM~459_combout  = (\SRAM|DataToSRAM~458_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][5][11]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~458_combout  & (\tiledRasterizer|shader|cBufferTile0[0][5][11]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][5][11]~q ),
	.datab(\SRAM|DataToSRAM~458_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~459_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~459 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~460 (
// Equation(s):
// \SRAM|DataToSRAM~460_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~457_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~459_combout ))))

	.dataa(\SRAM|DataToSRAM~457_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~459_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~460_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~460 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~454 (
// Equation(s):
// \SRAM|DataToSRAM~454_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[3][4][11]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[2][4][11]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][11]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~454_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~454 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][11]~feeder_combout  = \tiledRasterizer|shader|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][11]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~455 (
// Equation(s):
// \SRAM|DataToSRAM~455_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~454_combout  & (\tiledRasterizer|shader|cBufferTile0[3][5][11]~q )) # (!\SRAM|DataToSRAM~454_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][5][11]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~454_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~454_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~455_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~455 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~463 (
// Equation(s):
// \SRAM|DataToSRAM~463_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~460_combout  & (\SRAM|DataToSRAM~462_combout )) # (!\SRAM|DataToSRAM~460_combout  & ((\SRAM|DataToSRAM~455_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~460_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~462_combout ),
	.datac(\SRAM|DataToSRAM~460_combout ),
	.datad(\SRAM|DataToSRAM~455_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~463_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~463 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~474 (
// Equation(s):
// \SRAM|DataToSRAM~474_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1]) # (\SRAM|DataToSRAM~463_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~473_combout  & (!\SRAM|tilePointerY [1])))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~473_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~463_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~474_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~474 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~485 (
// Equation(s):
// \SRAM|DataToSRAM~485_combout  = (\SRAM|DataToSRAM~474_combout  & (((\SRAM|DataToSRAM~484_combout ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~474_combout  & (\SRAM|DataToSRAM~453_combout  & ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~453_combout ),
	.datab(\SRAM|DataToSRAM~484_combout ),
	.datac(\SRAM|DataToSRAM~474_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~485_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~485 .lut_mask = 16'hCAF0;
defparam \SRAM|DataToSRAM~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~492 (
// Equation(s):
// \SRAM|DataToSRAM~492_combout  = (\SRAM|DataToSRAM~485_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|DataToSRAM~485_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~492_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~492 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \SRAM|DataToSRAM[11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~492_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[11] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~22 (
// Equation(s):
// \tiledRasterizer|shader|Add0~22_combout  = \tiledRasterizer|shader|Add0~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tiledRasterizer|shader|Add0~21 ),
	.combout(\tiledRasterizer|shader|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~22 .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][1][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][1][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][1][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][1][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \SRAM|Mux131~35 (
// Equation(s):
// \SRAM|Mux131~35_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][1][12]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][1][12]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][1][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~35_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~35 .lut_mask = 16'hBA98;
defparam \SRAM|Mux131~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \SRAM|Mux131~36 (
// Equation(s):
// \SRAM|Mux131~36_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|Mux131~35_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][12]~q ))) # (!\SRAM|Mux131~35_combout  & (\tiledRasterizer|shader|cBufferTile0[3][1][12]~q )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|Mux131~35_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][1][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][12]~q ),
	.datad(\SRAM|Mux131~35_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~36_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~36 .lut_mask = 16'hF588;
defparam \SRAM|Mux131~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \SRAM|Mux131~33 (
// Equation(s):
// \SRAM|Mux131~33_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[3][5][12]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][5][12]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~33_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~33 .lut_mask = 16'hDC98;
defparam \SRAM|Mux131~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \SRAM|Mux131~34 (
// Equation(s):
// \SRAM|Mux131~34_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|Mux131~33_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][12]~q ))) # (!\SRAM|Mux131~33_combout  & (\tiledRasterizer|shader|cBufferTile0[5][5][12]~q )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|Mux131~33_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][5][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][5][12]~q ),
	.datad(\SRAM|Mux131~33_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~34 .lut_mask = 16'hF588;
defparam \SRAM|Mux131~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \SRAM|Mux131~37 (
// Equation(s):
// \SRAM|Mux131~37_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\SRAM|Mux131~34_combout )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\SRAM|Mux131~36_combout )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|Mux131~36_combout ),
	.datad(\SRAM|Mux131~34_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~37_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~37 .lut_mask = 16'hBA98;
defparam \SRAM|Mux131~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \SRAM|Mux131~31 (
// Equation(s):
// \SRAM|Mux131~31_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][3][12]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[1][3][12]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~31_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~31 .lut_mask = 16'hBA98;
defparam \SRAM|Mux131~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \SRAM|Mux131~32 (
// Equation(s):
// \SRAM|Mux131~32_combout  = (\SRAM|Mux131~31_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][3][12]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|Mux131~31_combout  & (\tiledRasterizer|shader|cBufferTile0[3][3][12]~q  & ((\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][3][12]~q ),
	.datab(\SRAM|Mux131~31_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][12]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|Mux131~32_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~32 .lut_mask = 16'hE2CC;
defparam \SRAM|Mux131~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][7][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][7][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \SRAM|Mux131~38 (
// Equation(s):
// \SRAM|Mux131~38_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[3][7][12]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[1][7][12]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][7][12]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][12]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|Mux131~38_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~38 .lut_mask = 16'hCCB8;
defparam \SRAM|Mux131~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \SRAM|Mux131~39 (
// Equation(s):
// \SRAM|Mux131~39_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|Mux131~38_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][12]~q )) # (!\SRAM|Mux131~38_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][12]~q ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|Mux131~38_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][7][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][12]~q ),
	.datad(\SRAM|Mux131~38_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~39_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~39 .lut_mask = 16'hDDA0;
defparam \SRAM|Mux131~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \SRAM|Mux131~40 (
// Equation(s):
// \SRAM|Mux131~40_combout  = (\SRAM|Mux131~37_combout  & (((\SRAM|Mux131~39_combout ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|Mux131~37_combout  & (\SRAM|Mux131~32_combout  & (\SRAM|tilePointerY [1])))

	.dataa(\SRAM|Mux131~37_combout ),
	.datab(\SRAM|Mux131~32_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Mux131~39_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~40_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~40 .lut_mask = 16'hEA4A;
defparam \SRAM|Mux131~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \SRAM|Mux131~14 (
// Equation(s):
// \SRAM|Mux131~14_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][1][12]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][1][12]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][1][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~14 .lut_mask = 16'hDC98;
defparam \SRAM|Mux131~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \SRAM|Mux131~15 (
// Equation(s):
// \SRAM|Mux131~15_combout  = (\SRAM|Mux131~14_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][1][12]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|Mux131~14_combout  & (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][1][12]~q ))))

	.dataa(\SRAM|Mux131~14_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][1][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~15 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux131~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \SRAM|Mux131~12 (
// Equation(s):
// \SRAM|Mux131~12_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][3][12]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][3][12]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~12 .lut_mask = 16'hDC98;
defparam \SRAM|Mux131~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \SRAM|Mux131~13 (
// Equation(s):
// \SRAM|Mux131~13_combout  = (\SRAM|Mux131~12_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][3][12]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|Mux131~12_combout  & (\tiledRasterizer|shader|cBufferTile0[4][3][12]~q  & ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|Mux131~12_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][3][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][12]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|Mux131~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~13 .lut_mask = 16'hE4AA;
defparam \SRAM|Mux131~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \SRAM|Mux131~16 (
// Equation(s):
// \SRAM|Mux131~16_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|Mux131~13_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|Mux131~15_combout ))))

	.dataa(\SRAM|Mux131~15_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Mux131~13_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~16 .lut_mask = 16'hF2C2;
defparam \SRAM|Mux131~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \SRAM|Mux131~10 (
// Equation(s):
// \SRAM|Mux131~10_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[4][5][12]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][5][12]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][5][12]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][12]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|Mux131~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~10 .lut_mask = 16'hEE30;
defparam \SRAM|Mux131~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \SRAM|Mux131~11 (
// Equation(s):
// \SRAM|Mux131~11_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|Mux131~10_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][12]~q )) # (!\SRAM|Mux131~10_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][5][12]~q ))))) # (!\SRAM|tilePointerX [1] & 
// (\SRAM|Mux131~10_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|Mux131~10_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~11 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux131~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \SRAM|Mux131~17 (
// Equation(s):
// \SRAM|Mux131~17_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][7][12]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][7][12]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][7][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~17 .lut_mask = 16'hDC98;
defparam \SRAM|Mux131~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \SRAM|Mux131~18 (
// Equation(s):
// \SRAM|Mux131~18_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|Mux131~17_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][12]~q ))) # (!\SRAM|Mux131~17_combout  & (\tiledRasterizer|shader|cBufferTile0[2][7][12]~q )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|Mux131~17_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][7][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][12]~q ),
	.datad(\SRAM|Mux131~17_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~18 .lut_mask = 16'hF588;
defparam \SRAM|Mux131~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \SRAM|Mux131~19 (
// Equation(s):
// \SRAM|Mux131~19_combout  = (\SRAM|Mux131~16_combout  & (((\SRAM|Mux131~18_combout ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|Mux131~16_combout  & (\SRAM|Mux131~11_combout  & (\SRAM|tilePointerY [2])))

	.dataa(\SRAM|Mux131~16_combout ),
	.datab(\SRAM|Mux131~11_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|Mux131~18_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~19 .lut_mask = 16'hEA4A;
defparam \SRAM|Mux131~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \SRAM|Mux131~27 (
// Equation(s):
// \SRAM|Mux131~27_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[6][4][12]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[6][0][12]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~27_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~27 .lut_mask = 16'hBA98;
defparam \SRAM|Mux131~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \SRAM|Mux131~28 (
// Equation(s):
// \SRAM|Mux131~28_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|Mux131~27_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][12]~q ))) # (!\SRAM|Mux131~27_combout  & (\tiledRasterizer|shader|cBufferTile0[6][2][12]~q )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|Mux131~27_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][12]~q ),
	.datad(\SRAM|Mux131~27_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~28 .lut_mask = 16'hF588;
defparam \SRAM|Mux131~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \SRAM|Mux131~22 (
// Equation(s):
// \SRAM|Mux131~22_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[4][4][12]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[4][0][12]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~22 .lut_mask = 16'hBA98;
defparam \SRAM|Mux131~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \SRAM|Mux131~23 (
// Equation(s):
// \SRAM|Mux131~23_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|Mux131~22_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][6][12]~q ))) # (!\SRAM|Mux131~22_combout  & (\tiledRasterizer|shader|cBufferTile0[4][2][12]~q )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|Mux131~22_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][2][12]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][12]~q ),
	.datad(\SRAM|Mux131~22_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~23 .lut_mask = 16'hF388;
defparam \SRAM|Mux131~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \SRAM|Mux131~24 (
// Equation(s):
// \SRAM|Mux131~24_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[0][2][12]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][12]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~24 .lut_mask = 16'hDC98;
defparam \SRAM|Mux131~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][4][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[0][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \SRAM|Mux131~25 (
// Equation(s):
// \SRAM|Mux131~25_combout  = (\SRAM|Mux131~24_combout  & (((\tiledRasterizer|shader|cBufferTile0[0][6][12]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|Mux131~24_combout  & (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[0][4][12]~q ))))

	.dataa(\SRAM|Mux131~24_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~25 .lut_mask = 16'hE6A2;
defparam \SRAM|Mux131~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \SRAM|Mux131~26 (
// Equation(s):
// \SRAM|Mux131~26_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [2] & (\SRAM|Mux131~23_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|Mux131~25_combout )))))

	.dataa(\SRAM|Mux131~23_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|Mux131~25_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~26_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~26 .lut_mask = 16'hE3E0;
defparam \SRAM|Mux131~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N31
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \SRAM|Mux131~20 (
// Equation(s):
// \SRAM|Mux131~20_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][12]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[2][0][12]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~20 .lut_mask = 16'hDC98;
defparam \SRAM|Mux131~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \SRAM|Mux131~21 (
// Equation(s):
// \SRAM|Mux131~21_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|Mux131~20_combout  & (\tiledRasterizer|shader|cBufferTile0[2][6][12]~q )) # (!\SRAM|Mux131~20_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][4][12]~q ))))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|Mux131~20_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|Mux131~20_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~21 .lut_mask = 16'hE6C4;
defparam \SRAM|Mux131~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \SRAM|Mux131~29 (
// Equation(s):
// \SRAM|Mux131~29_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|Mux131~26_combout  & (\SRAM|Mux131~28_combout )) # (!\SRAM|Mux131~26_combout  & ((\SRAM|Mux131~21_combout ))))) # (!\SRAM|tilePointerX [1] & (((\SRAM|Mux131~26_combout ))))

	.dataa(\SRAM|Mux131~28_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|Mux131~26_combout ),
	.datad(\SRAM|Mux131~21_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~29_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~29 .lut_mask = 16'hBCB0;
defparam \SRAM|Mux131~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \SRAM|Mux131~30 (
// Equation(s):
// \SRAM|Mux131~30_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerY [0] & (\SRAM|Mux131~19_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|Mux131~29_combout )))))

	.dataa(\SRAM|Mux131~19_combout ),
	.datab(\SRAM|Mux131~29_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mux131~30_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~30 .lut_mask = 16'hFA0C;
defparam \SRAM|Mux131~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \SRAM|Mux131~0 (
// Equation(s):
// \SRAM|Mux131~0_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[5][2][12]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][0][12]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][2][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][12]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|Mux131~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~0 .lut_mask = 16'hEE50;
defparam \SRAM|Mux131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \SRAM|Mux131~1 (
// Equation(s):
// \SRAM|Mux131~1_combout  = (\SRAM|Mux131~0_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][6][12]~q ) # ((!\SRAM|tilePointerY [2])))) # (!\SRAM|Mux131~0_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][4][12]~q  & \SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][12]~q ),
	.datab(\SRAM|Mux131~0_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][12]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|Mux131~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~1 .lut_mask = 16'hB8CC;
defparam \SRAM|Mux131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \SRAM|Mux131~7 (
// Equation(s):
// \SRAM|Mux131~7_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[7][2][12]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][0][12]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][2][12]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][12]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|Mux131~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~7 .lut_mask = 16'hEE30;
defparam \SRAM|Mux131~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \SRAM|Mux131~8 (
// Equation(s):
// \SRAM|Mux131~8_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|Mux131~7_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][12]~q ))) # (!\SRAM|Mux131~7_combout  & (\tiledRasterizer|shader|cBufferTile0[7][4][12]~q )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|Mux131~7_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][4][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][12]~q ),
	.datad(\SRAM|Mux131~7_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~8 .lut_mask = 16'hF588;
defparam \SRAM|Mux131~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|Add0~22_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \SRAM|Mux131~4 (
// Equation(s):
// \SRAM|Mux131~4_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[1][4][12]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[1][0][12]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][4][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][12]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|Mux131~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~4 .lut_mask = 16'hAAD8;
defparam \SRAM|Mux131~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \SRAM|Mux131~5 (
// Equation(s):
// \SRAM|Mux131~5_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|Mux131~4_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][6][12]~q ))) # (!\SRAM|Mux131~4_combout  & (\tiledRasterizer|shader|cBufferTile0[1][2][12]~q )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|Mux131~4_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][2][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][12]~q ),
	.datad(\SRAM|Mux131~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~5 .lut_mask = 16'hF588;
defparam \SRAM|Mux131~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][12]~feeder_combout  = \tiledRasterizer|shader|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][12]~feeder .lut_mask = 16'hF0F0;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \SRAM|Mux131~2 (
// Equation(s):
// \SRAM|Mux131~2_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[3][4][12]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[3][0][12]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|Mux131~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~2 .lut_mask = 16'hBA98;
defparam \SRAM|Mux131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \SRAM|Mux131~3 (
// Equation(s):
// \SRAM|Mux131~3_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|Mux131~2_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][6][12]~q ))) # (!\SRAM|Mux131~2_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][12]~q )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|Mux131~2_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][2][12]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][12]~q ),
	.datad(\SRAM|Mux131~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~3 .lut_mask = 16'hF388;
defparam \SRAM|Mux131~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \SRAM|Mux131~6 (
// Equation(s):
// \SRAM|Mux131~6_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerX [1] & ((\SRAM|Mux131~3_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|Mux131~5_combout ))))

	.dataa(\SRAM|Mux131~5_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|Mux131~3_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~6 .lut_mask = 16'hF2C2;
defparam \SRAM|Mux131~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \SRAM|Mux131~9 (
// Equation(s):
// \SRAM|Mux131~9_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|Mux131~6_combout  & ((\SRAM|Mux131~8_combout ))) # (!\SRAM|Mux131~6_combout  & (\SRAM|Mux131~1_combout )))) # (!\SRAM|tilePointerX [2] & (((\SRAM|Mux131~6_combout ))))

	.dataa(\SRAM|Mux131~1_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|Mux131~8_combout ),
	.datad(\SRAM|Mux131~6_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~9 .lut_mask = 16'hF388;
defparam \SRAM|Mux131~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \SRAM|Mux131~41 (
// Equation(s):
// \SRAM|Mux131~41_combout  = (\SRAM|Mux131~30_combout  & ((\SRAM|Mux131~40_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|Mux131~30_combout  & (((\SRAM|tilePointerX [0] & \SRAM|Mux131~9_combout ))))

	.dataa(\SRAM|Mux131~40_combout ),
	.datab(\SRAM|Mux131~30_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|Mux131~9_combout ),
	.cin(gnd),
	.combout(\SRAM|Mux131~41_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mux131~41 .lut_mask = 16'hBC8C;
defparam \SRAM|Mux131~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~493 (
// Equation(s):
// \SRAM|DataToSRAM~493_combout  = (\SRAM|Mux131~41_combout  & ((\state.moveTile~q  & ((!\rasterTileID~q ))) # (!\state.moveTile~q  & (!\streamingTileID~q ))))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(\SRAM|Mux131~41_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~493_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~493 .lut_mask = 16'h3500;
defparam \SRAM|DataToSRAM~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \SRAM|DataToSRAM[12]~feeder (
// Equation(s):
// \SRAM|DataToSRAM[12]~feeder_combout  = \SRAM|DataToSRAM~493_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DataToSRAM~493_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM[12]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|DataToSRAM[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \SRAM|DataToSRAM[12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[12] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \SRAM|DataToSRAM[13]~feeder (
// Equation(s):
// \SRAM|DataToSRAM[13]~feeder_combout  = \SRAM|DataToSRAM~493_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DataToSRAM~493_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM[13]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|DataToSRAM[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \SRAM|DataToSRAM[13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[13] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \SRAM|DataToSRAM[14]~feeder (
// Equation(s):
// \SRAM|DataToSRAM[14]~feeder_combout  = \SRAM|DataToSRAM~493_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|DataToSRAM~493_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM[14]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|DataToSRAM[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \SRAM|DataToSRAM[14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[14] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \SRAM|DataToSRAM[15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[15] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR~15 (
// Equation(s):
// \SRAM|SRAM_ADDR~15_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [0])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [0])))

	.dataa(\VGAtiming|h_counter [0]),
	.datab(gnd),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~15 .lut_mask = 16'hAAF0;
defparam \SRAM|SRAM_ADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR[0]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[0]~feeder_combout  = \SRAM|SRAM_ADDR~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|SRAM_ADDR~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|SRAM_ADDR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR[10]~16 (
// Equation(s):
// \SRAM|SRAM_ADDR[10]~16_combout  = (\SRAM|state.feedingVGA~q ) # (!\SRAM|idle~q )

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10]~16 .lut_mask = 16'hFF33;
defparam \SRAM|SRAM_ADDR[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N11
dffeas \SRAM|SRAM_ADDR[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
cycloneive_lcell_comb \SRAM|SRAM_ADDR~17 (
// Equation(s):
// \SRAM|SRAM_ADDR~17_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [1])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [1])))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [1]),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~17 .lut_mask = 16'hCFC0;
defparam \SRAM|SRAM_ADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR[1]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[1]~feeder_combout  = \SRAM|SRAM_ADDR~17_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N13
dffeas \SRAM|SRAM_ADDR[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR~18 (
// Equation(s):
// \SRAM|SRAM_ADDR~18_combout  = (\SRAM|state.feedingVGA~q  & ((\VGAtiming|h_counter [2]))) # (!\SRAM|state.feedingVGA~q  & (\SRAM|tilePointerX [2]))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\VGAtiming|h_counter [2]),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~18 .lut_mask = 16'hCCAA;
defparam \SRAM|SRAM_ADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
cycloneive_lcell_comb \SRAM|SRAM_ADDR[2]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[2]~feeder_combout  = \SRAM|SRAM_ADDR~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|SRAM_ADDR~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2]~feeder .lut_mask = 16'hF0F0;
defparam \SRAM|SRAM_ADDR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N5
dffeas \SRAM|SRAM_ADDR[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \streamingxOffset[3]~feeder (
// Equation(s):
// \streamingxOffset[3]~feeder_combout  = rasterxOffset[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[3]),
	.cin(gnd),
	.combout(\streamingxOffset[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingxOffset[3]~feeder .lut_mask = 16'hFF00;
defparam \streamingxOffset[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N21
dffeas \streamingxOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingxOffset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[3] .is_wysiwyg = "true";
defparam \streamingxOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneive_lcell_comb \streamTileTrigger~feeder (
// Equation(s):
// \streamTileTrigger~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\streamTileTrigger~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamTileTrigger~feeder .lut_mask = 16'hFFFF;
defparam \streamTileTrigger~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N5
dffeas streamTileTrigger(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamTileTrigger~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\streamTileTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam streamTileTrigger.is_wysiwyg = "true";
defparam streamTileTrigger.power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N15
dffeas \SRAM|lastTrigger (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\streamTileTrigger~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastTrigger .is_wysiwyg = "true";
defparam \SRAM|lastTrigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \SRAM|tileOffsetX[3]~0 (
// Equation(s):
// \SRAM|tileOffsetX[3]~0_combout  = (\SRAM|idle~q  & (!\SRAM|state.feedingVGA~q  & ((\streamTileTrigger~q ) # (\SRAM|lastTrigger~q ))))

	.dataa(\SRAM|idle~q ),
	.datab(\streamTileTrigger~q ),
	.datac(\SRAM|lastTrigger~q ),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|tileOffsetX[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tileOffsetX[3]~0 .lut_mask = 16'h00A8;
defparam \SRAM|tileOffsetX[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N17
dffeas \SRAM|tileOffsetX[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[3] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \SRAM|Add0~0 (
// Equation(s):
// \SRAM|Add0~0_combout  = (\SRAM|tileOffsetX [3] & (\SRAM|tilePointerX [3] $ (VCC))) # (!\SRAM|tileOffsetX [3] & (\SRAM|tilePointerX [3] & VCC))
// \SRAM|Add0~1  = CARRY((\SRAM|tileOffsetX [3] & \SRAM|tilePointerX [3]))

	.dataa(\SRAM|tileOffsetX [3]),
	.datab(\SRAM|tilePointerX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add0~0_combout ),
	.cout(\SRAM|Add0~1 ));
// synopsys translate_off
defparam \SRAM|Add0~0 .lut_mask = 16'h6688;
defparam \SRAM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR~19 (
// Equation(s):
// \SRAM|SRAM_ADDR~19_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [3])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|Add0~0_combout )))

	.dataa(\VGAtiming|h_counter [3]),
	.datab(gnd),
	.datac(\SRAM|Add0~0_combout ),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~19 .lut_mask = 16'hAAF0;
defparam \SRAM|SRAM_ADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
cycloneive_lcell_comb \SRAM|SRAM_ADDR[3]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[3]~feeder_combout  = \SRAM|SRAM_ADDR~19_combout 

	.dataa(\SRAM|SRAM_ADDR~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N31
dffeas \SRAM|SRAM_ADDR[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \streamingxOffset[4]~feeder (
// Equation(s):
// \streamingxOffset[4]~feeder_combout  = rasterxOffset[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[4]),
	.cin(gnd),
	.combout(\streamingxOffset[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingxOffset[4]~feeder .lut_mask = 16'hFF00;
defparam \streamingxOffset[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N23
dffeas \streamingxOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingxOffset[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[4] .is_wysiwyg = "true";
defparam \streamingxOffset[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N19
dffeas \SRAM|tileOffsetX[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[4] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \SRAM|Add0~2 (
// Equation(s):
// \SRAM|Add0~2_combout  = (\SRAM|tilePointerX [4] & ((\SRAM|tileOffsetX [4] & (\SRAM|Add0~1  & VCC)) # (!\SRAM|tileOffsetX [4] & (!\SRAM|Add0~1 )))) # (!\SRAM|tilePointerX [4] & ((\SRAM|tileOffsetX [4] & (!\SRAM|Add0~1 )) # (!\SRAM|tileOffsetX [4] & 
// ((\SRAM|Add0~1 ) # (GND)))))
// \SRAM|Add0~3  = CARRY((\SRAM|tilePointerX [4] & (!\SRAM|tileOffsetX [4] & !\SRAM|Add0~1 )) # (!\SRAM|tilePointerX [4] & ((!\SRAM|Add0~1 ) # (!\SRAM|tileOffsetX [4]))))

	.dataa(\SRAM|tilePointerX [4]),
	.datab(\SRAM|tileOffsetX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~1 ),
	.combout(\SRAM|Add0~2_combout ),
	.cout(\SRAM|Add0~3 ));
// synopsys translate_off
defparam \SRAM|Add0~2 .lut_mask = 16'h9617;
defparam \SRAM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR~20 (
// Equation(s):
// \SRAM|SRAM_ADDR~20_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [4])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|Add0~2_combout )))

	.dataa(\VGAtiming|h_counter [4]),
	.datab(\SRAM|Add0~2_combout ),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~20 .lut_mask = 16'hAACC;
defparam \SRAM|SRAM_ADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[4]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[4]~feeder_combout  = \SRAM|SRAM_ADDR~20_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N1
dffeas \SRAM|SRAM_ADDR[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N9
dffeas \streamingxOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[5] .is_wysiwyg = "true";
defparam \streamingxOffset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N21
dffeas \SRAM|tileOffsetX[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[5] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \SRAM|Add0~4 (
// Equation(s):
// \SRAM|Add0~4_combout  = ((\SRAM|tilePointerX [5] $ (\SRAM|tileOffsetX [5] $ (!\SRAM|Add0~3 )))) # (GND)
// \SRAM|Add0~5  = CARRY((\SRAM|tilePointerX [5] & ((\SRAM|tileOffsetX [5]) # (!\SRAM|Add0~3 ))) # (!\SRAM|tilePointerX [5] & (\SRAM|tileOffsetX [5] & !\SRAM|Add0~3 )))

	.dataa(\SRAM|tilePointerX [5]),
	.datab(\SRAM|tileOffsetX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~3 ),
	.combout(\SRAM|Add0~4_combout ),
	.cout(\SRAM|Add0~5 ));
// synopsys translate_off
defparam \SRAM|Add0~4 .lut_mask = 16'h698E;
defparam \SRAM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[5]~21 (
// Equation(s):
// \SRAM|SRAM_ADDR[5]~21_combout  = (\SRAM|Add0~4_combout  & (\SRAM|tilePointerY [0] $ (VCC))) # (!\SRAM|Add0~4_combout  & (\SRAM|tilePointerY [0] & VCC))
// \SRAM|SRAM_ADDR[5]~22  = CARRY((\SRAM|Add0~4_combout  & \SRAM|tilePointerY [0]))

	.dataa(\SRAM|Add0~4_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[5]~21_combout ),
	.cout(\SRAM|SRAM_ADDR[5]~22 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5]~21 .lut_mask = 16'h6688;
defparam \SRAM|SRAM_ADDR[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR[5]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[5]~feeder_combout  = \SRAM|SRAM_ADDR[5]~21_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR[5]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N2
cycloneive_lcell_comb \SRAM|Add3~0 (
// Equation(s):
// \SRAM|Add3~0_combout  = (\VGAtiming|v_counter [0] & (\VGAtiming|h_counter [5] $ (VCC))) # (!\VGAtiming|v_counter [0] & (\VGAtiming|h_counter [5] & VCC))
// \SRAM|Add3~1  = CARRY((\VGAtiming|v_counter [0] & \VGAtiming|h_counter [5]))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|h_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add3~0_combout ),
	.cout(\SRAM|Add3~1 ));
// synopsys translate_off
defparam \SRAM|Add3~0 .lut_mask = 16'h6688;
defparam \SRAM|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N25
dffeas \SRAM|SRAM_ADDR[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[5]~feeder_combout ),
	.asdata(\SRAM|Add3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \streamingxOffset[6]~feeder (
// Equation(s):
// \streamingxOffset[6]~feeder_combout  = rasterxOffset[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[6]),
	.cin(gnd),
	.combout(\streamingxOffset[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingxOffset[6]~feeder .lut_mask = 16'hFF00;
defparam \streamingxOffset[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N11
dffeas \streamingxOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingxOffset[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[6] .is_wysiwyg = "true";
defparam \streamingxOffset[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N23
dffeas \SRAM|tileOffsetX[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[6] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \SRAM|Add0~6 (
// Equation(s):
// \SRAM|Add0~6_combout  = (\SRAM|tileOffsetX [6] & ((\SRAM|tilePointerX [6] & (\SRAM|Add0~5  & VCC)) # (!\SRAM|tilePointerX [6] & (!\SRAM|Add0~5 )))) # (!\SRAM|tileOffsetX [6] & ((\SRAM|tilePointerX [6] & (!\SRAM|Add0~5 )) # (!\SRAM|tilePointerX [6] & 
// ((\SRAM|Add0~5 ) # (GND)))))
// \SRAM|Add0~7  = CARRY((\SRAM|tileOffsetX [6] & (!\SRAM|tilePointerX [6] & !\SRAM|Add0~5 )) # (!\SRAM|tileOffsetX [6] & ((!\SRAM|Add0~5 ) # (!\SRAM|tilePointerX [6]))))

	.dataa(\SRAM|tileOffsetX [6]),
	.datab(\SRAM|tilePointerX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~5 ),
	.combout(\SRAM|Add0~6_combout ),
	.cout(\SRAM|Add0~7 ));
// synopsys translate_off
defparam \SRAM|Add0~6 .lut_mask = 16'h9617;
defparam \SRAM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneive_lcell_comb \SRAM|SRAM_ADDR[6]~23 (
// Equation(s):
// \SRAM|SRAM_ADDR[6]~23_combout  = (\SRAM|Add0~6_combout  & ((\SRAM|tilePointerY [1] & (\SRAM|SRAM_ADDR[5]~22  & VCC)) # (!\SRAM|tilePointerY [1] & (!\SRAM|SRAM_ADDR[5]~22 )))) # (!\SRAM|Add0~6_combout  & ((\SRAM|tilePointerY [1] & (!\SRAM|SRAM_ADDR[5]~22 
// )) # (!\SRAM|tilePointerY [1] & ((\SRAM|SRAM_ADDR[5]~22 ) # (GND)))))
// \SRAM|SRAM_ADDR[6]~24  = CARRY((\SRAM|Add0~6_combout  & (!\SRAM|tilePointerY [1] & !\SRAM|SRAM_ADDR[5]~22 )) # (!\SRAM|Add0~6_combout  & ((!\SRAM|SRAM_ADDR[5]~22 ) # (!\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|Add0~6_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[5]~22 ),
	.combout(\SRAM|SRAM_ADDR[6]~23_combout ),
	.cout(\SRAM|SRAM_ADDR[6]~24 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6]~23 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR[6]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[6]~feeder_combout  = \SRAM|SRAM_ADDR[6]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[6]~23_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneive_lcell_comb \SRAM|Add3~2 (
// Equation(s):
// \SRAM|Add3~2_combout  = (\VGAtiming|h_counter [6] & ((\VGAtiming|v_counter [1] & (\SRAM|Add3~1  & VCC)) # (!\VGAtiming|v_counter [1] & (!\SRAM|Add3~1 )))) # (!\VGAtiming|h_counter [6] & ((\VGAtiming|v_counter [1] & (!\SRAM|Add3~1 )) # 
// (!\VGAtiming|v_counter [1] & ((\SRAM|Add3~1 ) # (GND)))))
// \SRAM|Add3~3  = CARRY((\VGAtiming|h_counter [6] & (!\VGAtiming|v_counter [1] & !\SRAM|Add3~1 )) # (!\VGAtiming|h_counter [6] & ((!\SRAM|Add3~1 ) # (!\VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|h_counter [6]),
	.datab(\VGAtiming|v_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~1 ),
	.combout(\SRAM|Add3~2_combout ),
	.cout(\SRAM|Add3~3 ));
// synopsys translate_off
defparam \SRAM|Add3~2 .lut_mask = 16'h9617;
defparam \SRAM|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N19
dffeas \SRAM|SRAM_ADDR[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[6]~feeder_combout ),
	.asdata(\SRAM|Add3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \streamingxOffset[7]~feeder (
// Equation(s):
// \streamingxOffset[7]~feeder_combout  = rasterxOffset[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[7]),
	.cin(gnd),
	.combout(\streamingxOffset[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingxOffset[7]~feeder .lut_mask = 16'hFF00;
defparam \streamingxOffset[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \streamingxOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingxOffset[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[7] .is_wysiwyg = "true";
defparam \streamingxOffset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N25
dffeas \SRAM|tileOffsetX[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[7] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \SRAM|Add0~8 (
// Equation(s):
// \SRAM|Add0~8_combout  = ((\SRAM|tilePointerX [7] $ (\SRAM|tileOffsetX [7] $ (!\SRAM|Add0~7 )))) # (GND)
// \SRAM|Add0~9  = CARRY((\SRAM|tilePointerX [7] & ((\SRAM|tileOffsetX [7]) # (!\SRAM|Add0~7 ))) # (!\SRAM|tilePointerX [7] & (\SRAM|tileOffsetX [7] & !\SRAM|Add0~7 )))

	.dataa(\SRAM|tilePointerX [7]),
	.datab(\SRAM|tileOffsetX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~7 ),
	.combout(\SRAM|Add0~8_combout ),
	.cout(\SRAM|Add0~9 ));
// synopsys translate_off
defparam \SRAM|Add0~8 .lut_mask = 16'h698E;
defparam \SRAM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneive_lcell_comb \SRAM|SRAM_ADDR[7]~25 (
// Equation(s):
// \SRAM|SRAM_ADDR[7]~25_combout  = ((\SRAM|tilePointerY [2] $ (\SRAM|Add0~8_combout  $ (!\SRAM|SRAM_ADDR[6]~24 )))) # (GND)
// \SRAM|SRAM_ADDR[7]~26  = CARRY((\SRAM|tilePointerY [2] & ((\SRAM|Add0~8_combout ) # (!\SRAM|SRAM_ADDR[6]~24 ))) # (!\SRAM|tilePointerY [2] & (\SRAM|Add0~8_combout  & !\SRAM|SRAM_ADDR[6]~24 )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[6]~24 ),
	.combout(\SRAM|SRAM_ADDR[7]~25_combout ),
	.cout(\SRAM|SRAM_ADDR[7]~26 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7]~25 .lut_mask = 16'h698E;
defparam \SRAM|SRAM_ADDR[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
cycloneive_lcell_comb \SRAM|SRAM_ADDR[7]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[7]~feeder_combout  = \SRAM|SRAM_ADDR[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[7]~25_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
cycloneive_lcell_comb \SRAM|Add3~4 (
// Equation(s):
// \SRAM|Add3~4_combout  = ((\VGAtiming|h_counter [7] $ (\VGAtiming|v_counter [2] $ (!\SRAM|Add3~3 )))) # (GND)
// \SRAM|Add3~5  = CARRY((\VGAtiming|h_counter [7] & ((\VGAtiming|v_counter [2]) # (!\SRAM|Add3~3 ))) # (!\VGAtiming|h_counter [7] & (\VGAtiming|v_counter [2] & !\SRAM|Add3~3 )))

	.dataa(\VGAtiming|h_counter [7]),
	.datab(\VGAtiming|v_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~3 ),
	.combout(\SRAM|Add3~4_combout ),
	.cout(\SRAM|Add3~5 ));
// synopsys translate_off
defparam \SRAM|Add3~4 .lut_mask = 16'h698E;
defparam \SRAM|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N5
dffeas \SRAM|SRAM_ADDR[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[7]~feeder_combout ),
	.asdata(\SRAM|Add3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N31
dffeas \streamingxOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[8] .is_wysiwyg = "true";
defparam \streamingxOffset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N27
dffeas \SRAM|tileOffsetX[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[8] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneive_lcell_comb \SRAM|Add0~10 (
// Equation(s):
// \SRAM|Add0~10_combout  = (\SRAM|tileOffsetX [8] & (!\SRAM|Add0~9 )) # (!\SRAM|tileOffsetX [8] & ((\SRAM|Add0~9 ) # (GND)))
// \SRAM|Add0~11  = CARRY((!\SRAM|Add0~9 ) # (!\SRAM|tileOffsetX [8]))

	.dataa(\SRAM|tileOffsetX [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~9 ),
	.combout(\SRAM|Add0~10_combout ),
	.cout(\SRAM|Add0~11 ));
// synopsys translate_off
defparam \SRAM|Add0~10 .lut_mask = 16'h5A5F;
defparam \SRAM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \streamingyOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[3] .is_wysiwyg = "true";
defparam \streamingyOffset[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \SRAM|tileOffsetY[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[3] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \SRAM|Add1~0 (
// Equation(s):
// \SRAM|Add1~0_combout  = (\SRAM|tilePointerY [3] & (\SRAM|tileOffsetY [3] $ (VCC))) # (!\SRAM|tilePointerY [3] & (\SRAM|tileOffsetY [3] & VCC))
// \SRAM|Add1~1  = CARRY((\SRAM|tilePointerY [3] & \SRAM|tileOffsetY [3]))

	.dataa(\SRAM|tilePointerY [3]),
	.datab(\SRAM|tileOffsetY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add1~0_combout ),
	.cout(\SRAM|Add1~1 ));
// synopsys translate_off
defparam \SRAM|Add1~0 .lut_mask = 16'h6688;
defparam \SRAM|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][8]~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][8]~0_combout  = \SRAM|Add1~0_combout  $ (\SRAM|tilePointerY [0])

	.dataa(\SRAM|Add1~0_combout ),
	.datab(gnd),
	.datac(\SRAM|tilePointerY [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][8]~0 .lut_mask = 16'h5A5A;
defparam \SRAM|Mult0|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
cycloneive_lcell_comb \SRAM|SRAM_ADDR[8]~27 (
// Equation(s):
// \SRAM|SRAM_ADDR[8]~27_combout  = (\SRAM|Add0~10_combout  & ((\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & (\SRAM|SRAM_ADDR[7]~26  & VCC)) # (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & (!\SRAM|SRAM_ADDR[7]~26 )))) # (!\SRAM|Add0~10_combout  & 
// ((\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & (!\SRAM|SRAM_ADDR[7]~26 )) # (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & ((\SRAM|SRAM_ADDR[7]~26 ) # (GND)))))
// \SRAM|SRAM_ADDR[8]~28  = CARRY((\SRAM|Add0~10_combout  & (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & !\SRAM|SRAM_ADDR[7]~26 )) # (!\SRAM|Add0~10_combout  & ((!\SRAM|SRAM_ADDR[7]~26 ) # (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout ))))

	.dataa(\SRAM|Add0~10_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[0][8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[7]~26 ),
	.combout(\SRAM|SRAM_ADDR[8]~27_combout ),
	.cout(\SRAM|SRAM_ADDR[8]~28 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8]~27 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
cycloneive_lcell_comb \SRAM|SRAM_ADDR[8]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[8]~feeder_combout  = \SRAM|SRAM_ADDR[8]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[8]~27_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][8]~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][8]~0_combout  = \VGAtiming|v_counter [3] $ (\VGAtiming|v_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [3]),
	.datad(\VGAtiming|v_counter [0]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][8]~0 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult1|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
cycloneive_lcell_comb \SRAM|Add3~6 (
// Equation(s):
// \SRAM|Add3~6_combout  = (\VGAtiming|h_counter [8] & ((\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (\SRAM|Add3~5  & VCC)) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add3~5 )))) # (!\VGAtiming|h_counter [8] & 
// ((\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add3~5 )) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & ((\SRAM|Add3~5 ) # (GND)))))
// \SRAM|Add3~7  = CARRY((\VGAtiming|h_counter [8] & (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & !\SRAM|Add3~5 )) # (!\VGAtiming|h_counter [8] & ((!\SRAM|Add3~5 ) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout ))))

	.dataa(\VGAtiming|h_counter [8]),
	.datab(\SRAM|Mult1|mult_core|romout[0][8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~5 ),
	.combout(\SRAM|Add3~6_combout ),
	.cout(\SRAM|Add3~7 ));
// synopsys translate_off
defparam \SRAM|Add3~6 .lut_mask = 16'h9617;
defparam \SRAM|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N7
dffeas \SRAM|SRAM_ADDR[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[8]~feeder_combout ),
	.asdata(\SRAM|Add3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][9]~1 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][9]~1_combout  = \SRAM|tilePointerY [1] $ (((\SRAM|tilePointerY [0] & !\SRAM|Add1~0_combout )))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][9]~1 .lut_mask = 16'hF03C;
defparam \SRAM|Mult0|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \streamingyOffset[4]~feeder (
// Equation(s):
// \streamingyOffset[4]~feeder_combout  = rasteryOffset[4]

	.dataa(rasteryOffset[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\streamingyOffset[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[4]~feeder .lut_mask = 16'hAAAA;
defparam \streamingyOffset[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \streamingyOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[4] .is_wysiwyg = "true";
defparam \streamingyOffset[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \SRAM|tileOffsetY[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[4] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \SRAM|Add1~2 (
// Equation(s):
// \SRAM|Add1~2_combout  = (\SRAM|tileOffsetY [4] & ((\SRAM|tilePointerY [4] & (\SRAM|Add1~1  & VCC)) # (!\SRAM|tilePointerY [4] & (!\SRAM|Add1~1 )))) # (!\SRAM|tileOffsetY [4] & ((\SRAM|tilePointerY [4] & (!\SRAM|Add1~1 )) # (!\SRAM|tilePointerY [4] & 
// ((\SRAM|Add1~1 ) # (GND)))))
// \SRAM|Add1~3  = CARRY((\SRAM|tileOffsetY [4] & (!\SRAM|tilePointerY [4] & !\SRAM|Add1~1 )) # (!\SRAM|tileOffsetY [4] & ((!\SRAM|Add1~1 ) # (!\SRAM|tilePointerY [4]))))

	.dataa(\SRAM|tileOffsetY [4]),
	.datab(\SRAM|tilePointerY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~1 ),
	.combout(\SRAM|Add1~2_combout ),
	.cout(\SRAM|Add1~3 ));
// synopsys translate_off
defparam \SRAM|Add1~2 .lut_mask = 16'h9617;
defparam \SRAM|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & (\SRAM|Add1~2_combout  $ (VCC))) # (!\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & (\SRAM|Add1~2_combout  & VCC))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & \SRAM|Add1~2_combout ))

	.dataa(\SRAM|Mult0|mult_core|romout[0][9]~1_combout ),
	.datab(\SRAM|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \streamingxOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[9] .is_wysiwyg = "true";
defparam \streamingxOffset[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N29
dffeas \SRAM|tileOffsetX[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[9] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \SRAM|Add0~12 (
// Equation(s):
// \SRAM|Add0~12_combout  = (\SRAM|tileOffsetX [9] & (\SRAM|Add0~11  $ (GND))) # (!\SRAM|tileOffsetX [9] & (!\SRAM|Add0~11  & VCC))
// \SRAM|Add0~13  = CARRY((\SRAM|tileOffsetX [9] & !\SRAM|Add0~11 ))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~11 ),
	.combout(\SRAM|Add0~12_combout ),
	.cout(\SRAM|Add0~13 ));
// synopsys translate_off
defparam \SRAM|Add0~12 .lut_mask = 16'hC30C;
defparam \SRAM|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneive_lcell_comb \SRAM|SRAM_ADDR[9]~29 (
// Equation(s):
// \SRAM|SRAM_ADDR[9]~29_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\SRAM|Add0~12_combout  $ (!\SRAM|SRAM_ADDR[8]~28 )))) # (GND)
// \SRAM|SRAM_ADDR[9]~30  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\SRAM|Add0~12_combout ) # (!\SRAM|SRAM_ADDR[8]~28 ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// (\SRAM|Add0~12_combout  & !\SRAM|SRAM_ADDR[8]~28 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\SRAM|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[8]~28 ),
	.combout(\SRAM|SRAM_ADDR[9]~29_combout ),
	.cout(\SRAM|SRAM_ADDR[9]~30 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9]~29 .lut_mask = 16'h698E;
defparam \SRAM|SRAM_ADDR[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[9]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[9]~feeder_combout  = \SRAM|SRAM_ADDR[9]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[9]~29_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][9]~1 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][9]~1_combout  = \VGAtiming|v_counter [1] $ (((!\VGAtiming|v_counter [3] & \VGAtiming|v_counter [0])))

	.dataa(\VGAtiming|v_counter [3]),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [0]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][9]~1 .lut_mask = 16'hA5F0;
defparam \SRAM|Mult1|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\VGAtiming|v_counter [4] & (\SRAM|Mult1|mult_core|romout[0][9]~1_combout  $ (VCC))) # (!\VGAtiming|v_counter [4] & (\SRAM|Mult1|mult_core|romout[0][9]~1_combout  & VCC))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\VGAtiming|v_counter [4] & \SRAM|Mult1|mult_core|romout[0][9]~1_combout ))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(\SRAM|Mult1|mult_core|romout[0][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
cycloneive_lcell_comb \SRAM|Add3~8 (
// Equation(s):
// \SRAM|Add3~8_combout  = ((\VGAtiming|h_counter [9] $ (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\SRAM|Add3~7 )))) # (GND)
// \SRAM|Add3~9  = CARRY((\VGAtiming|h_counter [9] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\SRAM|Add3~7 ))) # (!\VGAtiming|h_counter [9] & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// !\SRAM|Add3~7 )))

	.dataa(\VGAtiming|h_counter [9]),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~7 ),
	.combout(\SRAM|Add3~8_combout ),
	.cout(\SRAM|Add3~9 ));
// synopsys translate_off
defparam \SRAM|Add3~8 .lut_mask = 16'h698E;
defparam \SRAM|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N1
dffeas \SRAM|SRAM_ADDR[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[9]~feeder_combout ),
	.asdata(\SRAM|Add3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \streamingyOffset[5]~feeder (
// Equation(s):
// \streamingyOffset[5]~feeder_combout  = rasteryOffset[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[5]),
	.cin(gnd),
	.combout(\streamingyOffset[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[5]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \streamingyOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[5] .is_wysiwyg = "true";
defparam \streamingyOffset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \SRAM|tileOffsetY[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[5] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \SRAM|Add1~4 (
// Equation(s):
// \SRAM|Add1~4_combout  = ((\SRAM|tilePointerY [5] $ (\SRAM|tileOffsetY [5] $ (!\SRAM|Add1~3 )))) # (GND)
// \SRAM|Add1~5  = CARRY((\SRAM|tilePointerY [5] & ((\SRAM|tileOffsetY [5]) # (!\SRAM|Add1~3 ))) # (!\SRAM|tilePointerY [5] & (\SRAM|tileOffsetY [5] & !\SRAM|Add1~3 )))

	.dataa(\SRAM|tilePointerY [5]),
	.datab(\SRAM|tileOffsetY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~3 ),
	.combout(\SRAM|Add1~4_combout ),
	.cout(\SRAM|Add1~5 ));
// synopsys translate_off
defparam \SRAM|Add1~4 .lut_mask = 16'h698E;
defparam \SRAM|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][10]~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][10]~2_combout  = \SRAM|tilePointerY [2] $ (((\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [1] & \SRAM|Add1~0_combout )) # (!\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][10]~2 .lut_mask = 16'h969A;
defparam \SRAM|Mult0|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Add1~4_combout  & ((\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\SRAM|Add1~4_combout  & ((\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Add1~4_combout  & (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Add1~4_combout  & 
// ((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout ))))

	.dataa(\SRAM|Add1~4_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \SRAM|Add0~14 (
// Equation(s):
// \SRAM|Add0~14_combout  = \SRAM|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add0~13 ),
	.combout(\SRAM|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add0~14 .lut_mask = 16'hF0F0;
defparam \SRAM|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR[10]~31 (
// Equation(s):
// \SRAM|SRAM_ADDR[10]~31_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add0~14_combout  & (\SRAM|SRAM_ADDR[9]~30  & VCC)) # (!\SRAM|Add0~14_combout  & (!\SRAM|SRAM_ADDR[9]~30 )))) # 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add0~14_combout  & (!\SRAM|SRAM_ADDR[9]~30 )) # (!\SRAM|Add0~14_combout  & ((\SRAM|SRAM_ADDR[9]~30 ) # (GND)))))
// \SRAM|SRAM_ADDR[10]~32  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add0~14_combout  & !\SRAM|SRAM_ADDR[9]~30 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// ((!\SRAM|SRAM_ADDR[9]~30 ) # (!\SRAM|Add0~14_combout ))))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\SRAM|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[9]~30 ),
	.combout(\SRAM|SRAM_ADDR[10]~31_combout ),
	.cout(\SRAM|SRAM_ADDR[10]~32 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10]~31 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR[10]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[10]~feeder_combout  = \SRAM|SRAM_ADDR[10]~31_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR[10]~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][10]~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][10]~2_combout  = \VGAtiming|v_counter [2] $ (((\VGAtiming|v_counter [1] & ((!\VGAtiming|v_counter [0]))) # (!\VGAtiming|v_counter [1] & (\VGAtiming|v_counter [3] & \VGAtiming|v_counter [0]))))

	.dataa(\VGAtiming|v_counter [3]),
	.datab(\VGAtiming|v_counter [1]),
	.datac(\VGAtiming|v_counter [0]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][10]~2 .lut_mask = 16'hD32C;
defparam \SRAM|Mult1|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\VGAtiming|v_counter [5] & ((\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\VGAtiming|v_counter [5] & ((\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\VGAtiming|v_counter [5] & (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\VGAtiming|v_counter [5] & 
// ((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout ))))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(\SRAM|Mult1|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
cycloneive_lcell_comb \SRAM|Add3~10 (
// Equation(s):
// \SRAM|Add3~10_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add3~9 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add3~9 ) # (GND)))
// \SRAM|Add3~11  = CARRY((!\SRAM|Add3~9 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~9 ),
	.combout(\SRAM|Add3~10_combout ),
	.cout(\SRAM|Add3~11 ));
// synopsys translate_off
defparam \SRAM|Add3~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N27
dffeas \SRAM|SRAM_ADDR[10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[10]~feeder_combout ),
	.asdata(\SRAM|Add3~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][11]~3 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][11]~3_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|Add1~0_combout ))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [0]) # (!\SRAM|Add1~0_combout ))))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|Add1~0_combout  $ (((\SRAM|tilePointerY [0] & \SRAM|tilePointerY [1])))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][11]~3 .lut_mask = 16'hBD4A;
defparam \SRAM|Mult0|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \streamingyOffset[6]~feeder (
// Equation(s):
// \streamingyOffset[6]~feeder_combout  = rasteryOffset[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[6]),
	.cin(gnd),
	.combout(\streamingyOffset[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[6]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \streamingyOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[6] .is_wysiwyg = "true";
defparam \streamingyOffset[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N15
dffeas \SRAM|tileOffsetY[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[6] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneive_lcell_comb \SRAM|Add1~6 (
// Equation(s):
// \SRAM|Add1~6_combout  = (\SRAM|tileOffsetY [6] & ((\SRAM|tilePointerY [6] & (\SRAM|Add1~5  & VCC)) # (!\SRAM|tilePointerY [6] & (!\SRAM|Add1~5 )))) # (!\SRAM|tileOffsetY [6] & ((\SRAM|tilePointerY [6] & (!\SRAM|Add1~5 )) # (!\SRAM|tilePointerY [6] & 
// ((\SRAM|Add1~5 ) # (GND)))))
// \SRAM|Add1~7  = CARRY((\SRAM|tileOffsetY [6] & (!\SRAM|tilePointerY [6] & !\SRAM|Add1~5 )) # (!\SRAM|tileOffsetY [6] & ((!\SRAM|Add1~5 ) # (!\SRAM|tilePointerY [6]))))

	.dataa(\SRAM|tileOffsetY [6]),
	.datab(\SRAM|tilePointerY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~5 ),
	.combout(\SRAM|Add1~6_combout ),
	.cout(\SRAM|Add1~7 ));
// synopsys translate_off
defparam \SRAM|Add1~6 .lut_mask = 16'h9617;
defparam \SRAM|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult0|mult_core|romout[0][11]~3_combout  $ (\SRAM|Add1~6_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult0|mult_core|romout[0][11]~3_combout  & ((\SRAM|Add1~6_combout ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\SRAM|Mult0|mult_core|romout[0][11]~3_combout  & (\SRAM|Add1~6_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult0|mult_core|romout[0][11]~3_combout ),
	.datab(\SRAM|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR[11]~33 (
// Equation(s):
// \SRAM|SRAM_ADDR[11]~33_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|SRAM_ADDR[10]~32  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|SRAM_ADDR[10]~32  & VCC))
// \SRAM|SRAM_ADDR[11]~34  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|SRAM_ADDR[10]~32 ))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[10]~32 ),
	.combout(\SRAM|SRAM_ADDR[11]~33_combout ),
	.cout(\SRAM|SRAM_ADDR[11]~34 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11]~33 .lut_mask = 16'hA50A;
defparam \SRAM|SRAM_ADDR[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
cycloneive_lcell_comb \SRAM|SRAM_ADDR[11]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[11]~feeder_combout  = \SRAM|SRAM_ADDR[11]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[11]~33_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][11]~3 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][11]~3_combout  = (\VGAtiming|v_counter [1] & (\VGAtiming|v_counter [3] $ (((\VGAtiming|v_counter [0] & !\VGAtiming|v_counter [2]))))) # (!\VGAtiming|v_counter [1] & ((\VGAtiming|v_counter [3] & ((\VGAtiming|v_counter [0]) # 
// (!\VGAtiming|v_counter [2]))) # (!\VGAtiming|v_counter [3] & ((\VGAtiming|v_counter [2])))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][11]~3 .lut_mask = 16'hCB6C;
defparam \SRAM|Mult1|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult1|mult_core|romout[0][11]~3_combout  $ (\VGAtiming|v_counter [6] $ (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult1|mult_core|romout[0][11]~3_combout  & ((\VGAtiming|v_counter [6]) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\SRAM|Mult1|mult_core|romout[0][11]~3_combout  & (\VGAtiming|v_counter [6] & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult1|mult_core|romout[0][11]~3_combout ),
	.datab(\VGAtiming|v_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneive_lcell_comb \SRAM|Add3~12 (
// Equation(s):
// \SRAM|Add3~12_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|Add3~11  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|Add3~11  & VCC))
// \SRAM|Add3~13  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|Add3~11 ))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~11 ),
	.combout(\SRAM|Add3~12_combout ),
	.cout(\SRAM|Add3~13 ));
// synopsys translate_off
defparam \SRAM|Add3~12 .lut_mask = 16'hA50A;
defparam \SRAM|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N21
dffeas \SRAM|SRAM_ADDR[11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[11]~feeder_combout ),
	.asdata(\SRAM|Add3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][12]~5 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][12]~5_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1] & !\SRAM|Add1~0_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|Add1~0_combout  & ((!\SRAM|tilePointerY [1]) # (!\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][12]~5 .lut_mask = 16'h15A0;
defparam \SRAM|Mult0|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \streamingyOffset[7]~feeder (
// Equation(s):
// \streamingyOffset[7]~feeder_combout  = rasteryOffset[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[7]),
	.cin(gnd),
	.combout(\streamingyOffset[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[7]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \streamingyOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[7] .is_wysiwyg = "true";
defparam \streamingyOffset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N17
dffeas \SRAM|tileOffsetY[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[7] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneive_lcell_comb \SRAM|Add1~8 (
// Equation(s):
// \SRAM|Add1~8_combout  = ((\SRAM|tilePointerY [7] $ (\SRAM|tileOffsetY [7] $ (!\SRAM|Add1~7 )))) # (GND)
// \SRAM|Add1~9  = CARRY((\SRAM|tilePointerY [7] & ((\SRAM|tileOffsetY [7]) # (!\SRAM|Add1~7 ))) # (!\SRAM|tilePointerY [7] & (\SRAM|tileOffsetY [7] & !\SRAM|Add1~7 )))

	.dataa(\SRAM|tilePointerY [7]),
	.datab(\SRAM|tileOffsetY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~7 ),
	.combout(\SRAM|Add1~8_combout ),
	.cout(\SRAM|Add1~9 ));
// synopsys translate_off
defparam \SRAM|Add1~8 .lut_mask = 16'h698E;
defparam \SRAM|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][8]~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][8]~4_combout  = \SRAM|Add1~8_combout  $ (\SRAM|Add1~2_combout )

	.dataa(\SRAM|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Add1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][8]~4 .lut_mask = 16'h55AA;
defparam \SRAM|Mult0|mult_core|romout[1][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & ((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout ))))

	.dataa(\SRAM|Mult0|mult_core|romout[0][12]~5_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[1][8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
cycloneive_lcell_comb \SRAM|SRAM_ADDR[12]~35 (
// Equation(s):
// \SRAM|SRAM_ADDR[12]~35_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|SRAM_ADDR[11]~34 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|SRAM_ADDR[11]~34 ) # (GND)))
// \SRAM|SRAM_ADDR[12]~36  = CARRY((!\SRAM|SRAM_ADDR[11]~34 ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[11]~34 ),
	.combout(\SRAM|SRAM_ADDR[12]~35_combout ),
	.cout(\SRAM|SRAM_ADDR[12]~36 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12]~35 .lut_mask = 16'h5A5F;
defparam \SRAM|SRAM_ADDR[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR[12]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[12]~feeder_combout  = \SRAM|SRAM_ADDR[12]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[12]~35_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][12]~5 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][12]~5_combout  = (\VGAtiming|v_counter [3] & (!\VGAtiming|v_counter [2] & ((!\VGAtiming|v_counter [1]) # (!\VGAtiming|v_counter [0])))) # (!\VGAtiming|v_counter [3] & (((\VGAtiming|v_counter [1] & \VGAtiming|v_counter 
// [2]))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][12]~5 .lut_mask = 16'h304C;
defparam \SRAM|Mult1|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][8]~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][8]~4_combout  = \VGAtiming|v_counter [4] $ (\VGAtiming|v_counter [7])

	.dataa(\VGAtiming|v_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][8]~4 .lut_mask = 16'h55AA;
defparam \SRAM|Mult1|mult_core|romout[1][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout ))))

	.dataa(\SRAM|Mult1|mult_core|romout[0][12]~5_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[1][8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
cycloneive_lcell_comb \SRAM|Add3~14 (
// Equation(s):
// \SRAM|Add3~14_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|Add3~13 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|Add3~13 ) # (GND)))
// \SRAM|Add3~15  = CARRY((!\SRAM|Add3~13 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~13 ),
	.combout(\SRAM|Add3~14_combout ),
	.cout(\SRAM|Add3~15 ));
// synopsys translate_off
defparam \SRAM|Add3~14 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N23
dffeas \SRAM|SRAM_ADDR[12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[12]~feeder_combout ),
	.asdata(\SRAM|Add3~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \streamingyOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[8] .is_wysiwyg = "true";
defparam \streamingyOffset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \SRAM|tileOffsetY[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[8] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \SRAM|Add1~10 (
// Equation(s):
// \SRAM|Add1~10_combout  = (\SRAM|tileOffsetY [8] & (!\SRAM|Add1~9 )) # (!\SRAM|tileOffsetY [8] & ((\SRAM|Add1~9 ) # (GND)))
// \SRAM|Add1~11  = CARRY((!\SRAM|Add1~9 ) # (!\SRAM|tileOffsetY [8]))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~9 ),
	.combout(\SRAM|Add1~10_combout ),
	.cout(\SRAM|Add1~11 ));
// synopsys translate_off
defparam \SRAM|Add1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][9]~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][9]~6_combout  = \SRAM|Add1~4_combout  $ (((\SRAM|Add1~2_combout  & !\SRAM|Add1~8_combout )))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(gnd),
	.datac(\SRAM|Add1~8_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][9]~6 .lut_mask = 16'hF50A;
defparam \SRAM|Mult0|mult_core|romout[1][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][13]~7 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][13]~7_combout  = (\SRAM|Add1~0_combout  & ((\SRAM|tilePointerY [2]) # ((\SRAM|tilePointerY [0] & \SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][13]~7 .lut_mask = 16'hEA00;
defparam \SRAM|Mult0|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult0|mult_core|romout[1][9]~6_combout  $ (\SRAM|Mult0|mult_core|romout[0][13]~7_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult0|mult_core|romout[1][9]~6_combout  & ((\SRAM|Mult0|mult_core|romout[0][13]~7_combout ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\SRAM|Mult0|mult_core|romout[1][9]~6_combout  & (\SRAM|Mult0|mult_core|romout[0][13]~7_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult0|mult_core|romout[1][9]~6_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[0][13]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Add1~10_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\SRAM|Add1~10_combout  & 
// (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Add1~10_combout  & \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\SRAM|Add1~10_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[13]~37 (
// Equation(s):
// \SRAM|SRAM_ADDR[13]~37_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\SRAM|SRAM_ADDR[12]~36  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// (!\SRAM|SRAM_ADDR[12]~36  & VCC))
// \SRAM|SRAM_ADDR[13]~38  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\SRAM|SRAM_ADDR[12]~36 ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[12]~36 ),
	.combout(\SRAM|SRAM_ADDR[13]~37_combout ),
	.cout(\SRAM|SRAM_ADDR[13]~38 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13]~37 .lut_mask = 16'hC30C;
defparam \SRAM|SRAM_ADDR[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[13]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[13]~feeder_combout  = \SRAM|SRAM_ADDR[13]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[13]~37_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][13]~7 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][13]~7_combout  = (\VGAtiming|v_counter [3] & ((\VGAtiming|v_counter [2]) # ((\VGAtiming|v_counter [0] & \VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [2]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][13]~7 .lut_mask = 16'hCC80;
defparam \SRAM|Mult1|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][9]~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][9]~6_combout  = \VGAtiming|v_counter [5] $ (((\VGAtiming|v_counter [4] & !\VGAtiming|v_counter [7])))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][9]~6 .lut_mask = 16'hF05A;
defparam \SRAM|Mult1|mult_core|romout[1][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult1|mult_core|romout[0][13]~7_combout  $ (\SRAM|Mult1|mult_core|romout[1][9]~6_combout  $ (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult1|mult_core|romout[0][13]~7_combout  & ((\SRAM|Mult1|mult_core|romout[1][9]~6_combout ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\SRAM|Mult1|mult_core|romout[0][13]~7_combout  & (\SRAM|Mult1|mult_core|romout[1][9]~6_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult1|mult_core|romout[0][13]~7_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[1][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\VGAtiming|v_counter [8] & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\VGAtiming|v_counter [8] & 
// (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\VGAtiming|v_counter [8] & \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
cycloneive_lcell_comb \SRAM|Add3~16 (
// Equation(s):
// \SRAM|Add3~16_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\SRAM|Add3~15  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (!\SRAM|Add3~15  & VCC))
// \SRAM|Add3~17  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\SRAM|Add3~15 ))

	.dataa(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~15 ),
	.combout(\SRAM|Add3~16_combout ),
	.cout(\SRAM|Add3~17 ));
// synopsys translate_off
defparam \SRAM|Add3~16 .lut_mask = 16'hA50A;
defparam \SRAM|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N17
dffeas \SRAM|SRAM_ADDR[13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[13]~feeder_combout ),
	.asdata(\SRAM|Add3~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][10]~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][10]~8_combout  = \SRAM|Add1~6_combout  $ (((\SRAM|Add1~2_combout  & (\SRAM|Add1~8_combout  & !\SRAM|Add1~4_combout )) # (!\SRAM|Add1~2_combout  & ((\SRAM|Add1~4_combout )))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~8_combout ),
	.datac(\SRAM|Add1~6_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][10]~8 .lut_mask = 16'hA578;
defparam \SRAM|Mult0|mult_core|romout[1][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult0|mult_core|romout[1][10]~8_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SRAM|Mult0|mult_core|romout[1][10]~8_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult0|mult_core|romout[1][10]~8_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|romout[1][10]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \streamingyOffset[9]~feeder (
// Equation(s):
// \streamingyOffset[9]~feeder_combout  = rasteryOffset[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[9]),
	.cin(gnd),
	.combout(\streamingyOffset[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[9]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N27
dffeas \streamingyOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[9] .is_wysiwyg = "true";
defparam \streamingyOffset[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N21
dffeas \SRAM|tileOffsetY[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[9] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneive_lcell_comb \SRAM|Add1~12 (
// Equation(s):
// \SRAM|Add1~12_combout  = (\SRAM|tileOffsetY [9] & (\SRAM|Add1~11  $ (GND))) # (!\SRAM|tileOffsetY [9] & (!\SRAM|Add1~11  & VCC))
// \SRAM|Add1~13  = CARRY((\SRAM|tileOffsetY [9] & !\SRAM|Add1~11 ))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~11 ),
	.combout(\SRAM|Add1~12_combout ),
	.cout(\SRAM|Add1~13 ));
// synopsys translate_off
defparam \SRAM|Add1~12 .lut_mask = 16'hC30C;
defparam \SRAM|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\SRAM|Add1~12_combout  & (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 
//  & VCC)) # (!\SRAM|Add1~12_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\SRAM|Add1~12_combout  & 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Add1~12_combout  & ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Add1~12_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 
// )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Add1~12_combout ))))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\SRAM|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR[14]~39 (
// Equation(s):
// \SRAM|SRAM_ADDR[14]~39_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|SRAM_ADDR[13]~38 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & 
// ((\SRAM|SRAM_ADDR[13]~38 ) # (GND)))
// \SRAM|SRAM_ADDR[14]~40  = CARRY((!\SRAM|SRAM_ADDR[13]~38 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[13]~38 ),
	.combout(\SRAM|SRAM_ADDR[14]~39_combout ),
	.cout(\SRAM|SRAM_ADDR[14]~40 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14]~39 .lut_mask = 16'h5A5F;
defparam \SRAM|SRAM_ADDR[14]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR[14]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[14]~feeder_combout  = \SRAM|SRAM_ADDR[14]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[14]~39_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][10]~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][10]~8_combout  = \VGAtiming|v_counter [6] $ (((\VGAtiming|v_counter [4] & (!\VGAtiming|v_counter [5] & \VGAtiming|v_counter [7])) # (!\VGAtiming|v_counter [4] & (\VGAtiming|v_counter [5]))))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][10]~8 .lut_mask = 16'h969C;
defparam \SRAM|Mult1|mult_core|romout[1][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult1|mult_core|romout[1][10]~8_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SRAM|Mult1|mult_core|romout[1][10]~8_combout  & 
// ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult1|mult_core|romout[1][10]~8_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][10]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\VGAtiming|v_counter [9] & 
// (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\VGAtiming|v_counter [9] & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\VGAtiming|v_counter [9] & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\VGAtiming|v_counter [9] & 
// ((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\VGAtiming|v_counter [9] & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 
// )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\VGAtiming|v_counter [9]))))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\VGAtiming|v_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneive_lcell_comb \SRAM|Add3~18 (
// Equation(s):
// \SRAM|Add3~18_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add3~17 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add3~17 ) # (GND)))
// \SRAM|Add3~19  = CARRY((!\SRAM|Add3~17 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~17 ),
	.combout(\SRAM|Add3~18_combout ),
	.cout(\SRAM|Add3~19 ));
// synopsys translate_off
defparam \SRAM|Add3~18 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N11
dffeas \SRAM|SRAM_ADDR[14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[14]~feeder_combout ),
	.asdata(\SRAM|Add3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][11]~9 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][11]~9_combout  = (\SRAM|Add1~6_combout  & ((\SRAM|Add1~8_combout  & ((\SRAM|Add1~2_combout ) # (\SRAM|Add1~4_combout ))) # (!\SRAM|Add1~8_combout  & ((!\SRAM|Add1~4_combout ))))) # (!\SRAM|Add1~6_combout  & 
// (\SRAM|Add1~8_combout  $ (((\SRAM|Add1~2_combout  & \SRAM|Add1~4_combout )))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~8_combout ),
	.datac(\SRAM|Add1~6_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][11]~9 .lut_mask = 16'hC6BC;
defparam \SRAM|Mult0|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\SRAM|Mult0|mult_core|romout[1][11]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneive_lcell_comb \SRAM|Add1~14 (
// Equation(s):
// \SRAM|Add1~14_combout  = \SRAM|Add1~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add1~13 ),
	.combout(\SRAM|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add1~14 .lut_mask = 16'hF0F0;
defparam \SRAM|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\SRAM|Add1~14_combout  $ 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\SRAM|Add1~14_combout ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 
// ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\SRAM|Add1~14_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\SRAM|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
cycloneive_lcell_comb \SRAM|SRAM_ADDR[15]~41 (
// Equation(s):
// \SRAM|SRAM_ADDR[15]~41_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|SRAM_ADDR[14]~40  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & 
// (!\SRAM|SRAM_ADDR[14]~40  & VCC))
// \SRAM|SRAM_ADDR[15]~42  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|SRAM_ADDR[14]~40 ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[14]~40 ),
	.combout(\SRAM|SRAM_ADDR[15]~41_combout ),
	.cout(\SRAM|SRAM_ADDR[15]~42 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15]~41 .lut_mask = 16'hC30C;
defparam \SRAM|SRAM_ADDR[15]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR[15]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[15]~feeder_combout  = \SRAM|SRAM_ADDR[15]~41_combout 

	.dataa(\SRAM|SRAM_ADDR[15]~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][11]~9 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][11]~9_combout  = (\VGAtiming|v_counter [6] & ((\VGAtiming|v_counter [5] & ((\VGAtiming|v_counter [7]))) # (!\VGAtiming|v_counter [5] & ((\VGAtiming|v_counter [4]) # (!\VGAtiming|v_counter [7]))))) # (!\VGAtiming|v_counter 
// [6] & (\VGAtiming|v_counter [7] $ (((\VGAtiming|v_counter [4] & \VGAtiming|v_counter [5])))))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][11]~9 .lut_mask = 16'hDB2C;
defparam \SRAM|Mult1|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][11]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hA50A;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneive_lcell_comb \SRAM|Add3~20 (
// Equation(s):
// \SRAM|Add3~20_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|Add3~19  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|Add3~19  & VCC))
// \SRAM|Add3~21  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|Add3~19 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~19 ),
	.combout(\SRAM|Add3~20_combout ),
	.cout(\SRAM|Add3~21 ));
// synopsys translate_off
defparam \SRAM|Add3~20 .lut_mask = 16'hC30C;
defparam \SRAM|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N29
dffeas \SRAM|SRAM_ADDR[15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[15]~feeder_combout ),
	.asdata(\SRAM|Add3~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][12]~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][12]~10_combout  = (\SRAM|Add1~8_combout  & (!\SRAM|Add1~6_combout  & ((!\SRAM|Add1~4_combout ) # (!\SRAM|Add1~2_combout )))) # (!\SRAM|Add1~8_combout  & (((\SRAM|Add1~6_combout  & \SRAM|Add1~4_combout ))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~8_combout ),
	.datac(\SRAM|Add1~6_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][12]~10 .lut_mask = 16'h340C;
defparam \SRAM|Mult0|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SRAM|Mult0|mult_core|romout[1][12]~10_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SRAM|Mult0|mult_core|romout[1][12]~10_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\SRAM|Mult0|mult_core|romout[1][12]~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|romout[1][12]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Add1~10_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
//  & VCC)) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Add1~10_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Add1~10_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
// )) # (!\SRAM|Add1~10_combout  & ((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\SRAM|Add1~10_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR[16]~43 (
// Equation(s):
// \SRAM|SRAM_ADDR[16]~43_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|SRAM_ADDR[15]~42 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & 
// ((\SRAM|SRAM_ADDR[15]~42 ) # (GND)))
// \SRAM|SRAM_ADDR[16]~44  = CARRY((!\SRAM|SRAM_ADDR[15]~42 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[15]~42 ),
	.combout(\SRAM|SRAM_ADDR[16]~43_combout ),
	.cout(\SRAM|SRAM_ADDR[16]~44 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16]~43 .lut_mask = 16'h3C3F;
defparam \SRAM|SRAM_ADDR[16]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
cycloneive_lcell_comb \SRAM|SRAM_ADDR[16]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[16]~feeder_combout  = \SRAM|SRAM_ADDR[16]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[16]~43_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][12]~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][12]~10_combout  = (\VGAtiming|v_counter [6] & (((\VGAtiming|v_counter [5] & !\VGAtiming|v_counter [7])))) # (!\VGAtiming|v_counter [6] & (\VGAtiming|v_counter [7] & ((!\VGAtiming|v_counter [5]) # (!\VGAtiming|v_counter 
// [4]))))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][12]~10 .lut_mask = 16'h13C0;
defparam \SRAM|Mult1|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SRAM|Mult1|mult_core|romout[1][12]~10_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SRAM|Mult1|mult_core|romout[1][12]~10_combout  & 
// ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\SRAM|Mult1|mult_core|romout[1][12]~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][12]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\VGAtiming|v_counter [8] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\VGAtiming|v_counter [8] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\VGAtiming|v_counter [8] & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
// )) # (!\VGAtiming|v_counter [8] & ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
cycloneive_lcell_comb \SRAM|Add3~22 (
// Equation(s):
// \SRAM|Add3~22_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|Add3~21 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|Add3~21 ) # (GND)))
// \SRAM|Add3~23  = CARRY((!\SRAM|Add3~21 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~21 ),
	.combout(\SRAM|Add3~22_combout ),
	.cout(\SRAM|Add3~23 ));
// synopsys translate_off
defparam \SRAM|Add3~22 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N15
dffeas \SRAM|SRAM_ADDR[16] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[16]~feeder_combout ),
	.asdata(\SRAM|Add3~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][13]~11 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][13]~11_combout  = (\SRAM|Add1~8_combout  & ((\SRAM|Add1~6_combout ) # ((\SRAM|Add1~2_combout  & \SRAM|Add1~4_combout ))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~8_combout ),
	.datac(\SRAM|Add1~6_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][13]~11 .lut_mask = 16'hC8C0;
defparam \SRAM|Mult0|mult_core|romout[1][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \SRAM|Mult0|mult_core|romout[1][13]~11_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 )

	.dataa(\SRAM|Mult0|mult_core|romout[1][13]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hA5A5;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][9]~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][9]~12_combout  = \SRAM|Add1~12_combout  $ (\SRAM|Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Add1~12_combout ),
	.datad(\SRAM|Add1~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][9]~12 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult0|mult_core|romout[2][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\SRAM|Mult0|mult_core|romout[2][9]~12_combout  $ 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\SRAM|Mult0|mult_core|romout[2][9]~12_combout ) # 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\SRAM|Mult0|mult_core|romout[2][9]~12_combout  & 
// !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[2][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR[17]~45 (
// Equation(s):
// \SRAM|SRAM_ADDR[17]~45_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\SRAM|SRAM_ADDR[16]~44  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & 
// (!\SRAM|SRAM_ADDR[16]~44  & VCC))
// \SRAM|SRAM_ADDR[17]~46  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\SRAM|SRAM_ADDR[16]~44 ))

	.dataa(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[16]~44 ),
	.combout(\SRAM|SRAM_ADDR[17]~45_combout ),
	.cout(\SRAM|SRAM_ADDR[17]~46 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17]~45 .lut_mask = 16'hA50A;
defparam \SRAM|SRAM_ADDR[17]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][13]~11 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][13]~11_combout  = (\VGAtiming|v_counter [7] & ((\VGAtiming|v_counter [6]) # ((\VGAtiming|v_counter [4] & \VGAtiming|v_counter [5]))))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|v_counter [7]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][13]~11 .lut_mask = 16'hEC00;
defparam \SRAM|Mult1|mult_core|romout[1][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\SRAM|Mult1|mult_core|romout[1][13]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult1|mult_core|romout[1][13]~11_combout ),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[2][9]~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[2][9]~12_combout  = \VGAtiming|v_counter [8] $ (\VGAtiming|v_counter [9])

	.dataa(\VGAtiming|v_counter [8]),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[2][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[2][9]~12 .lut_mask = 16'h5A5A;
defparam \SRAM|Mult1|mult_core|romout[2][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\SRAM|Mult1|mult_core|romout[2][9]~12_combout  $ 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\SRAM|Mult1|mult_core|romout[2][9]~12_combout ) # 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\SRAM|Mult1|mult_core|romout[2][9]~12_combout  & 
// !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[2][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
cycloneive_lcell_comb \SRAM|Add3~24 (
// Equation(s):
// \SRAM|Add3~24_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\SRAM|Add3~23  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (!\SRAM|Add3~23  & VCC))
// \SRAM|Add3~25  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\SRAM|Add3~23 ))

	.dataa(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~23 ),
	.combout(\SRAM|Add3~24_combout ),
	.cout(\SRAM|Add3~25 ));
// synopsys translate_off
defparam \SRAM|Add3~24 .lut_mask = 16'hA50A;
defparam \SRAM|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y26_N25
dffeas \SRAM|SRAM_ADDR[17] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[17]~45_combout ),
	.asdata(\SRAM|Add3~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][10]~13 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][10]~13_combout  = \SRAM|Add1~14_combout  $ (((\SRAM|Add1~12_combout  & !\SRAM|Add1~10_combout )))

	.dataa(gnd),
	.datab(\SRAM|Add1~12_combout ),
	.datac(\SRAM|Add1~14_combout ),
	.datad(\SRAM|Add1~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][10]~13 .lut_mask = 16'hF03C;
defparam \SRAM|Mult0|mult_core|romout[2][10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult0|mult_core|romout[2][10]~13_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\SRAM|Mult0|mult_core|romout[2][10]~13_combout  & ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult0|mult_core|romout[2][10]~13_combout ))

	.dataa(\SRAM|Mult0|mult_core|romout[2][10]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR[18]~47 (
// Equation(s):
// \SRAM|SRAM_ADDR[18]~47_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|SRAM_ADDR[17]~46 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & 
// ((\SRAM|SRAM_ADDR[17]~46 ) # (GND)))
// \SRAM|SRAM_ADDR[18]~48  = CARRY((!\SRAM|SRAM_ADDR[17]~46 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[17]~46 ),
	.combout(\SRAM|SRAM_ADDR[18]~47_combout ),
	.cout(\SRAM|SRAM_ADDR[18]~48 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18]~47 .lut_mask = 16'h3C3F;
defparam \SRAM|SRAM_ADDR[18]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneive_lcell_comb \SRAM|SRAM_ADDR[18]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[18]~feeder_combout  = \SRAM|SRAM_ADDR[18]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[18]~47_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & ((\VGAtiming|v_counter [8]) # ((!\VGAtiming|v_counter [9])))) # 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & (((!\VGAtiming|v_counter [8] & \VGAtiming|v_counter [9])) # (GND)))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\VGAtiming|v_counter [8]) # ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (!\VGAtiming|v_counter [9])))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\VGAtiming|v_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'hB4BF;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneive_lcell_comb \SRAM|Add3~26 (
// Equation(s):
// \SRAM|Add3~26_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Add3~25 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & ((\SRAM|Add3~25 ) # (GND)))
// \SRAM|Add3~27  = CARRY((!\SRAM|Add3~25 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~25 ),
	.combout(\SRAM|Add3~26_combout ),
	.cout(\SRAM|Add3~27 ));
// synopsys translate_off
defparam \SRAM|Add3~26 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N9
dffeas \SRAM|SRAM_ADDR[18] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[18]~feeder_combout ),
	.asdata(\SRAM|Add3~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][11] (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][11]~combout  = (\SRAM|Add1~14_combout  & (!\SRAM|Add1~12_combout )) # (!\SRAM|Add1~14_combout  & (\SRAM|Add1~12_combout  & \SRAM|Add1~10_combout ))

	.dataa(\SRAM|Add1~14_combout ),
	.datab(\SRAM|Add1~12_combout ),
	.datac(gnd),
	.datad(\SRAM|Add1~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][11]~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][11] .lut_mask = 16'h6622;
defparam \SRAM|Mult0|mult_core|romout[2][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (!\SRAM|Mult0|mult_core|romout[2][11]~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult0|mult_core|romout[2][11]~combout ),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hF00F;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR[19]~49 (
// Equation(s):
// \SRAM|SRAM_ADDR[19]~49_combout  = \SRAM|SRAM_ADDR[18]~48  $ (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cin(\SRAM|SRAM_ADDR[18]~48 ),
	.combout(\SRAM|SRAM_ADDR[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19]~49 .lut_mask = 16'hF00F;
defparam \SRAM|SRAM_ADDR[19]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
cycloneive_lcell_comb \SRAM|SRAM_ADDR[19]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[19]~feeder_combout  = \SRAM|SRAM_ADDR[19]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[19]~49_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (((!\VGAtiming|v_counter [9]) # (!\VGAtiming|v_counter [8])))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(\VGAtiming|v_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h8787;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneive_lcell_comb \SRAM|Add3~28 (
// Equation(s):
// \SRAM|Add3~28_combout  = \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  $ (!\SRAM|Add3~27 )

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add3~27 ),
	.combout(\SRAM|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add3~28 .lut_mask = 16'hC3C3;
defparam \SRAM|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y26_N3
dffeas \SRAM|SRAM_ADDR[19] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[19]~feeder_combout ),
	.asdata(\SRAM|Add3~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[10]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \LEDR~3 (
// Equation(s):
// \LEDR~3_combout  = (\state.endState~q ) # (!\state.rasterTile~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.endState~q ),
	.datad(\state.rasterTile~q ),
	.cin(gnd),
	.combout(\LEDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~3 .lut_mask = 16'hF0FF;
defparam \LEDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \LEDR~4 (
// Equation(s):
// \LEDR~4_combout  = (\state.endState~q ) # (\state.moveTile~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.endState~q ),
	.datad(\state.moveTile~q ),
	.cin(gnd),
	.combout(\LEDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~4 .lut_mask = 16'hFFF0;
defparam \LEDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N8
cycloneive_lcell_comb \SRAM|VGA_R[3]~feeder (
// Equation(s):
// \SRAM|VGA_R[3]~feeder_combout  = \SRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N9
dffeas \SRAM|VGA_R[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N26
cycloneive_lcell_comb \SRAM|VGA_R[4]~feeder (
// Equation(s):
// \SRAM|VGA_R[4]~feeder_combout  = \SRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N27
dffeas \SRAM|VGA_R[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y25_N21
dffeas \SRAM|VGA_R[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y25_N7
dffeas \SRAM|VGA_R[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N16
cycloneive_lcell_comb \SRAM|VGA_R[7]~feeder (
// Equation(s):
// \SRAM|VGA_R[7]~feeder_combout  = \SRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N17
dffeas \SRAM|VGA_R[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N18
cycloneive_lcell_comb \SRAM|VGA_G[2]~feeder (
// Equation(s):
// \SRAM|VGA_G[2]~feeder_combout  = \SRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N19
dffeas \SRAM|VGA_G[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[2] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N12
cycloneive_lcell_comb \SRAM|VGA_G[3]~feeder (
// Equation(s):
// \SRAM|VGA_G[3]~feeder_combout  = \SRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N13
dffeas \SRAM|VGA_G[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y25_N15
dffeas \SRAM|VGA_G[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N24
cycloneive_lcell_comb \SRAM|VGA_G[5]~feeder (
// Equation(s):
// \SRAM|VGA_G[5]~feeder_combout  = \SRAM_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N25
dffeas \SRAM|VGA_G[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y25_N11
dffeas \SRAM|VGA_G[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y25_N5
dffeas \SRAM|VGA_G[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N30
cycloneive_lcell_comb \SRAM|VGA_B[3]~feeder (
// Equation(s):
// \SRAM|VGA_B[3]~feeder_combout  = \SRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N31
dffeas \SRAM|VGA_B[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N0
cycloneive_lcell_comb \SRAM|VGA_B[4]~feeder (
// Equation(s):
// \SRAM|VGA_B[4]~feeder_combout  = \SRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N1
dffeas \SRAM|VGA_B[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y25_N3
dffeas \SRAM|VGA_B[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N28
cycloneive_lcell_comb \SRAM|VGA_B[6]~feeder (
// Equation(s):
// \SRAM|VGA_B[6]~feeder_combout  = \SRAM_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N29
dffeas \SRAM|VGA_B[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y25_N23
dffeas \SRAM|VGA_B[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneive_lcell_comb \VGAtiming|always1~2 (
// Equation(s):
// \VGAtiming|always1~2_combout  = (\VGAtiming|Add0~12_combout  & (\VGAtiming|Add0~8_combout  & \VGAtiming|Add0~10_combout )) # (!\VGAtiming|Add0~12_combout  & (!\VGAtiming|Add0~8_combout  & !\VGAtiming|Add0~10_combout ))

	.dataa(\VGAtiming|Add0~12_combout ),
	.datab(gnd),
	.datac(\VGAtiming|Add0~8_combout ),
	.datad(\VGAtiming|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~2 .lut_mask = 16'hA005;
defparam \VGAtiming|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneive_lcell_comb \VGAtiming|always1~3 (
// Equation(s):
// \VGAtiming|always1~3_combout  = (\VGAtiming|Add0~16_combout ) # (((\VGAtiming|always1~2_combout ) # (!\VGAtiming|Add0~14_combout )) # (!\VGAtiming|Add0~18_combout ))

	.dataa(\VGAtiming|Add0~16_combout ),
	.datab(\VGAtiming|Add0~18_combout ),
	.datac(\VGAtiming|Add0~14_combout ),
	.datad(\VGAtiming|always1~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~3 .lut_mask = 16'hFFBF;
defparam \VGAtiming|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N11
dffeas \VGAtiming|VGA_HS (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_HS .is_wysiwyg = "true";
defparam \VGAtiming|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneive_lcell_comb \VGAtiming|always1~5 (
// Equation(s):
// \VGAtiming|always1~5_combout  = (\VGAtiming|Equal0~2_combout  & (((\VGAtiming|Add1~2_combout )))) # (!\VGAtiming|Equal0~2_combout  & (!\VGAtiming|v_counter [4] & ((\VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(\VGAtiming|Add1~2_combout ),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~5 .lut_mask = 16'hCC50;
defparam \VGAtiming|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneive_lcell_comb \VGAtiming|always1~4 (
// Equation(s):
// \VGAtiming|always1~4_combout  = (!\VGAtiming|v_counter_in[2]~1_combout  & (!\VGAtiming|v_counter_in[9]~0_combout  & (\VGAtiming|v_counter_in[3]~2_combout  & \VGAtiming|LessThan5~2_combout )))

	.dataa(\VGAtiming|v_counter_in[2]~1_combout ),
	.datab(\VGAtiming|v_counter_in[9]~0_combout ),
	.datac(\VGAtiming|v_counter_in[3]~2_combout ),
	.datad(\VGAtiming|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~4 .lut_mask = 16'h1000;
defparam \VGAtiming|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneive_lcell_comb \VGAtiming|always1~6 (
// Equation(s):
// \VGAtiming|always1~6_combout  = (((\VGAtiming|Equal0~2_combout  & \VGAtiming|Add1~8_combout )) # (!\VGAtiming|always1~4_combout )) # (!\VGAtiming|always1~5_combout )

	.dataa(\VGAtiming|always1~5_combout ),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(\VGAtiming|Add1~8_combout ),
	.datad(\VGAtiming|always1~4_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~6 .lut_mask = 16'hD5FF;
defparam \VGAtiming|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N21
dffeas \VGAtiming|VGA_VS (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_VS .is_wysiwyg = "true";
defparam \VGAtiming|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
