

================================================================
== Vitis HLS Report for 'add5_sat_ufixed'
================================================================
* Date:           Thu Sep  4 18:22:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        add5_sat_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.874 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_90_p2   |         +|   0|  0|  13|           4|           4|
    |add_ln19_2_fu_100_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln19_3_fu_109_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln19_fu_76_p2     |         +|   0|  0|  11|           3|           3|
    |icmp_ln19_fu_129_p2   |      icmp|   0|  0|  10|           2|           1|
    |ap_return             |    select|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  50|          18|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln19_1_reg_143  |  4|   0|    4|          0|
    |ap_CS_fsm           |  2|   0|    2|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  6|   0|    6|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  add5_sat_ufixed|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  add5_sat_ufixed|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  add5_sat_ufixed|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  add5_sat_ufixed|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  add5_sat_ufixed|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  add5_sat_ufixed|  return value|
|ap_return  |  out|    2|  ap_ctrl_hs|  add5_sat_ufixed|  return value|
|a          |   in|    2|     ap_none|                a|        scalar|
|b          |   in|    2|     ap_none|                b|        scalar|
|c          |   in|    2|     ap_none|                c|        scalar|
|d          |   in|    2|     ap_none|                d|        scalar|
|e          |   in|    2|     ap_none|                e|        scalar|
+-----------+-----+-----+------------+-----------------+--------------+

