// Seed: 3363170317
module module_0 ();
  parameter id_1 = id_1;
  parameter id_2 = id_2;
  assign id_3 = id_3;
  assign module_2.id_3 = 0;
  wire id_4;
  wire id_5, id_6;
endmodule
module module_1;
  reg id_1 = (-1'b0) + "";
  reg id_2;
  bit id_3;
  assign id_1 = id_2;
  logic [7:0][1] id_4;
  always id_1 <= id_1;
  assign id_2 = id_1.id_3;
  reg id_5;
  wire id_6;
  supply0 id_7 = 1;
  module_0 modCall_1 ();
  id_8(
      id_2
  );
  assign id_5 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
