/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module adc_ctrl(clk_i, clk_aon_i, rst_ni, rst_aon_ni, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[0].alert_p , \alert_tx_o[0].alert_n , \adc_o.pd , \adc_i.data_valid , intr_debug_cable_o, wkup_req_o, \tl_o.d_opcode , \adc_o.channel_sel 
, \adc_i.data , \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size , \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask , \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg );
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire _1356_;
  wire _1357_;
  wire _1358_;
  wire _1359_;
  wire _1360_;
  wire _1361_;
  wire _1362_;
  wire _1363_;
  wire _1364_;
  wire _1365_;
  wire _1366_;
  wire _1367_;
  wire _1368_;
  wire _1369_;
  wire _1370_;
  wire _1371_;
  wire _1372_;
  wire _1373_;
  wire _1374_;
  wire _1375_;
  wire _1376_;
  wire _1377_;
  wire _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire _1384_;
  wire _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  wire _1400_;
  wire _1401_;
  wire _1402_;
  wire _1403_;
  wire _1404_;
  wire _1405_;
  wire _1406_;
  wire _1407_;
  wire _1408_;
  wire _1409_;
  wire _1410_;
  wire _1411_;
  wire _1412_;
  wire _1413_;
  wire _1414_;
  wire _1415_;
  wire _1416_;
  wire _1417_;
  wire _1418_;
  wire _1419_;
  wire _1420_;
  wire _1421_;
  wire _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire _1431_;
  wire _1432_;
  wire _1433_;
  wire _1434_;
  wire _1435_;
  wire _1436_;
  wire _1437_;
  wire _1438_;
  wire _1439_;
  wire _1440_;
  wire _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire _1446_;
  wire _1447_;
  wire _1448_;
  wire _1449_;
  wire _1450_;
  wire _1451_;
  wire _1452_;
  wire _1453_;
  wire _1454_;
  wire _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire _1461_;
  input [9:0] \adc_i.data ;
  wire [9:0] \adc_i.data ;
  input \adc_i.data_valid ;
  wire \adc_i.data_valid ;
  output [1:0] \adc_o.channel_sel ;
  wire [1:0] \adc_o.channel_sel ;
  output \adc_o.pd ;
  wire \adc_o.pd ;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  input clk_aon_i;
  wire clk_aon_i;
  input clk_i;
  wire clk_i;
  wire \gen_alert_tx[0].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  output intr_debug_cable_o;
  wire intr_debug_cable_o;
  input rst_aon_ni;
  wire rst_aon_ni;
  input rst_ni;
  wire rst_ni;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire [9:0] \u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d ;
  wire \u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ;
  wire [9:0] \u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d ;
  wire \u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ;
  wire \u_adc_ctrl_core.adc_intr_status_o.oneshot.de ;
  wire \u_adc_ctrl_core.intr_state_o.de ;
  wire \u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ;
  wire \u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ;
  wire [4:0] \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q ;
  wire \u_adc_ctrl_core.u_oneshot_done_sync.prim_flop_2sync.d_i ;
  wire [31:0] \u_reg.adc_chn0_filter_ctl_2_qs ;
  wire [31:0] \u_reg.adc_chn0_filter_ctl_4_qs ;
  wire [31:0] \u_reg.adc_chn0_filter_ctl_6_qs ;
  wire [31:0] \u_reg.adc_chn1_filter_ctl_1_qs ;
  wire [31:0] \u_reg.adc_chn1_filter_ctl_3_qs ;
  wire [31:0] \u_reg.adc_chn1_filter_ctl_5_qs ;
  wire [27:0] \u_reg.adc_chn_val_0_qs ;
  wire [15:0] \u_reg.adc_sample_ctl_qs ;
  wire [7:0] \u_reg.adc_wakeup_ctl_qs ;
  wire [9:0] \u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int ;
  wire [9:0] \u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int ;
  wire \u_reg.intg_err ;
  wire \u_reg.sync_aon_update ;
  wire \u_reg.u_adc_chn0_filter_ctl_0_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_0_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_1_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_1_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_2_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_2_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_2_cond_2.wd ;
  wire \u_reg.u_adc_chn0_filter_ctl_2_en_2.wd ;
  wire \u_reg.u_adc_chn0_filter_ctl_3_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_3_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_4_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_4_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_4_cond_4.wd ;
  wire \u_reg.u_adc_chn0_filter_ctl_4_en_4.wd ;
  wire \u_reg.u_adc_chn0_filter_ctl_5_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_5_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_6_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_6_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_6_cond_6.wd ;
  wire \u_reg.u_adc_chn0_filter_ctl_6_en_6.wd ;
  wire \u_reg.u_adc_chn0_filter_ctl_7_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn0_filter_ctl_7_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_0_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_0_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_1_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_1_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_1_cond_1.wd ;
  wire \u_reg.u_adc_chn1_filter_ctl_1_en_1.wd ;
  wire \u_reg.u_adc_chn1_filter_ctl_2_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_2_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_3_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_3_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_3_cond_3.wd ;
  wire \u_reg.u_adc_chn1_filter_ctl_3_en_3.wd ;
  wire \u_reg.u_adc_chn1_filter_ctl_4_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_4_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_5_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_5_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_5_cond_5.wd ;
  wire \u_reg.u_adc_chn1_filter_ctl_5_en_5.wd ;
  wire \u_reg.u_adc_chn1_filter_ctl_6_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_6_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_7_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_chn1_filter_ctl_7_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_en_ctl_adc_enable.wd ;
  wire \u_reg.u_adc_en_ctl_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_en_ctl_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_fsm_rst_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_fsm_rst_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_lp_sample_ctl_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_lp_sample_ctl_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_pd_ctl_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_pd_ctl_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_sample_ctl_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_sample_ctl_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_adc_wakeup_ctl_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_adc_wakeup_ctl_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_aon_tgl.ack_sync.d_i ;
  wire \u_reg.u_aon_tgl.req_sync.d_i ;
  wire \u_reg.u_filter_status_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_filter_status_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_reg_if.a_ack ;
  output wkup_req_o;
  wire wkup_req_o;
  dffsre _1462_ (
    .C(clk_aon_i),
    .D(_0001_),
    .E(_0000_),
    .Q(_0002_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1463_ (
    .C(clk_aon_i),
    .D(_0004_),
    .E(_0003_),
    .Q(\u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1464_ (
    .C(clk_aon_i),
    .D(_0005_),
    .E(_0003_),
    .Q(_0006_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1465_ (
    .C(clk_aon_i),
    .D(_0008_),
    .E(_0007_),
    .Q(\u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1466_ (
    .C(clk_aon_i),
    .D(_0010_),
    .E(_0009_),
    .Q(\u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1467_ (
    .C(clk_i),
    .D(_0012_),
    .E(_0011_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1468_ (
    .C(clk_i),
    .D(_0013_),
    .E(_0011_),
    .Q(_0014_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1469_ (
    .C(clk_i),
    .D(_0016_),
    .E(_0015_),
    .Q(_0018_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1470_ (
    .C(clk_i),
    .D(_0017_),
    .E(_0015_),
    .Q(_0019_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1471_ (
    .C(clk_i),
    .D(_0021_),
    .E(_0020_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1472_ (
    .C(clk_i),
    .D(_0023_),
    .E(_0022_),
    .Q(_0025_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1473_ (
    .C(clk_i),
    .D(_0024_),
    .E(_0022_),
    .Q(_0026_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1474_ (
    .C(clk_aon_i),
    .D(\adc_i.data [0]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [0]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1475_ (
    .C(clk_aon_i),
    .D(\adc_i.data [1]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [1]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1476_ (
    .C(clk_aon_i),
    .D(\adc_i.data [2]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [2]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1477_ (
    .C(clk_aon_i),
    .D(\adc_i.data [3]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [3]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1478_ (
    .C(clk_aon_i),
    .D(\adc_i.data [4]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [4]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1479_ (
    .C(clk_aon_i),
    .D(\adc_i.data [5]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [5]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1480_ (
    .C(clk_aon_i),
    .D(\adc_i.data [6]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [6]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1481_ (
    .C(clk_aon_i),
    .D(\adc_i.data [7]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [7]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1482_ (
    .C(clk_aon_i),
    .D(\adc_i.data [8]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [8]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1483_ (
    .C(clk_aon_i),
    .D(\adc_i.data [9]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [9]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1484_ (
    .C(clk_i),
    .D(_0028_),
    .E(_0027_),
    .Q(_0050_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1485_ (
    .C(clk_i),
    .D(_0029_),
    .E(_0027_),
    .Q(_0051_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1486_ (
    .C(clk_i),
    .D(_0030_),
    .E(_0027_),
    .Q(_0052_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1487_ (
    .C(clk_i),
    .D(_0031_),
    .E(_0027_),
    .Q(_0053_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1488_ (
    .C(clk_i),
    .D(_0032_),
    .E(_0027_),
    .Q(_0054_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1489_ (
    .C(clk_i),
    .D(_0033_),
    .E(_0027_),
    .Q(_0055_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1490_ (
    .C(clk_i),
    .D(_0034_),
    .E(_0027_),
    .Q(_0056_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1491_ (
    .C(clk_i),
    .D(_0035_),
    .E(_0027_),
    .Q(_0057_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1492_ (
    .C(clk_i),
    .D(_0036_),
    .E(_0027_),
    .Q(_0058_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1493_ (
    .C(clk_i),
    .D(_0037_),
    .E(_0027_),
    .Q(_0059_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1494_ (
    .C(clk_i),
    .D(_0038_),
    .E(_0027_),
    .Q(_0060_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1495_ (
    .C(clk_i),
    .D(_0039_),
    .E(_0027_),
    .Q(_0061_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1496_ (
    .C(clk_i),
    .D(_0040_),
    .E(_0027_),
    .Q(_0062_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1497_ (
    .C(clk_i),
    .D(_0041_),
    .E(_0027_),
    .Q(_0063_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1498_ (
    .C(clk_i),
    .D(_0042_),
    .E(_0027_),
    .Q(_0064_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1499_ (
    .C(clk_i),
    .D(_0043_),
    .E(_0027_),
    .Q(_0065_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1500_ (
    .C(clk_i),
    .D(_0044_),
    .E(_0027_),
    .Q(_0066_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1501_ (
    .C(clk_i),
    .D(_0045_),
    .E(_0027_),
    .Q(_0067_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1502_ (
    .C(clk_i),
    .D(_0046_),
    .E(_0027_),
    .Q(_0068_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1503_ (
    .C(clk_i),
    .D(_0047_),
    .E(_0027_),
    .Q(_0069_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1504_ (
    .C(clk_i),
    .D(_0048_),
    .E(_0027_),
    .Q(_0070_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1505_ (
    .C(clk_i),
    .D(_0049_),
    .E(_0027_),
    .Q(_0071_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1506_ (
    .C(clk_aon_i),
    .D(_0073_),
    .E(_0072_),
    .Q(_0077_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1507_ (
    .C(clk_aon_i),
    .D(_0074_),
    .E(_0072_),
    .Q(_0078_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1508_ (
    .C(clk_aon_i),
    .D(_0075_),
    .E(_0072_),
    .Q(_0079_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1509_ (
    .C(clk_aon_i),
    .D(_0076_),
    .E(_0072_),
    .Q(_0080_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1510_ (
    .C(clk_aon_i),
    .D(\adc_i.data [0]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [0]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1511_ (
    .C(clk_aon_i),
    .D(\adc_i.data [1]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [1]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1512_ (
    .C(clk_aon_i),
    .D(\adc_i.data [2]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [2]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1513_ (
    .C(clk_aon_i),
    .D(\adc_i.data [3]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [3]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1514_ (
    .C(clk_aon_i),
    .D(\adc_i.data [4]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [4]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1515_ (
    .C(clk_aon_i),
    .D(\adc_i.data [5]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [5]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1516_ (
    .C(clk_aon_i),
    .D(\adc_i.data [6]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [6]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1517_ (
    .C(clk_aon_i),
    .D(\adc_i.data [7]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [7]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1518_ (
    .C(clk_aon_i),
    .D(\adc_i.data [8]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [8]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1519_ (
    .C(clk_aon_i),
    .D(\adc_i.data [9]),
    .E(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [9]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1520_ (
    .C(clk_aon_i),
    .D(_0082_),
    .E(_0081_),
    .Q(_0106_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1521_ (
    .C(clk_aon_i),
    .D(_0083_),
    .E(_0081_),
    .Q(_0107_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1522_ (
    .C(clk_aon_i),
    .D(_0084_),
    .E(_0081_),
    .Q(_0108_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1523_ (
    .C(clk_aon_i),
    .D(_0085_),
    .E(_0081_),
    .Q(_0109_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1524_ (
    .C(clk_aon_i),
    .D(_0086_),
    .E(_0081_),
    .Q(_0110_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1525_ (
    .C(clk_aon_i),
    .D(_0087_),
    .E(_0081_),
    .Q(_0111_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1526_ (
    .C(clk_aon_i),
    .D(_0088_),
    .E(_0081_),
    .Q(_0112_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1527_ (
    .C(clk_aon_i),
    .D(_0089_),
    .E(_0081_),
    .Q(_0113_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1528_ (
    .C(clk_aon_i),
    .D(_0090_),
    .E(_0081_),
    .Q(_0114_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1529_ (
    .C(clk_aon_i),
    .D(_0091_),
    .E(_0081_),
    .Q(_0115_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1530_ (
    .C(clk_aon_i),
    .D(_0092_),
    .E(_0081_),
    .Q(_0116_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1531_ (
    .C(clk_aon_i),
    .D(_0093_),
    .E(_0081_),
    .Q(_0117_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1532_ (
    .C(clk_aon_i),
    .D(_0094_),
    .E(_0081_),
    .Q(_0118_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1533_ (
    .C(clk_aon_i),
    .D(_0095_),
    .E(_0081_),
    .Q(_0119_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1534_ (
    .C(clk_aon_i),
    .D(_0096_),
    .E(_0081_),
    .Q(_0120_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1535_ (
    .C(clk_aon_i),
    .D(_0097_),
    .E(_0081_),
    .Q(_0121_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1536_ (
    .C(clk_aon_i),
    .D(_0098_),
    .E(_0081_),
    .Q(_0122_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1537_ (
    .C(clk_aon_i),
    .D(_0099_),
    .E(_0081_),
    .Q(_0123_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1538_ (
    .C(clk_aon_i),
    .D(_0100_),
    .E(_0081_),
    .Q(_0124_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1539_ (
    .C(clk_aon_i),
    .D(_0101_),
    .E(_0081_),
    .Q(_0125_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1540_ (
    .C(clk_aon_i),
    .D(_0102_),
    .E(_0081_),
    .Q(_0126_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1541_ (
    .C(clk_aon_i),
    .D(_0103_),
    .E(_0081_),
    .Q(_0127_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1542_ (
    .C(clk_aon_i),
    .D(_0104_),
    .E(_0081_),
    .Q(_0128_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1543_ (
    .C(clk_aon_i),
    .D(_0105_),
    .E(_0081_),
    .Q(_0129_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1544_ (
    .C(clk_i),
    .D(_0130_),
    .E(\u_adc_ctrl_core.intr_state_o.de ),
    .Q(_0131_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1545_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_0132_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1546_ (
    .C(clk_i),
    .D(_0134_),
    .E(_0133_),
    .Q(_0135_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1547_ (
    .C(clk_i),
    .D(_0137_),
    .E(_0136_),
    .Q(_0166_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1548_ (
    .C(clk_i),
    .D(_0138_),
    .E(_0136_),
    .Q(_0167_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1549_ (
    .C(clk_i),
    .D(_0139_),
    .E(_0136_),
    .Q(_0168_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1550_ (
    .C(clk_i),
    .D(_0140_),
    .E(_0136_),
    .Q(_0169_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1551_ (
    .C(clk_i),
    .D(_0141_),
    .E(_0136_),
    .Q(_0170_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1552_ (
    .C(clk_i),
    .D(_0142_),
    .E(_0136_),
    .Q(_0171_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1553_ (
    .C(clk_i),
    .D(_0143_),
    .E(_0136_),
    .Q(_0172_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1554_ (
    .C(clk_i),
    .D(_0144_),
    .E(_0136_),
    .Q(_0173_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1555_ (
    .C(clk_i),
    .D(_0145_),
    .E(_0136_),
    .Q(_0174_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1556_ (
    .C(clk_i),
    .D(_0146_),
    .E(_0136_),
    .Q(_0175_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1557_ (
    .C(clk_i),
    .D(_0147_),
    .E(_0136_),
    .Q(_0176_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1558_ (
    .C(clk_i),
    .D(_0148_),
    .E(_0136_),
    .Q(_0177_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1559_ (
    .C(clk_i),
    .D(_0149_),
    .E(_0136_),
    .Q(_0178_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1560_ (
    .C(clk_i),
    .D(_0150_),
    .E(_0136_),
    .Q(_0179_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1561_ (
    .C(clk_i),
    .D(_0151_),
    .E(_0136_),
    .Q(_0180_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1562_ (
    .C(clk_i),
    .D(_0152_),
    .E(_0136_),
    .Q(_0181_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1563_ (
    .C(clk_i),
    .D(_0153_),
    .E(_0136_),
    .Q(_0182_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1564_ (
    .C(clk_i),
    .D(_0154_),
    .E(_0136_),
    .Q(_0183_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1565_ (
    .C(clk_i),
    .D(_0155_),
    .E(_0136_),
    .Q(_0184_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1566_ (
    .C(clk_i),
    .D(_0156_),
    .E(_0136_),
    .Q(_0185_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1567_ (
    .C(clk_i),
    .D(_0157_),
    .E(_0136_),
    .Q(_0186_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1568_ (
    .C(clk_i),
    .D(_0158_),
    .E(_0136_),
    .Q(_0187_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1569_ (
    .C(clk_i),
    .D(_0159_),
    .E(_0136_),
    .Q(_0188_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1570_ (
    .C(clk_i),
    .D(_0160_),
    .E(_0136_),
    .Q(_0189_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1571_ (
    .C(clk_i),
    .D(_0161_),
    .E(_0136_),
    .Q(_0190_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1572_ (
    .C(clk_i),
    .D(_0162_),
    .E(_0136_),
    .Q(_0191_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1573_ (
    .C(clk_i),
    .D(_0163_),
    .E(_0136_),
    .Q(_0192_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1574_ (
    .C(clk_i),
    .D(_0164_),
    .E(_0136_),
    .Q(_0193_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1575_ (
    .C(clk_i),
    .D(_0165_),
    .E(_0136_),
    .Q(_0194_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1576_ (
    .C(clk_i),
    .D(_0196_),
    .E(_0195_),
    .Q(_0197_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1577_ (
    .C(clk_i),
    .D(_0199_),
    .E(_0198_),
    .Q(_0207_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1578_ (
    .C(clk_i),
    .D(_0200_),
    .E(_0198_),
    .Q(_0208_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1579_ (
    .C(clk_i),
    .D(_0201_),
    .E(_0198_),
    .Q(_0209_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1580_ (
    .C(clk_i),
    .D(_0202_),
    .E(_0198_),
    .Q(_0210_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1581_ (
    .C(clk_i),
    .D(_0203_),
    .E(_0198_),
    .Q(_0211_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1582_ (
    .C(clk_i),
    .D(_0204_),
    .E(_0198_),
    .Q(_0212_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1583_ (
    .C(clk_i),
    .D(_0205_),
    .E(_0198_),
    .Q(_0213_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1584_ (
    .C(clk_i),
    .D(_0206_),
    .E(_0198_),
    .Q(_0214_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1585_ (
    .C(clk_i),
    .D(_0216_),
    .E(_0215_),
    .Q(_0217_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1586_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_adc_ctrl_core.adc_intr_status_o.oneshot.de ),
    .Q(_0218_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1587_ (
    .C(clk_i),
    .D(_0220_),
    .E(_0219_),
    .Q(_0221_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1588_ (
    .C(clk_i),
    .D(_0223_),
    .E(_0222_),
    .Q(_0224_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1589_ (
    .C(clk_i),
    .D(_0226_),
    .E(_0225_),
    .Q(\u_reg.u_adc_en_ctl_adc_enable.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1590_ (
    .C(clk_i),
    .D(_0227_),
    .E(_0225_),
    .Q(_0228_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1591_ (
    .C(clk_i),
    .D(_0230_),
    .E(_0229_),
    .Q(_0231_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1592_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_0232_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1593_ (
    .C(clk_i),
    .D(_0234_),
    .E(_0233_),
    .Q(_0235_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1594_ (
    .C(clk_i),
    .D(_0237_),
    .E(_0236_),
    .Q(_0259_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1595_ (
    .C(clk_i),
    .D(_0238_),
    .E(_0236_),
    .Q(_0260_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1596_ (
    .C(clk_i),
    .D(_0239_),
    .E(_0236_),
    .Q(_0261_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1597_ (
    .C(clk_i),
    .D(_0240_),
    .E(_0236_),
    .Q(_0262_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1598_ (
    .C(clk_i),
    .D(_0241_),
    .E(_0236_),
    .Q(_0263_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1599_ (
    .C(clk_i),
    .D(_0242_),
    .E(_0236_),
    .Q(_0264_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1600_ (
    .C(clk_i),
    .D(_0243_),
    .E(_0236_),
    .Q(_0265_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1601_ (
    .C(clk_i),
    .D(_0244_),
    .E(_0236_),
    .Q(_0266_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1602_ (
    .C(clk_i),
    .D(_0245_),
    .E(_0236_),
    .Q(_0267_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1603_ (
    .C(clk_i),
    .D(_0246_),
    .E(_0236_),
    .Q(_0268_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1604_ (
    .C(clk_i),
    .D(_0247_),
    .E(_0236_),
    .Q(_0269_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1605_ (
    .C(clk_i),
    .D(_0248_),
    .E(_0236_),
    .Q(_0270_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1606_ (
    .C(clk_i),
    .D(_0249_),
    .E(_0236_),
    .Q(_0271_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1607_ (
    .C(clk_i),
    .D(_0250_),
    .E(_0236_),
    .Q(_0272_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1608_ (
    .C(clk_i),
    .D(_0251_),
    .E(_0236_),
    .Q(_0273_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1609_ (
    .C(clk_i),
    .D(_0252_),
    .E(_0236_),
    .Q(_0274_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1610_ (
    .C(clk_i),
    .D(_0253_),
    .E(_0236_),
    .Q(_0275_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1611_ (
    .C(clk_i),
    .D(_0254_),
    .E(_0236_),
    .Q(_0276_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1612_ (
    .C(clk_i),
    .D(_0255_),
    .E(_0236_),
    .Q(_0277_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1613_ (
    .C(clk_i),
    .D(_0256_),
    .E(_0236_),
    .Q(_0278_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1614_ (
    .C(clk_i),
    .D(_0257_),
    .E(_0236_),
    .Q(_0279_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1615_ (
    .C(clk_i),
    .D(_0258_),
    .E(_0236_),
    .Q(_0280_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1616_ (
    .C(clk_i),
    .D(_0282_),
    .E(_0281_),
    .Q(_0283_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1617_ (
    .C(clk_i),
    .D(_0285_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1618_ (
    .C(clk_i),
    .D(_0286_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1619_ (
    .C(clk_i),
    .D(_0287_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1620_ (
    .C(clk_i),
    .D(_0288_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1621_ (
    .C(clk_i),
    .D(_0289_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1622_ (
    .C(clk_i),
    .D(_0290_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1623_ (
    .C(clk_i),
    .D(_0291_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1624_ (
    .C(clk_i),
    .D(_0292_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1625_ (
    .C(clk_i),
    .D(_0293_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1626_ (
    .C(clk_i),
    .D(_0294_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1627_ (
    .C(clk_i),
    .D(_0295_),
    .E(_0284_),
    .Q(\u_reg.u_adc_chn0_filter_ctl_2_cond_2.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1628_ (
    .C(clk_i),
    .D(_0296_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1629_ (
    .C(clk_i),
    .D(_0297_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1630_ (
    .C(clk_i),
    .D(_0298_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1631_ (
    .C(clk_i),
    .D(_0299_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1632_ (
    .C(clk_i),
    .D(_0300_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1633_ (
    .C(clk_i),
    .D(_0301_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1634_ (
    .C(clk_i),
    .D(_0302_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1635_ (
    .C(clk_i),
    .D(_0303_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1636_ (
    .C(clk_i),
    .D(_0304_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1637_ (
    .C(clk_i),
    .D(_0305_),
    .E(_0284_),
    .Q(\u_reg.adc_chn0_filter_ctl_2_qs [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1638_ (
    .C(clk_i),
    .D(_0306_),
    .E(_0284_),
    .Q(\u_reg.u_adc_chn0_filter_ctl_2_en_2.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1639_ (
    .C(clk_i),
    .D(_0308_),
    .E(_0307_),
    .Q(_0309_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1640_ (
    .C(clk_i),
    .D(_0311_),
    .E(_0310_),
    .Q(_0333_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1641_ (
    .C(clk_i),
    .D(_0312_),
    .E(_0310_),
    .Q(_0334_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1642_ (
    .C(clk_i),
    .D(_0313_),
    .E(_0310_),
    .Q(_0335_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1643_ (
    .C(clk_i),
    .D(_0314_),
    .E(_0310_),
    .Q(_0336_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1644_ (
    .C(clk_i),
    .D(_0315_),
    .E(_0310_),
    .Q(_0337_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1645_ (
    .C(clk_i),
    .D(_0316_),
    .E(_0310_),
    .Q(_0338_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1646_ (
    .C(clk_i),
    .D(_0317_),
    .E(_0310_),
    .Q(_0339_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1647_ (
    .C(clk_i),
    .D(_0318_),
    .E(_0310_),
    .Q(_0340_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1648_ (
    .C(clk_i),
    .D(_0319_),
    .E(_0310_),
    .Q(_0341_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1649_ (
    .C(clk_i),
    .D(_0320_),
    .E(_0310_),
    .Q(_0342_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1650_ (
    .C(clk_i),
    .D(_0321_),
    .E(_0310_),
    .Q(_0343_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1651_ (
    .C(clk_i),
    .D(_0322_),
    .E(_0310_),
    .Q(_0344_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1652_ (
    .C(clk_i),
    .D(_0323_),
    .E(_0310_),
    .Q(_0345_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1653_ (
    .C(clk_i),
    .D(_0324_),
    .E(_0310_),
    .Q(_0346_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1654_ (
    .C(clk_i),
    .D(_0325_),
    .E(_0310_),
    .Q(_0347_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1655_ (
    .C(clk_i),
    .D(_0326_),
    .E(_0310_),
    .Q(_0348_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1656_ (
    .C(clk_i),
    .D(_0327_),
    .E(_0310_),
    .Q(_0349_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1657_ (
    .C(clk_i),
    .D(_0328_),
    .E(_0310_),
    .Q(_0350_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1658_ (
    .C(clk_i),
    .D(_0329_),
    .E(_0310_),
    .Q(_0351_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1659_ (
    .C(clk_i),
    .D(_0330_),
    .E(_0310_),
    .Q(_0352_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1660_ (
    .C(clk_i),
    .D(_0331_),
    .E(_0310_),
    .Q(_0353_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1661_ (
    .C(clk_i),
    .D(_0332_),
    .E(_0310_),
    .Q(_0354_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1662_ (
    .C(clk_i),
    .D(_0356_),
    .E(_0355_),
    .Q(_0357_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1663_ (
    .C(clk_i),
    .D(_0359_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1664_ (
    .C(clk_i),
    .D(_0360_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1665_ (
    .C(clk_i),
    .D(_0361_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1666_ (
    .C(clk_i),
    .D(_0362_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1667_ (
    .C(clk_i),
    .D(_0363_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1668_ (
    .C(clk_i),
    .D(_0364_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1669_ (
    .C(clk_i),
    .D(_0365_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1670_ (
    .C(clk_i),
    .D(_0366_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1671_ (
    .C(clk_i),
    .D(_0367_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1672_ (
    .C(clk_i),
    .D(_0368_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1673_ (
    .C(clk_i),
    .D(_0369_),
    .E(_0358_),
    .Q(\u_reg.u_adc_chn0_filter_ctl_4_cond_4.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1674_ (
    .C(clk_i),
    .D(_0370_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1675_ (
    .C(clk_i),
    .D(_0371_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1676_ (
    .C(clk_i),
    .D(_0372_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1677_ (
    .C(clk_i),
    .D(_0373_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1678_ (
    .C(clk_i),
    .D(_0374_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1679_ (
    .C(clk_i),
    .D(_0375_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1680_ (
    .C(clk_i),
    .D(_0376_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1681_ (
    .C(clk_i),
    .D(_0377_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1682_ (
    .C(clk_i),
    .D(_0378_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1683_ (
    .C(clk_i),
    .D(_0379_),
    .E(_0358_),
    .Q(\u_reg.adc_chn0_filter_ctl_4_qs [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1684_ (
    .C(clk_i),
    .D(_0380_),
    .E(_0358_),
    .Q(\u_reg.u_adc_chn0_filter_ctl_4_en_4.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1685_ (
    .C(clk_i),
    .D(_0382_),
    .E(_0381_),
    .Q(_0383_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1686_ (
    .C(clk_i),
    .D(_0385_),
    .E(_0384_),
    .Q(_0407_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1687_ (
    .C(clk_i),
    .D(_0386_),
    .E(_0384_),
    .Q(_0408_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1688_ (
    .C(clk_i),
    .D(_0387_),
    .E(_0384_),
    .Q(_0409_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1689_ (
    .C(clk_i),
    .D(_0388_),
    .E(_0384_),
    .Q(_0410_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1690_ (
    .C(clk_i),
    .D(_0389_),
    .E(_0384_),
    .Q(_0411_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1691_ (
    .C(clk_i),
    .D(_0390_),
    .E(_0384_),
    .Q(_0412_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1692_ (
    .C(clk_i),
    .D(_0391_),
    .E(_0384_),
    .Q(_0413_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1693_ (
    .C(clk_i),
    .D(_0392_),
    .E(_0384_),
    .Q(_0414_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1694_ (
    .C(clk_i),
    .D(_0393_),
    .E(_0384_),
    .Q(_0415_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1695_ (
    .C(clk_i),
    .D(_0394_),
    .E(_0384_),
    .Q(_0416_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1696_ (
    .C(clk_i),
    .D(_0395_),
    .E(_0384_),
    .Q(_0417_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1697_ (
    .C(clk_i),
    .D(_0396_),
    .E(_0384_),
    .Q(_0418_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1698_ (
    .C(clk_i),
    .D(_0397_),
    .E(_0384_),
    .Q(_0419_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1699_ (
    .C(clk_i),
    .D(_0398_),
    .E(_0384_),
    .Q(_0420_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1700_ (
    .C(clk_i),
    .D(_0399_),
    .E(_0384_),
    .Q(_0421_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1701_ (
    .C(clk_i),
    .D(_0400_),
    .E(_0384_),
    .Q(_0422_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1702_ (
    .C(clk_i),
    .D(_0401_),
    .E(_0384_),
    .Q(_0423_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1703_ (
    .C(clk_i),
    .D(_0402_),
    .E(_0384_),
    .Q(_0424_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1704_ (
    .C(clk_i),
    .D(_0403_),
    .E(_0384_),
    .Q(_0425_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1705_ (
    .C(clk_i),
    .D(_0404_),
    .E(_0384_),
    .Q(_0426_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1706_ (
    .C(clk_i),
    .D(_0405_),
    .E(_0384_),
    .Q(_0427_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1707_ (
    .C(clk_i),
    .D(_0406_),
    .E(_0384_),
    .Q(_0428_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1708_ (
    .C(clk_i),
    .D(_0430_),
    .E(_0429_),
    .Q(_0431_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1709_ (
    .C(clk_i),
    .D(_0433_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1710_ (
    .C(clk_i),
    .D(_0434_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1711_ (
    .C(clk_i),
    .D(_0435_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1712_ (
    .C(clk_i),
    .D(_0436_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1713_ (
    .C(clk_i),
    .D(_0437_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1714_ (
    .C(clk_i),
    .D(_0438_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1715_ (
    .C(clk_i),
    .D(_0439_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1716_ (
    .C(clk_i),
    .D(_0440_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1717_ (
    .C(clk_i),
    .D(_0441_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1718_ (
    .C(clk_i),
    .D(_0442_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1719_ (
    .C(clk_i),
    .D(_0443_),
    .E(_0432_),
    .Q(\u_reg.u_adc_chn0_filter_ctl_6_cond_6.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1720_ (
    .C(clk_i),
    .D(_0444_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1721_ (
    .C(clk_i),
    .D(_0445_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1722_ (
    .C(clk_i),
    .D(_0446_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1723_ (
    .C(clk_i),
    .D(_0447_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1724_ (
    .C(clk_i),
    .D(_0448_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1725_ (
    .C(clk_i),
    .D(_0449_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1726_ (
    .C(clk_i),
    .D(_0450_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1727_ (
    .C(clk_i),
    .D(_0451_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1728_ (
    .C(clk_i),
    .D(_0452_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1729_ (
    .C(clk_i),
    .D(_0453_),
    .E(_0432_),
    .Q(\u_reg.adc_chn0_filter_ctl_6_qs [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1730_ (
    .C(clk_i),
    .D(_0454_),
    .E(_0432_),
    .Q(\u_reg.u_adc_chn0_filter_ctl_6_en_6.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1731_ (
    .C(clk_i),
    .D(_0456_),
    .E(_0455_),
    .Q(_0457_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1732_ (
    .C(clk_i),
    .D(_0459_),
    .E(_0458_),
    .Q(_0481_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1733_ (
    .C(clk_i),
    .D(_0460_),
    .E(_0458_),
    .Q(_0482_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1734_ (
    .C(clk_i),
    .D(_0461_),
    .E(_0458_),
    .Q(_0483_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1735_ (
    .C(clk_i),
    .D(_0462_),
    .E(_0458_),
    .Q(_0484_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1736_ (
    .C(clk_i),
    .D(_0463_),
    .E(_0458_),
    .Q(_0485_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1737_ (
    .C(clk_i),
    .D(_0464_),
    .E(_0458_),
    .Q(_0486_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1738_ (
    .C(clk_i),
    .D(_0465_),
    .E(_0458_),
    .Q(_0487_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1739_ (
    .C(clk_i),
    .D(_0466_),
    .E(_0458_),
    .Q(_0488_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1740_ (
    .C(clk_i),
    .D(_0467_),
    .E(_0458_),
    .Q(_0489_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1741_ (
    .C(clk_i),
    .D(_0468_),
    .E(_0458_),
    .Q(_0490_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1742_ (
    .C(clk_i),
    .D(_0469_),
    .E(_0458_),
    .Q(_0491_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1743_ (
    .C(clk_i),
    .D(_0470_),
    .E(_0458_),
    .Q(_0492_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1744_ (
    .C(clk_i),
    .D(_0471_),
    .E(_0458_),
    .Q(_0493_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1745_ (
    .C(clk_i),
    .D(_0472_),
    .E(_0458_),
    .Q(_0494_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1746_ (
    .C(clk_i),
    .D(_0473_),
    .E(_0458_),
    .Q(_0495_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1747_ (
    .C(clk_i),
    .D(_0474_),
    .E(_0458_),
    .Q(_0496_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1748_ (
    .C(clk_i),
    .D(_0475_),
    .E(_0458_),
    .Q(_0497_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1749_ (
    .C(clk_i),
    .D(_0476_),
    .E(_0458_),
    .Q(_0498_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1750_ (
    .C(clk_i),
    .D(_0477_),
    .E(_0458_),
    .Q(_0499_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1751_ (
    .C(clk_i),
    .D(_0478_),
    .E(_0458_),
    .Q(_0500_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1752_ (
    .C(clk_i),
    .D(_0479_),
    .E(_0458_),
    .Q(_0501_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1753_ (
    .C(clk_i),
    .D(_0480_),
    .E(_0458_),
    .Q(_0502_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1754_ (
    .C(clk_i),
    .D(_0504_),
    .E(_0503_),
    .Q(_0505_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1755_ (
    .C(clk_i),
    .D(_0507_),
    .E(_0506_),
    .Q(_0529_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1756_ (
    .C(clk_i),
    .D(_0508_),
    .E(_0506_),
    .Q(_0530_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1757_ (
    .C(clk_i),
    .D(_0509_),
    .E(_0506_),
    .Q(_0531_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1758_ (
    .C(clk_i),
    .D(_0510_),
    .E(_0506_),
    .Q(_0532_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1759_ (
    .C(clk_i),
    .D(_0511_),
    .E(_0506_),
    .Q(_0533_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1760_ (
    .C(clk_i),
    .D(_0512_),
    .E(_0506_),
    .Q(_0534_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1761_ (
    .C(clk_i),
    .D(_0513_),
    .E(_0506_),
    .Q(_0535_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1762_ (
    .C(clk_i),
    .D(_0514_),
    .E(_0506_),
    .Q(_0536_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1763_ (
    .C(clk_i),
    .D(_0515_),
    .E(_0506_),
    .Q(_0537_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1764_ (
    .C(clk_i),
    .D(_0516_),
    .E(_0506_),
    .Q(_0538_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1765_ (
    .C(clk_i),
    .D(_0517_),
    .E(_0506_),
    .Q(_0539_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1766_ (
    .C(clk_i),
    .D(_0518_),
    .E(_0506_),
    .Q(_0540_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1767_ (
    .C(clk_i),
    .D(_0519_),
    .E(_0506_),
    .Q(_0541_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1768_ (
    .C(clk_i),
    .D(_0520_),
    .E(_0506_),
    .Q(_0542_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1769_ (
    .C(clk_i),
    .D(_0521_),
    .E(_0506_),
    .Q(_0543_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1770_ (
    .C(clk_i),
    .D(_0522_),
    .E(_0506_),
    .Q(_0544_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1771_ (
    .C(clk_i),
    .D(_0523_),
    .E(_0506_),
    .Q(_0545_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1772_ (
    .C(clk_i),
    .D(_0524_),
    .E(_0506_),
    .Q(_0546_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1773_ (
    .C(clk_i),
    .D(_0525_),
    .E(_0506_),
    .Q(_0547_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1774_ (
    .C(clk_i),
    .D(_0526_),
    .E(_0506_),
    .Q(_0548_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1775_ (
    .C(clk_i),
    .D(_0527_),
    .E(_0506_),
    .Q(_0549_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1776_ (
    .C(clk_i),
    .D(_0528_),
    .E(_0506_),
    .Q(_0550_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1777_ (
    .C(clk_i),
    .D(_0552_),
    .E(_0551_),
    .Q(_0553_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1778_ (
    .C(clk_i),
    .D(_0555_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1779_ (
    .C(clk_i),
    .D(_0556_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1780_ (
    .C(clk_i),
    .D(_0557_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1781_ (
    .C(clk_i),
    .D(_0558_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1782_ (
    .C(clk_i),
    .D(_0559_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1783_ (
    .C(clk_i),
    .D(_0560_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1784_ (
    .C(clk_i),
    .D(_0561_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1785_ (
    .C(clk_i),
    .D(_0562_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1786_ (
    .C(clk_i),
    .D(_0563_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1787_ (
    .C(clk_i),
    .D(_0564_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1788_ (
    .C(clk_i),
    .D(_0565_),
    .E(_0554_),
    .Q(\u_reg.u_adc_chn1_filter_ctl_1_cond_1.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1789_ (
    .C(clk_i),
    .D(_0566_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1790_ (
    .C(clk_i),
    .D(_0567_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1791_ (
    .C(clk_i),
    .D(_0568_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1792_ (
    .C(clk_i),
    .D(_0569_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1793_ (
    .C(clk_i),
    .D(_0570_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1794_ (
    .C(clk_i),
    .D(_0571_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1795_ (
    .C(clk_i),
    .D(_0572_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1796_ (
    .C(clk_i),
    .D(_0573_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1797_ (
    .C(clk_i),
    .D(_0574_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1798_ (
    .C(clk_i),
    .D(_0575_),
    .E(_0554_),
    .Q(\u_reg.adc_chn1_filter_ctl_1_qs [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1799_ (
    .C(clk_i),
    .D(_0576_),
    .E(_0554_),
    .Q(\u_reg.u_adc_chn1_filter_ctl_1_en_1.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1800_ (
    .C(clk_i),
    .D(_0578_),
    .E(_0577_),
    .Q(_0579_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1801_ (
    .C(clk_i),
    .D(_0581_),
    .E(_0580_),
    .Q(_0603_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1802_ (
    .C(clk_i),
    .D(_0582_),
    .E(_0580_),
    .Q(_0604_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1803_ (
    .C(clk_i),
    .D(_0583_),
    .E(_0580_),
    .Q(_0605_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1804_ (
    .C(clk_i),
    .D(_0584_),
    .E(_0580_),
    .Q(_0606_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1805_ (
    .C(clk_i),
    .D(_0585_),
    .E(_0580_),
    .Q(_0607_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1806_ (
    .C(clk_i),
    .D(_0586_),
    .E(_0580_),
    .Q(_0608_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1807_ (
    .C(clk_i),
    .D(_0587_),
    .E(_0580_),
    .Q(_0609_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1808_ (
    .C(clk_i),
    .D(_0588_),
    .E(_0580_),
    .Q(_0610_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1809_ (
    .C(clk_i),
    .D(_0589_),
    .E(_0580_),
    .Q(_0611_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1810_ (
    .C(clk_i),
    .D(_0590_),
    .E(_0580_),
    .Q(_0612_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1811_ (
    .C(clk_i),
    .D(_0591_),
    .E(_0580_),
    .Q(_0613_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1812_ (
    .C(clk_i),
    .D(_0592_),
    .E(_0580_),
    .Q(_0614_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1813_ (
    .C(clk_i),
    .D(_0593_),
    .E(_0580_),
    .Q(_0615_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1814_ (
    .C(clk_i),
    .D(_0594_),
    .E(_0580_),
    .Q(_0616_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1815_ (
    .C(clk_i),
    .D(_0595_),
    .E(_0580_),
    .Q(_0617_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1816_ (
    .C(clk_i),
    .D(_0596_),
    .E(_0580_),
    .Q(_0618_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1817_ (
    .C(clk_i),
    .D(_0597_),
    .E(_0580_),
    .Q(_0619_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1818_ (
    .C(clk_i),
    .D(_0598_),
    .E(_0580_),
    .Q(_0620_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1819_ (
    .C(clk_i),
    .D(_0599_),
    .E(_0580_),
    .Q(_0621_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1820_ (
    .C(clk_i),
    .D(_0600_),
    .E(_0580_),
    .Q(_0622_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1821_ (
    .C(clk_i),
    .D(_0601_),
    .E(_0580_),
    .Q(_0623_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1822_ (
    .C(clk_i),
    .D(_0602_),
    .E(_0580_),
    .Q(_0624_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1823_ (
    .C(clk_i),
    .D(_0626_),
    .E(_0625_),
    .Q(_0627_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1824_ (
    .C(clk_i),
    .D(_0629_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1825_ (
    .C(clk_i),
    .D(_0630_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1826_ (
    .C(clk_i),
    .D(_0631_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1827_ (
    .C(clk_i),
    .D(_0632_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1828_ (
    .C(clk_i),
    .D(_0633_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1829_ (
    .C(clk_i),
    .D(_0634_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1830_ (
    .C(clk_i),
    .D(_0635_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1831_ (
    .C(clk_i),
    .D(_0636_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1832_ (
    .C(clk_i),
    .D(_0637_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1833_ (
    .C(clk_i),
    .D(_0638_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1834_ (
    .C(clk_i),
    .D(_0639_),
    .E(_0628_),
    .Q(\u_reg.u_adc_chn1_filter_ctl_3_cond_3.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1835_ (
    .C(clk_i),
    .D(_0640_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1836_ (
    .C(clk_i),
    .D(_0641_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1837_ (
    .C(clk_i),
    .D(_0642_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1838_ (
    .C(clk_i),
    .D(_0643_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1839_ (
    .C(clk_i),
    .D(_0644_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1840_ (
    .C(clk_i),
    .D(_0645_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1841_ (
    .C(clk_i),
    .D(_0646_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1842_ (
    .C(clk_i),
    .D(_0647_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1843_ (
    .C(clk_i),
    .D(_0648_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1844_ (
    .C(clk_i),
    .D(_0649_),
    .E(_0628_),
    .Q(\u_reg.adc_chn1_filter_ctl_3_qs [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1845_ (
    .C(clk_i),
    .D(_0650_),
    .E(_0628_),
    .Q(\u_reg.u_adc_chn1_filter_ctl_3_en_3.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1846_ (
    .C(clk_i),
    .D(_0652_),
    .E(_0651_),
    .Q(_0653_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1847_ (
    .C(clk_i),
    .D(_0655_),
    .E(_0654_),
    .Q(_0677_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1848_ (
    .C(clk_i),
    .D(_0656_),
    .E(_0654_),
    .Q(_0678_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1849_ (
    .C(clk_i),
    .D(_0657_),
    .E(_0654_),
    .Q(_0679_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1850_ (
    .C(clk_i),
    .D(_0658_),
    .E(_0654_),
    .Q(_0680_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1851_ (
    .C(clk_i),
    .D(_0659_),
    .E(_0654_),
    .Q(_0681_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1852_ (
    .C(clk_i),
    .D(_0660_),
    .E(_0654_),
    .Q(_0682_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1853_ (
    .C(clk_i),
    .D(_0661_),
    .E(_0654_),
    .Q(_0683_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1854_ (
    .C(clk_i),
    .D(_0662_),
    .E(_0654_),
    .Q(_0684_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1855_ (
    .C(clk_i),
    .D(_0663_),
    .E(_0654_),
    .Q(_0685_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1856_ (
    .C(clk_i),
    .D(_0664_),
    .E(_0654_),
    .Q(_0686_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1857_ (
    .C(clk_i),
    .D(_0665_),
    .E(_0654_),
    .Q(_0687_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1858_ (
    .C(clk_i),
    .D(_0666_),
    .E(_0654_),
    .Q(_0688_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1859_ (
    .C(clk_i),
    .D(_0667_),
    .E(_0654_),
    .Q(_0689_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1860_ (
    .C(clk_i),
    .D(_0668_),
    .E(_0654_),
    .Q(_0690_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1861_ (
    .C(clk_i),
    .D(_0669_),
    .E(_0654_),
    .Q(_0691_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1862_ (
    .C(clk_i),
    .D(_0670_),
    .E(_0654_),
    .Q(_0692_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1863_ (
    .C(clk_i),
    .D(_0671_),
    .E(_0654_),
    .Q(_0693_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1864_ (
    .C(clk_i),
    .D(_0672_),
    .E(_0654_),
    .Q(_0694_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1865_ (
    .C(clk_i),
    .D(_0673_),
    .E(_0654_),
    .Q(_0695_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1866_ (
    .C(clk_i),
    .D(_0674_),
    .E(_0654_),
    .Q(_0696_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1867_ (
    .C(clk_i),
    .D(_0675_),
    .E(_0654_),
    .Q(_0697_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1868_ (
    .C(clk_i),
    .D(_0676_),
    .E(_0654_),
    .Q(_0698_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1869_ (
    .C(clk_i),
    .D(_0700_),
    .E(_0699_),
    .Q(_0701_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1870_ (
    .C(clk_i),
    .D(_0703_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1871_ (
    .C(clk_i),
    .D(_0704_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1872_ (
    .C(clk_i),
    .D(_0705_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1873_ (
    .C(clk_i),
    .D(_0706_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1874_ (
    .C(clk_i),
    .D(_0707_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1875_ (
    .C(clk_i),
    .D(_0708_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1876_ (
    .C(clk_i),
    .D(_0709_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1877_ (
    .C(clk_i),
    .D(_0710_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1878_ (
    .C(clk_i),
    .D(_0711_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1879_ (
    .C(clk_i),
    .D(_0712_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1880_ (
    .C(clk_i),
    .D(_0713_),
    .E(_0702_),
    .Q(\u_reg.u_adc_chn1_filter_ctl_5_cond_5.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1881_ (
    .C(clk_i),
    .D(_0714_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1882_ (
    .C(clk_i),
    .D(_0715_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1883_ (
    .C(clk_i),
    .D(_0716_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1884_ (
    .C(clk_i),
    .D(_0717_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1885_ (
    .C(clk_i),
    .D(_0718_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1886_ (
    .C(clk_i),
    .D(_0719_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1887_ (
    .C(clk_i),
    .D(_0720_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1888_ (
    .C(clk_i),
    .D(_0721_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1889_ (
    .C(clk_i),
    .D(_0722_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1890_ (
    .C(clk_i),
    .D(_0723_),
    .E(_0702_),
    .Q(\u_reg.adc_chn1_filter_ctl_5_qs [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1891_ (
    .C(clk_i),
    .D(_0724_),
    .E(_0702_),
    .Q(\u_reg.u_adc_chn1_filter_ctl_5_en_5.wd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1892_ (
    .C(clk_i),
    .D(_0726_),
    .E(_0725_),
    .Q(_0727_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1893_ (
    .C(clk_i),
    .D(_0729_),
    .E(_0728_),
    .Q(_0751_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1894_ (
    .C(clk_i),
    .D(_0730_),
    .E(_0728_),
    .Q(_0752_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1895_ (
    .C(clk_i),
    .D(_0731_),
    .E(_0728_),
    .Q(_0753_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1896_ (
    .C(clk_i),
    .D(_0732_),
    .E(_0728_),
    .Q(_0754_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1897_ (
    .C(clk_i),
    .D(_0733_),
    .E(_0728_),
    .Q(_0755_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1898_ (
    .C(clk_i),
    .D(_0734_),
    .E(_0728_),
    .Q(_0756_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1899_ (
    .C(clk_i),
    .D(_0735_),
    .E(_0728_),
    .Q(_0757_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1900_ (
    .C(clk_i),
    .D(_0736_),
    .E(_0728_),
    .Q(_0758_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1901_ (
    .C(clk_i),
    .D(_0737_),
    .E(_0728_),
    .Q(_0759_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1902_ (
    .C(clk_i),
    .D(_0738_),
    .E(_0728_),
    .Q(_0760_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1903_ (
    .C(clk_i),
    .D(_0739_),
    .E(_0728_),
    .Q(_0761_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1904_ (
    .C(clk_i),
    .D(_0740_),
    .E(_0728_),
    .Q(_0762_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1905_ (
    .C(clk_i),
    .D(_0741_),
    .E(_0728_),
    .Q(_0763_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1906_ (
    .C(clk_i),
    .D(_0742_),
    .E(_0728_),
    .Q(_0764_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1907_ (
    .C(clk_i),
    .D(_0743_),
    .E(_0728_),
    .Q(_0765_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1908_ (
    .C(clk_i),
    .D(_0744_),
    .E(_0728_),
    .Q(_0766_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1909_ (
    .C(clk_i),
    .D(_0745_),
    .E(_0728_),
    .Q(_0767_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1910_ (
    .C(clk_i),
    .D(_0746_),
    .E(_0728_),
    .Q(_0768_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1911_ (
    .C(clk_i),
    .D(_0747_),
    .E(_0728_),
    .Q(_0769_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1912_ (
    .C(clk_i),
    .D(_0748_),
    .E(_0728_),
    .Q(_0770_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1913_ (
    .C(clk_i),
    .D(_0749_),
    .E(_0728_),
    .Q(_0771_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1914_ (
    .C(clk_i),
    .D(_0750_),
    .E(_0728_),
    .Q(_0772_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1915_ (
    .C(clk_i),
    .D(_0774_),
    .E(_0773_),
    .Q(_0775_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1916_ (
    .C(clk_i),
    .D(_0777_),
    .E(_0776_),
    .Q(_0799_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1917_ (
    .C(clk_i),
    .D(_0778_),
    .E(_0776_),
    .Q(_0800_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1918_ (
    .C(clk_i),
    .D(_0779_),
    .E(_0776_),
    .Q(_0801_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1919_ (
    .C(clk_i),
    .D(_0780_),
    .E(_0776_),
    .Q(_0802_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1920_ (
    .C(clk_i),
    .D(_0781_),
    .E(_0776_),
    .Q(_0803_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1921_ (
    .C(clk_i),
    .D(_0782_),
    .E(_0776_),
    .Q(_0804_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1922_ (
    .C(clk_i),
    .D(_0783_),
    .E(_0776_),
    .Q(_0805_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1923_ (
    .C(clk_i),
    .D(_0784_),
    .E(_0776_),
    .Q(_0806_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1924_ (
    .C(clk_i),
    .D(_0785_),
    .E(_0776_),
    .Q(_0807_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1925_ (
    .C(clk_i),
    .D(_0786_),
    .E(_0776_),
    .Q(_0808_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1926_ (
    .C(clk_i),
    .D(_0787_),
    .E(_0776_),
    .Q(_0809_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1927_ (
    .C(clk_i),
    .D(_0788_),
    .E(_0776_),
    .Q(_0810_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1928_ (
    .C(clk_i),
    .D(_0789_),
    .E(_0776_),
    .Q(_0811_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1929_ (
    .C(clk_i),
    .D(_0790_),
    .E(_0776_),
    .Q(_0812_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1930_ (
    .C(clk_i),
    .D(_0791_),
    .E(_0776_),
    .Q(_0813_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1931_ (
    .C(clk_i),
    .D(_0792_),
    .E(_0776_),
    .Q(_0814_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1932_ (
    .C(clk_i),
    .D(_0793_),
    .E(_0776_),
    .Q(_0815_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1933_ (
    .C(clk_i),
    .D(_0794_),
    .E(_0776_),
    .Q(_0816_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1934_ (
    .C(clk_i),
    .D(_0795_),
    .E(_0776_),
    .Q(_0817_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1935_ (
    .C(clk_i),
    .D(_0796_),
    .E(_0776_),
    .Q(_0818_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1936_ (
    .C(clk_i),
    .D(_0797_),
    .E(_0776_),
    .Q(_0819_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1937_ (
    .C(clk_i),
    .D(_0798_),
    .E(_0776_),
    .Q(_0820_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1938_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [0]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [0]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1939_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [1]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [1]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1940_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [2]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [2]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1941_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [3]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [3]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1942_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [4]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [4]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1943_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [5]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [5]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1944_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [6]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [6]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1945_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [7]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [7]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1946_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [8]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [8]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1947_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.d [9]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [9]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1948_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [0]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0821_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1949_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [1]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0822_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1950_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [2]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0823_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1951_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [3]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0824_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1952_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [4]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0825_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1953_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [5]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0826_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1954_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [6]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0827_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1955_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [7]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0828_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1956_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [8]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0829_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1957_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [9]),
    .E(\u_reg.sync_aon_update ),
    .Q(_0830_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1958_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [0]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1959_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [1]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1960_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [2]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1961_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [3]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1962_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [4]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1963_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [5]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1964_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [6]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1965_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [7]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1966_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [8]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1967_ (
    .C(clk_i),
    .D(\u_reg.aon_adc_chn_val_0_adc_chn_value_0_qs_int [9]),
    .E(\u_reg.sync_aon_update ),
    .Q(\u_reg.adc_chn_val_0_qs [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1968_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [0]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [0]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1969_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [1]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [1]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1970_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [2]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [2]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1971_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [3]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [3]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1972_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [4]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [4]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1973_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [5]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [5]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1974_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [6]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [6]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1975_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [7]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [7]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1976_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [8]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [8]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1977_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.d [9]),
    .E(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .Q(\u_reg.aon_adc_chn_val_1_adc_chn_value_1_qs_int [9]),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1978_ (
    .C(clk_i),
    .D(_0832_),
    .E(_0831_),
    .Q(_0833_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1979_ (
    .C(clk_i),
    .D(_0835_),
    .E(_0834_),
    .Q(_0851_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1980_ (
    .C(clk_i),
    .D(_0836_),
    .E(_0834_),
    .Q(_0852_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1981_ (
    .C(clk_i),
    .D(_0837_),
    .E(_0834_),
    .Q(\u_reg.adc_sample_ctl_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1982_ (
    .C(clk_i),
    .D(_0838_),
    .E(_0834_),
    .Q(_0853_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1983_ (
    .C(clk_i),
    .D(_0839_),
    .E(_0834_),
    .Q(_0854_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1984_ (
    .C(clk_i),
    .D(_0840_),
    .E(_0834_),
    .Q(\u_reg.adc_sample_ctl_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1985_ (
    .C(clk_i),
    .D(_0841_),
    .E(_0834_),
    .Q(\u_reg.adc_sample_ctl_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1986_ (
    .C(clk_i),
    .D(_0842_),
    .E(_0834_),
    .Q(_0855_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1987_ (
    .C(clk_i),
    .D(_0843_),
    .E(_0834_),
    .Q(_0856_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1988_ (
    .C(clk_i),
    .D(_0844_),
    .E(_0834_),
    .Q(_0857_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1989_ (
    .C(clk_i),
    .D(_0845_),
    .E(_0834_),
    .Q(_0858_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1990_ (
    .C(clk_i),
    .D(_0846_),
    .E(_0834_),
    .Q(_0859_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1991_ (
    .C(clk_i),
    .D(_0847_),
    .E(_0834_),
    .Q(_0860_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1992_ (
    .C(clk_i),
    .D(_0848_),
    .E(_0834_),
    .Q(_0861_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1993_ (
    .C(clk_i),
    .D(_0849_),
    .E(_0834_),
    .Q(_0862_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1994_ (
    .C(clk_i),
    .D(_0850_),
    .E(_0834_),
    .Q(_0863_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1995_ (
    .C(clk_aon_i),
    .D(\u_reg.u_filter_status_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0864_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1996_ (
    .C(clk_aon_i),
    .D(_0864_),
    .E(1'b1),
    .Q(_0866_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1997_ (
    .C(clk_aon_i),
    .D(_0865_),
    .E(1'b1),
    .Q(\u_reg.u_filter_status_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1998_ (
    .C(clk_aon_i),
    .D(_0866_),
    .E(1'b1),
    .Q(_0937_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1999_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_wakeup_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0867_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2000_ (
    .C(clk_aon_i),
    .D(_0867_),
    .E(1'b1),
    .Q(_0869_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2001_ (
    .C(clk_aon_i),
    .D(_0868_),
    .E(1'b1),
    .Q(\u_reg.u_adc_wakeup_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2002_ (
    .C(clk_aon_i),
    .D(_0869_),
    .E(1'b1),
    .Q(_0938_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2003_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_7_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0870_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2004_ (
    .C(clk_aon_i),
    .D(_0870_),
    .E(1'b1),
    .Q(_0872_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2005_ (
    .C(clk_aon_i),
    .D(_0871_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_7_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2006_ (
    .C(clk_aon_i),
    .D(_0872_),
    .E(1'b1),
    .Q(_0939_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2007_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_6_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0873_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2008_ (
    .C(clk_aon_i),
    .D(_0873_),
    .E(1'b1),
    .Q(_0875_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2009_ (
    .C(clk_aon_i),
    .D(_0874_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_6_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2010_ (
    .C(clk_aon_i),
    .D(_0875_),
    .E(1'b1),
    .Q(_0940_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2011_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_5_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0876_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2012_ (
    .C(clk_aon_i),
    .D(_0876_),
    .E(1'b1),
    .Q(_0878_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2013_ (
    .C(clk_aon_i),
    .D(_0877_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_5_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2014_ (
    .C(clk_aon_i),
    .D(_0878_),
    .E(1'b1),
    .Q(_0941_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2015_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_4_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0879_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2016_ (
    .C(clk_aon_i),
    .D(_0879_),
    .E(1'b1),
    .Q(_0881_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2017_ (
    .C(clk_aon_i),
    .D(_0880_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_4_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2018_ (
    .C(clk_aon_i),
    .D(_0881_),
    .E(1'b1),
    .Q(_0942_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2019_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_3_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0882_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2020_ (
    .C(clk_aon_i),
    .D(_0882_),
    .E(1'b1),
    .Q(_0884_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2021_ (
    .C(clk_aon_i),
    .D(_0883_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_3_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2022_ (
    .C(clk_aon_i),
    .D(_0884_),
    .E(1'b1),
    .Q(_0943_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2023_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_2_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0885_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2024_ (
    .C(clk_aon_i),
    .D(_0885_),
    .E(1'b1),
    .Q(_0887_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2025_ (
    .C(clk_aon_i),
    .D(_0886_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_2_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2026_ (
    .C(clk_aon_i),
    .D(_0887_),
    .E(1'b1),
    .Q(_0944_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2027_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_1_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0888_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2028_ (
    .C(clk_aon_i),
    .D(_0888_),
    .E(1'b1),
    .Q(_0890_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2029_ (
    .C(clk_aon_i),
    .D(_0889_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_1_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2030_ (
    .C(clk_aon_i),
    .D(_0890_),
    .E(1'b1),
    .Q(_0945_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2031_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_0_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0891_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2032_ (
    .C(clk_aon_i),
    .D(_0891_),
    .E(1'b1),
    .Q(_0893_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2033_ (
    .C(clk_aon_i),
    .D(_0892_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_0_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2034_ (
    .C(clk_aon_i),
    .D(_0893_),
    .E(1'b1),
    .Q(_0946_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2035_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_7_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0894_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2036_ (
    .C(clk_aon_i),
    .D(_0894_),
    .E(1'b1),
    .Q(_0896_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2037_ (
    .C(clk_aon_i),
    .D(_0895_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_7_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2038_ (
    .C(clk_aon_i),
    .D(_0896_),
    .E(1'b1),
    .Q(_0947_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2039_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_6_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0897_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2040_ (
    .C(clk_aon_i),
    .D(_0897_),
    .E(1'b1),
    .Q(_0899_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2041_ (
    .C(clk_aon_i),
    .D(_0898_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_6_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2042_ (
    .C(clk_aon_i),
    .D(_0899_),
    .E(1'b1),
    .Q(_0948_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2043_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_5_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0900_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2044_ (
    .C(clk_aon_i),
    .D(_0900_),
    .E(1'b1),
    .Q(_0902_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2045_ (
    .C(clk_aon_i),
    .D(_0901_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_5_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2046_ (
    .C(clk_aon_i),
    .D(_0902_),
    .E(1'b1),
    .Q(_0949_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2047_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_4_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0903_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2048_ (
    .C(clk_aon_i),
    .D(_0903_),
    .E(1'b1),
    .Q(_0905_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2049_ (
    .C(clk_aon_i),
    .D(_0904_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_4_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2050_ (
    .C(clk_aon_i),
    .D(_0905_),
    .E(1'b1),
    .Q(_0950_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2051_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_3_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0906_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2052_ (
    .C(clk_aon_i),
    .D(_0906_),
    .E(1'b1),
    .Q(_0908_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2053_ (
    .C(clk_aon_i),
    .D(_0907_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_3_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2054_ (
    .C(clk_aon_i),
    .D(_0908_),
    .E(1'b1),
    .Q(_0951_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2055_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_2_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0909_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2056_ (
    .C(clk_aon_i),
    .D(_0909_),
    .E(1'b1),
    .Q(_0911_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2057_ (
    .C(clk_aon_i),
    .D(_0910_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_2_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2058_ (
    .C(clk_aon_i),
    .D(_0911_),
    .E(1'b1),
    .Q(_0952_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2059_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_1_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0912_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2060_ (
    .C(clk_aon_i),
    .D(_0912_),
    .E(1'b1),
    .Q(_0914_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2061_ (
    .C(clk_aon_i),
    .D(_0913_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_1_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2062_ (
    .C(clk_aon_i),
    .D(_0914_),
    .E(1'b1),
    .Q(_0953_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2063_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_0_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0915_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2064_ (
    .C(clk_aon_i),
    .D(_0915_),
    .E(1'b1),
    .Q(_0917_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2065_ (
    .C(clk_aon_i),
    .D(_0916_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_0_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2066_ (
    .C(clk_aon_i),
    .D(_0917_),
    .E(1'b1),
    .Q(_0954_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2067_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_fsm_rst_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0918_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2068_ (
    .C(clk_aon_i),
    .D(_0918_),
    .E(1'b1),
    .Q(_0920_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2069_ (
    .C(clk_aon_i),
    .D(_0919_),
    .E(1'b1),
    .Q(\u_reg.u_adc_fsm_rst_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2070_ (
    .C(clk_aon_i),
    .D(_0920_),
    .E(1'b1),
    .Q(_0955_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2071_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_sample_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0921_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2072_ (
    .C(clk_aon_i),
    .D(_0921_),
    .E(1'b1),
    .Q(_0923_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2073_ (
    .C(clk_aon_i),
    .D(_0922_),
    .E(1'b1),
    .Q(\u_reg.u_adc_sample_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2074_ (
    .C(clk_aon_i),
    .D(_0923_),
    .E(1'b1),
    .Q(_0956_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2075_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_lp_sample_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0924_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2076_ (
    .C(clk_aon_i),
    .D(_0924_),
    .E(1'b1),
    .Q(_0926_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2077_ (
    .C(clk_aon_i),
    .D(_0925_),
    .E(1'b1),
    .Q(\u_reg.u_adc_lp_sample_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2078_ (
    .C(clk_aon_i),
    .D(_0926_),
    .E(1'b1),
    .Q(_0957_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2079_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_pd_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0927_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2080_ (
    .C(clk_aon_i),
    .D(_0927_),
    .E(1'b1),
    .Q(_0929_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2081_ (
    .C(clk_aon_i),
    .D(_0928_),
    .E(1'b1),
    .Q(\u_reg.u_adc_pd_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2082_ (
    .C(clk_aon_i),
    .D(_0929_),
    .E(1'b1),
    .Q(_0958_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2083_ (
    .C(clk_aon_i),
    .D(\u_reg.u_adc_en_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0930_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2084_ (
    .C(clk_aon_i),
    .D(_0930_),
    .E(1'b1),
    .Q(_0932_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2085_ (
    .C(clk_aon_i),
    .D(_0931_),
    .E(1'b1),
    .Q(\u_reg.u_adc_en_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2086_ (
    .C(clk_aon_i),
    .D(_0932_),
    .E(1'b1),
    .Q(_0959_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2087_ (
    .C(clk_aon_i),
    .D(_0933_),
    .E(1'b1),
    .Q(_0934_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2088_ (
    .C(clk_aon_i),
    .D(_0934_),
    .E(1'b1),
    .Q(_0960_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2089_ (
    .C(clk_aon_i),
    .D(_0935_),
    .E(1'b1),
    .Q(\u_reg.u_aon_tgl.req_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2090_ (
    .C(clk_aon_i),
    .D(\u_reg.u_aon_tgl.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0933_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2091_ (
    .C(clk_aon_i),
    .D(_0936_),
    .E(1'b1),
    .Q(\u_adc_ctrl_core.u_oneshot_done_sync.prim_flop_2sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2092_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d ),
    .E(1'b1),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[0].adc_chn_value.de ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2093_ (
    .C(clk_aon_i),
    .D(\u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d ),
    .E(1'b1),
    .Q(\u_adc_ctrl_core.adc_chn_val_o[1].adc_chn_value.de ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _2094_ (
    .C(clk_i),
    .D(_0962_),
    .E(_0961_),
    .Q(_0963_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2095_ (
    .C(clk_i),
    .D(_0964_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2096_ (
    .C(clk_i),
    .D(_0965_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2097_ (
    .C(clk_i),
    .D(_0966_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2098_ (
    .C(clk_i),
    .D(_0967_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2099_ (
    .C(clk_i),
    .D(_0968_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2100_ (
    .C(clk_i),
    .D(_0969_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2101_ (
    .C(clk_i),
    .D(_0970_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2102_ (
    .C(clk_i),
    .D(_0971_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2103_ (
    .C(clk_i),
    .D(_0972_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2104_ (
    .C(clk_i),
    .D(_0973_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2105_ (
    .C(clk_i),
    .D(_0974_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2106_ (
    .C(clk_i),
    .D(_0975_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2107_ (
    .C(clk_i),
    .D(_0976_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2108_ (
    .C(clk_i),
    .D(_0977_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2109_ (
    .C(clk_i),
    .D(_0978_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [12]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2110_ (
    .C(clk_i),
    .D(_0979_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [13]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2111_ (
    .C(clk_i),
    .D(_0980_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [14]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2112_ (
    .C(clk_i),
    .D(_0981_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [15]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2113_ (
    .C(clk_i),
    .D(_0982_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [16]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2114_ (
    .C(clk_i),
    .D(_0983_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [17]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2115_ (
    .C(clk_i),
    .D(_0984_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2116_ (
    .C(clk_i),
    .D(_0985_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2117_ (
    .C(clk_i),
    .D(_0986_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2118_ (
    .C(clk_i),
    .D(_0987_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2119_ (
    .C(clk_i),
    .D(_0988_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2120_ (
    .C(clk_i),
    .D(_0989_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2121_ (
    .C(clk_i),
    .D(_0990_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2122_ (
    .C(clk_i),
    .D(_0991_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2123_ (
    .C(clk_i),
    .D(_0992_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2124_ (
    .C(clk_i),
    .D(_0993_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2125_ (
    .C(clk_i),
    .D(_0994_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [28]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2126_ (
    .C(clk_i),
    .D(_0995_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [29]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2127_ (
    .C(clk_i),
    .D(_0996_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [30]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2128_ (
    .C(clk_i),
    .D(_0997_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2129_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2130_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2131_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2132_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2133_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2134_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2135_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2136_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2137_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2138_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2139_ (
    .C(clk_i),
    .D(_0999_),
    .E(_0998_),
    .Q(_1007_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2140_ (
    .C(clk_i),
    .D(_1000_),
    .E(_0998_),
    .Q(_1008_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2141_ (
    .C(clk_i),
    .D(_1001_),
    .E(_0998_),
    .Q(_1009_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2142_ (
    .C(clk_i),
    .D(_1002_),
    .E(_0998_),
    .Q(_1010_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2143_ (
    .C(clk_i),
    .D(_1003_),
    .E(_0998_),
    .Q(_1011_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2144_ (
    .C(clk_i),
    .D(_1004_),
    .E(_0998_),
    .Q(_1012_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2145_ (
    .C(clk_i),
    .D(_1005_),
    .E(_0998_),
    .Q(_1013_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2146_ (
    .C(clk_i),
    .D(_1006_),
    .E(_0998_),
    .Q(_1014_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2147_ (
    .C(clk_i),
    .D(_1016_),
    .E(_1015_),
    .Q(_1024_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2148_ (
    .C(clk_i),
    .D(_1017_),
    .E(_1015_),
    .Q(_1025_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2149_ (
    .C(clk_i),
    .D(_1018_),
    .E(_1015_),
    .Q(\u_reg.adc_wakeup_ctl_qs [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2150_ (
    .C(clk_i),
    .D(_1019_),
    .E(_1015_),
    .Q(\u_reg.adc_wakeup_ctl_qs [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2151_ (
    .C(clk_i),
    .D(_1020_),
    .E(_1015_),
    .Q(\u_reg.adc_wakeup_ctl_qs [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2152_ (
    .C(clk_i),
    .D(_1021_),
    .E(_1015_),
    .Q(\u_reg.adc_wakeup_ctl_qs [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2153_ (
    .C(clk_i),
    .D(_1022_),
    .E(_1015_),
    .Q(\u_reg.adc_wakeup_ctl_qs [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2154_ (
    .C(clk_i),
    .D(_1023_),
    .E(_1015_),
    .Q(\u_reg.adc_wakeup_ctl_qs [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2155_ (
    .C(clk_i),
    .D(_1027_),
    .E(_1026_),
    .Q(_1028_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2156_ (
    .C(clk_i),
    .D(_1029_),
    .E(1'b1),
    .Q(_1030_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2157_ (
    .C(clk_i),
    .D(_1030_),
    .E(1'b1),
    .Q(_1116_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2158_ (
    .C(clk_i),
    .D(_1031_),
    .E(1'b1),
    .Q(_1032_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2159_ (
    .C(clk_i),
    .D(_1032_),
    .E(1'b1),
    .Q(_1117_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2160_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2161_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_1029_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2162_ (
    .C(clk_i),
    .D(_1033_),
    .E(1'b1),
    .Q(_1031_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2163_ (
    .C(clk_i),
    .D(_1034_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2164_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_1118_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2165_ (
    .C(clk_i),
    .D(_1035_),
    .E(1'b1),
    .Q(_1036_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2166_ (
    .C(clk_i),
    .D(_1036_),
    .E(1'b1),
    .Q(_1119_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2167_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_1034_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2168_ (
    .C(clk_i),
    .D(_1037_),
    .E(1'b1),
    .Q(_1035_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2169_ (
    .C(clk_i),
    .D(_1038_),
    .E(1'b1),
    .Q(_1120_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2170_ (
    .C(clk_i),
    .D(_1039_),
    .E(1'b1),
    .Q(_1121_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2171_ (
    .C(clk_i),
    .D(_1040_),
    .E(1'b1),
    .Q(_1122_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2172_ (
    .C(clk_i),
    .D(_1041_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2173_ (
    .C(clk_i),
    .D(\u_reg.u_filter_status_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1042_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2174_ (
    .C(clk_i),
    .D(_1042_),
    .E(1'b1),
    .Q(_1123_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2175_ (
    .C(clk_i),
    .D(_1043_),
    .E(1'b1),
    .Q(\u_reg.u_filter_status_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2176_ (
    .C(clk_i),
    .D(_1044_),
    .E(1'b1),
    .Q(_1124_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2177_ (
    .C(clk_i),
    .D(\u_reg.u_adc_wakeup_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1045_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2178_ (
    .C(clk_i),
    .D(_1045_),
    .E(1'b1),
    .Q(_1125_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2179_ (
    .C(clk_i),
    .D(_1046_),
    .E(1'b1),
    .Q(\u_reg.u_adc_wakeup_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2180_ (
    .C(clk_i),
    .D(_1047_),
    .E(1'b1),
    .Q(_1126_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2181_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_7_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1048_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2182_ (
    .C(clk_i),
    .D(_1048_),
    .E(1'b1),
    .Q(_1127_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2183_ (
    .C(clk_i),
    .D(_1049_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_7_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2184_ (
    .C(clk_i),
    .D(_1050_),
    .E(1'b1),
    .Q(_1128_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2185_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_6_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1051_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2186_ (
    .C(clk_i),
    .D(_1051_),
    .E(1'b1),
    .Q(_1129_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2187_ (
    .C(clk_i),
    .D(_1052_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_6_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2188_ (
    .C(clk_i),
    .D(_1053_),
    .E(1'b1),
    .Q(_1130_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2189_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_5_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1054_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2190_ (
    .C(clk_i),
    .D(_1054_),
    .E(1'b1),
    .Q(_1131_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2191_ (
    .C(clk_i),
    .D(_1055_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_5_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2192_ (
    .C(clk_i),
    .D(_1056_),
    .E(1'b1),
    .Q(_1132_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2193_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_4_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1057_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2194_ (
    .C(clk_i),
    .D(_1057_),
    .E(1'b1),
    .Q(_1133_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2195_ (
    .C(clk_i),
    .D(_1058_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_4_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2196_ (
    .C(clk_i),
    .D(_1059_),
    .E(1'b1),
    .Q(_1134_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2197_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_3_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1060_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2198_ (
    .C(clk_i),
    .D(_1060_),
    .E(1'b1),
    .Q(_1135_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2199_ (
    .C(clk_i),
    .D(_1061_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_3_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2200_ (
    .C(clk_i),
    .D(_1062_),
    .E(1'b1),
    .Q(_1136_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2201_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_2_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1063_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2202_ (
    .C(clk_i),
    .D(_1063_),
    .E(1'b1),
    .Q(_1137_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2203_ (
    .C(clk_i),
    .D(_1064_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_2_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2204_ (
    .C(clk_i),
    .D(_1065_),
    .E(1'b1),
    .Q(_1138_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2205_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_1_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1066_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2206_ (
    .C(clk_i),
    .D(_1066_),
    .E(1'b1),
    .Q(_1139_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2207_ (
    .C(clk_i),
    .D(_1067_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_1_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2208_ (
    .C(clk_i),
    .D(_1068_),
    .E(1'b1),
    .Q(_1140_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2209_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn1_filter_ctl_0_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1069_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2210_ (
    .C(clk_i),
    .D(_1069_),
    .E(1'b1),
    .Q(_1141_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2211_ (
    .C(clk_i),
    .D(_1070_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn1_filter_ctl_0_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2212_ (
    .C(clk_i),
    .D(_1071_),
    .E(1'b1),
    .Q(_1142_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2213_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_7_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1072_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2214_ (
    .C(clk_i),
    .D(_1072_),
    .E(1'b1),
    .Q(_1143_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2215_ (
    .C(clk_i),
    .D(_1073_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_7_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2216_ (
    .C(clk_i),
    .D(_1074_),
    .E(1'b1),
    .Q(_1144_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2217_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_6_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1075_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2218_ (
    .C(clk_i),
    .D(_1075_),
    .E(1'b1),
    .Q(_1145_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2219_ (
    .C(clk_i),
    .D(_1076_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_6_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2220_ (
    .C(clk_i),
    .D(_1077_),
    .E(1'b1),
    .Q(_1146_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2221_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_5_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1078_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2222_ (
    .C(clk_i),
    .D(_1078_),
    .E(1'b1),
    .Q(_1147_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2223_ (
    .C(clk_i),
    .D(_1079_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_5_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2224_ (
    .C(clk_i),
    .D(_1080_),
    .E(1'b1),
    .Q(_1148_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2225_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_4_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1081_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2226_ (
    .C(clk_i),
    .D(_1081_),
    .E(1'b1),
    .Q(_1149_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2227_ (
    .C(clk_i),
    .D(_1082_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_4_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2228_ (
    .C(clk_i),
    .D(_1083_),
    .E(1'b1),
    .Q(_1150_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2229_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_3_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1084_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2230_ (
    .C(clk_i),
    .D(_1084_),
    .E(1'b1),
    .Q(_1151_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2231_ (
    .C(clk_i),
    .D(_1085_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_3_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2232_ (
    .C(clk_i),
    .D(_1086_),
    .E(1'b1),
    .Q(_1152_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2233_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_2_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1087_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2234_ (
    .C(clk_i),
    .D(_1087_),
    .E(1'b1),
    .Q(_1153_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2235_ (
    .C(clk_i),
    .D(_1088_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_2_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2236_ (
    .C(clk_i),
    .D(_1089_),
    .E(1'b1),
    .Q(_1154_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2237_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_1_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1090_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2238_ (
    .C(clk_i),
    .D(_1090_),
    .E(1'b1),
    .Q(_1155_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2239_ (
    .C(clk_i),
    .D(_1091_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_1_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2240_ (
    .C(clk_i),
    .D(_1092_),
    .E(1'b1),
    .Q(_1156_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2241_ (
    .C(clk_i),
    .D(\u_reg.u_adc_chn0_filter_ctl_0_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1093_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2242_ (
    .C(clk_i),
    .D(_1093_),
    .E(1'b1),
    .Q(_1157_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2243_ (
    .C(clk_i),
    .D(_1094_),
    .E(1'b1),
    .Q(\u_reg.u_adc_chn0_filter_ctl_0_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2244_ (
    .C(clk_i),
    .D(_1095_),
    .E(1'b1),
    .Q(_1158_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2245_ (
    .C(clk_i),
    .D(\u_reg.u_adc_fsm_rst_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1096_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2246_ (
    .C(clk_i),
    .D(_1096_),
    .E(1'b1),
    .Q(_1159_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2247_ (
    .C(clk_i),
    .D(_1097_),
    .E(1'b1),
    .Q(\u_reg.u_adc_fsm_rst_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2248_ (
    .C(clk_i),
    .D(_1098_),
    .E(1'b1),
    .Q(_1160_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2249_ (
    .C(clk_i),
    .D(\u_reg.u_adc_sample_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1099_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2250_ (
    .C(clk_i),
    .D(_1099_),
    .E(1'b1),
    .Q(_1161_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2251_ (
    .C(clk_i),
    .D(_1100_),
    .E(1'b1),
    .Q(\u_reg.u_adc_sample_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2252_ (
    .C(clk_i),
    .D(_1101_),
    .E(1'b1),
    .Q(_1162_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2253_ (
    .C(clk_i),
    .D(\u_reg.u_adc_lp_sample_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1102_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2254_ (
    .C(clk_i),
    .D(_1102_),
    .E(1'b1),
    .Q(_1163_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2255_ (
    .C(clk_i),
    .D(_1103_),
    .E(1'b1),
    .Q(\u_reg.u_adc_lp_sample_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2256_ (
    .C(clk_i),
    .D(_1104_),
    .E(1'b1),
    .Q(_1164_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2257_ (
    .C(clk_i),
    .D(\u_reg.u_adc_pd_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1105_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2258_ (
    .C(clk_i),
    .D(_1105_),
    .E(1'b1),
    .Q(_1165_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2259_ (
    .C(clk_i),
    .D(_1106_),
    .E(1'b1),
    .Q(\u_reg.u_adc_pd_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2260_ (
    .C(clk_i),
    .D(_1107_),
    .E(1'b1),
    .Q(_1166_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2261_ (
    .C(clk_i),
    .D(\u_reg.u_adc_en_ctl_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_1108_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2262_ (
    .C(clk_i),
    .D(_1108_),
    .E(1'b1),
    .Q(_1167_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2263_ (
    .C(clk_i),
    .D(_1109_),
    .E(1'b1),
    .Q(\u_reg.u_adc_en_ctl_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2264_ (
    .C(clk_i),
    .D(_1110_),
    .E(1'b1),
    .Q(_1168_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2265_ (
    .C(clk_i),
    .D(_1111_),
    .E(1'b1),
    .Q(_1169_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2266_ (
    .C(clk_i),
    .D(_1112_),
    .E(1'b1),
    .Q(\u_reg.u_aon_tgl.ack_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2267_ (
    .C(clk_i),
    .D(\u_reg.u_aon_tgl.req_sync.d_i ),
    .E(1'b1),
    .Q(_1113_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2268_ (
    .C(clk_i),
    .D(_1113_),
    .E(1'b1),
    .Q(_1111_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2269_ (
    .C(clk_i),
    .D(_1114_),
    .E(1'b1),
    .Q(_1115_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2270_ (
    .C(clk_i),
    .D(_1115_),
    .E(1'b1),
    .Q(_1170_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _2271_ (
    .C(clk_i),
    .D(\u_adc_ctrl_core.u_oneshot_done_sync.prim_flop_2sync.d_i ),
    .E(1'b1),
    .Q(_1114_),
    .R(rst_ni),
    .S(1'b1)
  );
  assign \u_adc_ctrl_core.adc_intr_status_o.oneshot.de  = 4'b0110 >> { _1170_, _1115_ };
  assign \u_reg.sync_aon_update  = 4'b0100 >> { _1111_, _1169_ };
  assign \gen_alert_tx[0].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q , _1032_, _1030_, _0018_ };
  assign _0012_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0014_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _1119_, _1036_, _1118_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd  };
  assign _0017_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0019_, _0018_, _1117_, _1032_, _1116_, _1030_ };
  assign _1171_ = 64'b0000000010101011000000000000000000000000000000000000000011101010 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _1036_, _0014_, _1119_, _1118_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _1172_ = 4'b0001 >> { _1120_, _1171_ };
  assign _1173_ = 32'd460544 >> { _1036_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0012_, _0014_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _1174_ = 64'b0000000000000000000000000000000011111111111110001111100011111111 >> { _1173_, _1032_, _1030_, _0017_, _0019_, _0018_ };
  assign _1038_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _1172_, _0025_, _1174_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0026_ };
  assign _1175_ = 8'b01101001 >> { \tl_i.a_address [4:3], \tl_i.a_opcode [1] };
  assign _1176_ = 16'b1001011001101001 >> { \tl_i.a_address [20], \tl_i.a_address [30], \tl_i.a_user.instr_type [3], \tl_i.a_address [14] };
  assign _1177_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [3], \tl_i.a_address [19], \tl_i.a_mask [1], \tl_i.a_address [8], \tl_i.a_address [29], \tl_i.a_address [13] };
  assign _1178_ = 32'd1771476585 >> { \tl_i.a_address [26], \tl_i.a_user.instr_type [2], _1176_, _1175_, _1177_ };
  assign _1179_ = 32'd2523490710 >> { \tl_i.a_address [31], \tl_i.a_user.instr_type [3:2], \tl_i.a_user.instr_type [0], \tl_i.a_mask [2] };
  assign _1180_ = 16'b1001011001101001 >> { \tl_i.a_address [27], \tl_i.a_address [21], \tl_i.a_address [5], \tl_i.a_address [15] };
  assign _1181_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [22], \tl_i.a_address [6], \tl_i.a_address [16], \tl_i.a_address [9], \tl_i.a_user.cmd_intg [4], \tl_i.a_opcode [2] };
  assign _1182_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [30], \tl_i.a_mask [1], \tl_i.a_user.instr_type [1], \tl_i.a_address [29], \tl_i.a_mask [3], \tl_i.a_mask [0] };
  assign _1183_ = 16'b1001011001101001 >> { \tl_i.a_address [8], \tl_i.a_address [28], \tl_i.a_address [9], \tl_i.a_address [10] };
  assign _1184_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [16], \tl_i.a_user.cmd_intg [1], \tl_i.a_address [17], \tl_i.a_opcode [0], \tl_i.a_address [12], \tl_i.a_address [13] };
  assign _1185_ = 32'd2523490710 >> { \tl_i.a_address [11], _1184_, _1183_, \tl_i.a_address [15:14] };
  assign _1186_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.cmd_intg [0], \tl_i.a_address [6], \tl_i.a_address [7], \tl_i.a_address [0], \tl_i.a_address [28], \tl_i.a_opcode [0] };
  assign _1187_ = 16'b0110100110010110 >> { \tl_i.a_address [5], \tl_i.a_address [1], _1186_, _1175_ };
  assign _1188_ = 64'b1111011010011111100111111111011010011111111101101111011010011111 >> { \tl_i.a_opcode [2], \tl_i.a_address [2], _1187_, _1185_, _1182_, _1179_ };
  assign _1189_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [18], \tl_i.a_address [25], \tl_i.a_address [12], \tl_i.a_address [28], \tl_i.a_address [24], \tl_i.a_address [2] };
  assign _1190_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_opcode [1], \tl_i.a_address [0], \tl_i.a_address [29], \tl_i.a_mask [0], \tl_i.a_opcode [2], \tl_i.a_address [21] };
  assign _1191_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [20:19], \tl_i.a_address [30], \tl_i.a_address [31], _1190_, _1183_ };
  assign _1192_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [22], \tl_i.a_address [23], \tl_i.a_user.instr_type [1], \tl_i.a_address [11], \tl_i.a_address [1], \tl_i.a_user.instr_type [0] };
  assign _1193_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [27:26], \tl_i.a_address [6], \tl_i.a_opcode [0], \tl_i.a_address [25], \tl_i.a_user.cmd_intg [6] };
  assign _1194_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [7], \tl_i.a_address [4], \tl_i.a_address [16], \tl_i.a_address [17], _1176_, _1193_ };
  assign _1195_ = 16'b1001011001101001 >> { \tl_i.a_data [21], \tl_i.a_data [17], \tl_i.a_data [6], \tl_i.a_data [4] };
  assign _1196_ = 16'b1001011001101001 >> { \tl_i.a_data [20], \tl_i.a_data [31], \tl_i.a_data [27], \tl_i.a_data [28] };
  assign _1197_ = 32'd1771476585 >> { \tl_i.a_data [23], \tl_i.a_data [25], \tl_i.a_user.data_intg [1], \tl_i.a_data [15], _1196_ };
  assign _1198_ = 32'd1771476585 >> { \tl_i.a_data [26], _1195_, _1197_, \tl_i.a_data [19], \tl_i.a_data [30] };
  assign _1199_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [12], \tl_i.a_data [1], \tl_i.a_data [22], \tl_i.a_data [8], \tl_i.a_user.data_intg [6], \tl_i.a_data [2] };
  assign _1200_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [28], \tl_i.a_user.data_intg [3], \tl_i.a_data [16], \tl_i.a_data [9], \tl_i.a_data [24], \tl_i.a_data [29] };
  assign _1201_ = 16'b1001011001101001 >> { \tl_i.a_data [11], \tl_i.a_data [0], _1195_, _1200_ };
  assign _1202_ = 32'd2523490710 >> { \tl_i.a_data [18], \tl_i.a_data [2], \tl_i.a_data [29], \tl_i.a_data [26], \tl_i.a_data [13] };
  assign _1203_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.data_intg [0], \tl_i.a_data [5], \tl_i.a_data [8], \tl_i.a_data [11], \tl_i.a_data [17], \tl_i.a_data [0] };
  assign _1204_ = 32'd2523490710 >> { \tl_i.a_data [10], \tl_i.a_data [12], _1203_, \tl_i.a_data [15], \tl_i.a_data [25] };
  assign _1205_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [14], \tl_i.a_data [22], \tl_i.a_data [9], \tl_i.a_data [6], \tl_i.a_data [3], \tl_i.a_data [23] };
  assign _1206_ = 32'd2523490710 >> { \tl_i.a_data [27], \tl_i.a_data [24], _1205_, \tl_i.a_data [19], \tl_i.a_user.data_intg [5] };
  assign _1207_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [9], \tl_i.a_data [0], \tl_i.a_data [12], \tl_i.a_data [22], \tl_i.a_data [23], \tl_i.a_data [25] };
  assign _1208_ = 32'd2523490710 >> { \tl_i.a_data [31], \tl_i.a_data [4], _1207_, \tl_i.a_data [13], \tl_i.a_user.data_intg [4] };
  assign _1209_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [20], \tl_i.a_data [24], \tl_i.a_data [11], \tl_i.a_data [21], \tl_i.a_data [19], \tl_i.a_user.data_intg [2] };
  assign _1210_ = 32'd1771476585 >> { \tl_i.a_data [7], \tl_i.a_data [8], _1209_, \tl_i.a_data [15], \tl_i.a_data [18] };
  assign _1211_ = 32'd2523490710 >> { \tl_i.a_data [5], \tl_i.a_data [1], \tl_i.a_data [16], \tl_i.a_data [3], \tl_i.a_data [30] };
  assign _1212_ = 32'd2523490710 >> { \tl_i.a_address [29], \tl_i.a_address [13], _1180_, \tl_i.a_address [26], \tl_i.a_user.instr_type [2] };
  assign _1213_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [0], \tl_i.a_user.instr_type [1], \tl_i.a_mask [3], \tl_i.a_address [17], \tl_i.a_address [23], \tl_i.a_address [7] };
  assign _1214_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [3], \tl_i.a_address [10], _1212_, \tl_i.a_address [24], \tl_i.a_user.cmd_intg [5], _1213_ };
  assign _1215_ = 64'b1000000100011000000110001000000100100100010000100100001000100100 >> { _1199_, \tl_i.a_data [14], \tl_i.a_data [10], \tl_i.a_data [7], _1196_, _1201_ };
  assign _1216_ = 32'd1878630390 >> { _1179_, _1189_, _1178_, _1181_, _1180_ };
  assign _1217_ = 64'b0000000010000001000000000000000000000000000000001000000100000000 >> { _1202_, _1206_, _1204_, _1211_, _1210_, _1208_ };
  assign _1218_ = 64'b0001010001000001100000100010100000000000000000000000000000000000 >> { _1217_, _1194_, \tl_i.a_user.cmd_intg [2], \tl_i.a_address [18], _1191_, _1192_ };
  assign _1219_ = 16'b0110100100000000 >> { _1198_, _1214_, \tl_i.a_address [19], \tl_i.a_address [31] };
  assign \u_reg.intg_err  = 64'b1110111111111111111111111111111100000000000000000000000000000000 >> { \tl_i.a_valid , _1218_, _1215_, _1219_, _1216_, _1188_ };
  assign _1220_ = 8'b00000001 >> { _0232_, _1121_, \u_reg.intg_err  };
  assign _1039_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _1220_, _1174_, _0026_, _0025_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _1221_ = 4'b1000 >> { _1172_, _1220_ };
  assign _1222_ = 64'b1111111100000000111100000000000011111111000000001110111000000000 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0025_, _1174_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _0026_, _1221_ };
  assign _1040_ = 32'd61439 >> { _1222_, _0025_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \alert_tx_o[0].alert_p , _0026_ };
  assign _1041_ = 64'b0000000000000000000000000000000011111111111111110001000000000000 >> { _1222_, _1174_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0025_, \alert_tx_o[0].alert_p , _0026_ };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _1223_ = 4'b1000 >> \tl_i.a_address [6:5];
  assign _1224_ = 4'b0001 >> { \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _1225_ = 64'b0011111111111111111111111111111100101011100000101000001000101011 >> { \tl_i.a_size [1], \tl_i.a_mask [1], \tl_i.a_mask [3:2], \tl_i.a_mask [0], \tl_i.a_size [0] };
  assign _1226_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_size [0], \tl_i.a_address [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _1227_ = 16'b0000000000001011 >> { \tl_i.a_size [1], \tl_i.a_mask [0], \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2] };
  assign _1228_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { \tl_i.a_valid , \tl_i.a_opcode [1], \tl_i.a_address [1], \tl_i.a_size , \tl_i.a_mask [1] };
  assign _1229_ = 64'b0001000111111111000000000000111100000000000000000000000000000000 >> { _1228_, _1227_, \tl_i.a_address [0], \tl_i.a_address [1], \tl_i.a_size [0], \tl_i.a_mask [2] };
  assign _1230_ = 64'b0000000000000000111111000000000011111100000000000101010000000000 >> { \tl_i.a_opcode [0], \tl_i.a_opcode [2], _1229_, \tl_i.a_size [1], _1226_, _1225_ };
  assign _1231_ = 4'b0100 >> { _1230_, \u_reg.intg_err  };
  assign _1232_ = 4'b1000 >> { \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _1233_ = 4'b0001 >> \tl_i.a_address [6:5];
  assign _1234_ = 64'b0001010000111111111111111111111111111111111111000100110000000000 >> { \tl_i.a_address [6:2], \tl_i.a_mask [1] };
  assign _1235_ = 32'd2130771967 >> { \tl_i.a_mask [0], _1234_, \tl_i.a_mask [1], \tl_i.a_mask [3:2] };
  assign _1236_ = 16'b0001000000000000 >> { _1231_, \u_reg.u_reg_if.a_ack , _1235_, \tl_i.a_opcode [2] };
  assign _0962_ = 16'b1000000000000000 >> { _1224_, \tl_i.a_address [4], _1236_, _1223_ };
  assign _1043_ = 16'b0000000000001110 >> { _1124_, _1123_, _0963_, _0962_ };
  assign _1044_ = 16'b1111111000000000 >> { _1123_, _0962_, _0963_, _1124_ };
  assign _0832_ = 32'd1073741824 >> { _1236_, \tl_i.a_address [3:2], _1223_, \tl_i.a_address [4] };
  assign _1046_ = 16'b0000000000001110 >> { _1126_, _1125_, _0833_, _0832_ };
  assign _1047_ = 16'b1111111000000000 >> { _1125_, _0832_, _0833_, _1126_ };
  assign _1237_ = 8'b01000000 >> { _1224_, _1223_, \tl_i.a_address [4] };
  assign _0774_ = 4'b1000 >> { _1237_, _1236_ };
  assign _1049_ = 16'b0000000000001110 >> { _1128_, _1127_, _0774_, _0775_ };
  assign _1050_ = 16'b1111111000000000 >> { _1127_, _1128_, _0775_, _0774_ };
  assign _0726_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], \tl_i.a_address [3], \tl_i.a_address [4], _1236_, \tl_i.a_address [2], \tl_i.a_address [5] };
  assign _1052_ = 16'b0000000000001110 >> { _1130_, _1129_, _0726_, _0727_ };
  assign _1053_ = 16'b1111111000000000 >> { _1129_, _1130_, _0727_, _0726_ };
  assign _0700_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], \tl_i.a_address [3], \tl_i.a_address [4], _1236_, \tl_i.a_address [5], \tl_i.a_address [2] };
  assign _1055_ = 16'b0000000000001110 >> { _1132_, _1131_, _0700_, _0701_ };
  assign _1056_ = 16'b1111111000000000 >> { _1131_, _1132_, _0701_, _0700_ };
  assign _0652_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [2], \tl_i.a_address [4], _1236_, \tl_i.a_address [6:5], \tl_i.a_address [3] };
  assign _1058_ = 16'b0000000000001110 >> { _1134_, _1133_, _0652_, _0653_ };
  assign _1059_ = 16'b1111111000000000 >> { _1133_, _1134_, _0653_, _0652_ };
  assign _0626_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], _1236_, \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [3:2] };
  assign _1061_ = 16'b0000000000001110 >> { _1136_, _1135_, _0626_, _0627_ };
  assign _1062_ = 16'b1111111000000000 >> { _1135_, _1136_, _0627_, _0626_ };
  assign _0578_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], \tl_i.a_address [3:2], _1236_, \tl_i.a_address [5:4] };
  assign _1064_ = 16'b0000000000001110 >> { _1138_, _1137_, _0578_, _0579_ };
  assign _1065_ = 16'b1111111000000000 >> { _1137_, _1138_, _0579_, _0578_ };
  assign _0552_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], \tl_i.a_address [3], _1236_, \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4] };
  assign _1067_ = 16'b0000000000001110 >> { _1140_, _1139_, _0552_, _0553_ };
  assign _1068_ = 16'b1111111000000000 >> { _1139_, _1140_, _0553_, _0552_ };
  assign _0504_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [6], _1236_, \tl_i.a_address [2], \tl_i.a_address [5], \tl_i.a_address [3], \tl_i.a_address [4] };
  assign _1070_ = 16'b0000000000001110 >> { _1142_, _1141_, _0504_, _0505_ };
  assign _1071_ = 16'b1111111000000000 >> { _1141_, _1142_, _0505_, _0504_ };
  assign _1238_ = 16'b0001000000000000 >> { \tl_i.a_address [6], _1224_, \tl_i.a_address [5:4] };
  assign _0456_ = 4'b1000 >> { _1238_, _1236_ };
  assign _1073_ = 16'b0000000000001110 >> { _1144_, _1143_, _0456_, _0457_ };
  assign _1074_ = 16'b1111111000000000 >> { _1143_, _1144_, _0457_, _0456_ };
  assign _0430_ = 64'b0100000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [3], _1236_, \tl_i.a_address [2], \tl_i.a_address [6] };
  assign _1076_ = 16'b0000000000001110 >> { _1146_, _1145_, _0431_, _0430_ };
  assign _1077_ = 16'b1111111000000000 >> { _1145_, _0430_, _0431_, _1146_ };
  assign _1239_ = 32'd268435456 >> { \tl_i.a_address [5], \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [6] };
  assign _0382_ = 4'b1000 >> { _1239_, _1236_ };
  assign _1079_ = 16'b0000000000001110 >> { _1148_, _1147_, _0382_, _0383_ };
  assign _1080_ = 16'b1111111000000000 >> { _1147_, _1148_, _0383_, _0382_ };
  assign _0356_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [4], \tl_i.a_address [5], _1236_, \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [6] };
  assign _1082_ = 16'b0000000000001110 >> { _1150_, _1149_, _0357_, _0356_ };
  assign _1083_ = 16'b1111111000000000 >> { _1149_, _0356_, _0357_, _1150_ };
  assign _0308_ = 32'd1073741824 >> { _1224_, \tl_i.a_address [4], _1236_, \tl_i.a_address [5], \tl_i.a_address [6] };
  assign _1085_ = 16'b0000000000001110 >> { _1152_, _1151_, _0309_, _0308_ };
  assign _1086_ = 16'b1111111000000000 >> { _1151_, _0308_, _0309_, _1152_ };
  assign _0282_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_address [2], \tl_i.a_address [5], \tl_i.a_address [3], _1236_, \tl_i.a_address [6], \tl_i.a_address [4] };
  assign _1088_ = 16'b0000000000001110 >> { _1154_, _1153_, _0283_, _0282_ };
  assign _1089_ = 16'b1111111000000000 >> { _1153_, _0282_, _0283_, _1154_ };
  assign _0234_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _1236_, \tl_i.a_address [5], \tl_i.a_address [3], \tl_i.a_address [6], \tl_i.a_address [2], \tl_i.a_address [4] };
  assign _1091_ = 16'b0000000000001110 >> { _1156_, _1155_, _0235_, _0234_ };
  assign _1092_ = 16'b1111111000000000 >> { _1155_, _0234_, _0235_, _1156_ };
  assign _1240_ = 32'd16777216 >> { \tl_i.a_address [2], \tl_i.a_address [5], \tl_i.a_address [3], \tl_i.a_address [6], \tl_i.a_address [4] };
  assign _0230_ = 4'b1000 >> { _1240_, _1236_ };
  assign _1094_ = 16'b0000000000001110 >> { _1158_, _1157_, _0230_, _0231_ };
  assign _1095_ = 16'b1111111000000000 >> { _1157_, _1158_, _0231_, _0230_ };
  assign _0223_ = 32'd268435456 >> { _1224_, \tl_i.a_address [5], _1236_, \tl_i.a_address [4], \tl_i.a_address [6] };
  assign _1097_ = 16'b0000000000001110 >> { _1160_, _1159_, _0224_, _0223_ };
  assign _1098_ = 16'b1111111000000000 >> { _1159_, _0223_, _0224_, _1160_ };
  assign _1241_ = 4'b1000 >> { _1233_, \tl_i.a_address [4] };
  assign _1242_ = 4'b1000 >> { _1232_, _1241_ };
  assign _0220_ = 4'b1000 >> { _1242_, _1236_ };
  assign _1100_ = 16'b0000000000001110 >> { _1162_, _1161_, _0220_, _0221_ };
  assign _1101_ = 16'b1111111000000000 >> { _1161_, _1162_, _0221_, _0220_ };
  assign _0216_ = 16'b0100000000000000 >> { _1241_, \tl_i.a_address [3], _1236_, \tl_i.a_address [2] };
  assign _1103_ = 16'b0000000000001110 >> { _1164_, _1163_, _0217_, _0216_ };
  assign _1104_ = 16'b1111111000000000 >> { _1163_, _0216_, _0217_, _1164_ };
  assign _1243_ = 32'd16777216 >> { \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [6:5], \tl_i.a_address [3] };
  assign _0196_ = 4'b1000 >> { _1243_, _1236_ };
  assign _1106_ = 16'b0000000000001110 >> { _1166_, _1165_, _0196_, _0197_ };
  assign _1107_ = 16'b1111111000000000 >> { _1165_, _1166_, _0197_, _0196_ };
  assign _0134_ = 16'b1000000000000000 >> { _1236_, _1224_, \tl_i.a_address [4], _1233_ };
  assign _1109_ = 16'b0000000000001110 >> { _1168_, _1167_, _0135_, _0134_ };
  assign _1110_ = 16'b1111111000000000 >> { _1167_, _0134_, _0135_, _1168_ };
  assign _1112_ = 4'b1110 >> { _1111_, _1169_ };
  assign _1244_ = 32'd2164129792 >> { \tl_i.a_address [6:5], \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [4] };
  assign _1245_ = 8'b01110000 >> { _1230_, _1244_, \tl_i.a_address [5] };
  assign _1246_ = 64'b1111000000000000000000001000100000000000000000000000000000000000 >> { _1223_, \tl_i.a_address [3:2], _1024_, \tl_i.a_address [4], _1007_ };
  assign _1247_ = 64'b1111000011110000001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0207_, _0851_, _0166_, \u_reg.u_adc_en_ctl_adc_enable.wd  };
  assign _1248_ = 64'b1111111111110011111111111111010111111111111111111111111111111111 >> { _1224_, \tl_i.a_address [5:4], \tl_i.a_address [6], _1028_, _0131_ };
  assign _0966_ = 32'd4110417919 >> { _1248_, _1245_, _1246_, _1241_, _1247_ };
  assign _1249_ = 64'b1111110000000000000000001010000000000000000000000000000000000000 >> { _1223_, \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [4], _1025_, _1008_ };
  assign _1250_ = 64'b0000111111001100000000001010101000000000000000000000000000000000 >> { _1241_, \tl_i.a_address [3:2], _0852_, _0208_, _0228_ };
  assign _0967_ = 8'b11101111 >> { _1230_, _1249_, _1250_ };
  assign _1251_ = 32'd1968526679 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4:3], \tl_i.a_address [6] };
  assign _1252_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0821_, \u_reg.adc_wakeup_ctl_qs [2], \u_reg.adc_chn_val_0_qs [2], _0799_ };
  assign _1253_ = 32'd4109631743 >> { \tl_i.a_address [4], _1252_, \tl_i.a_address [2], _1009_, \tl_i.a_address [3] };
  assign _1254_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0529_, _0603_, \u_reg.adc_chn1_filter_ctl_1_qs [2] };
  assign _1255_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0751_, \u_reg.adc_chn1_filter_ctl_5_qs [2], _0677_, \u_reg.adc_chn1_filter_ctl_3_qs [2] };
  assign _1256_ = 64'b0000000000000000111100001111000000000000000000000101010111001100 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1253_, _1254_, _1255_ };
  assign _1257_ = 32'd3305111552 >> { \tl_i.a_address [3], _1241_, \tl_i.a_address [2], \u_reg.adc_sample_ctl_qs [2], _0209_ };
  assign _1258_ = 16'b0001010000000000 >> { \tl_i.a_address [5:3], \tl_i.a_address [6] };
  assign _1259_ = 32'd255065941 >> { \tl_i.a_address [4], \tl_i.a_address [2], \u_reg.adc_chn0_filter_ctl_4_qs [2], _0333_, _0259_ };
  assign _1260_ = 16'b1000111100000000 >> { _1258_, _1259_, \u_reg.adc_chn0_filter_ctl_2_qs [2], _1232_ };
  assign _1261_ = 8'b10000000 >> { \tl_i.a_address [4], _1232_, \tl_i.a_address [5] };
  assign _1262_ = 32'd1911 >> { _1260_, _1240_, _0050_, \u_reg.adc_chn0_filter_ctl_6_qs [2], _1261_ };
  assign _1263_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1262_, _1257_, _0407_, _0481_, _1238_, _1239_ };
  assign _0968_ = 8'b10111111 >> { _1230_, _1263_, _1256_ };
  assign _1264_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_wakeup_ctl_qs [3], _0822_, \u_reg.adc_chn_val_0_qs [3], _0800_ };
  assign _1265_ = 32'd4109631743 >> { \tl_i.a_address [4], _1264_, \tl_i.a_address [2], _1010_, \tl_i.a_address [3] };
  assign _1266_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0530_, _0604_, \u_reg.adc_chn1_filter_ctl_1_qs [3] };
  assign _1267_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_chn1_filter_ctl_5_qs [3], _0752_, _0678_, \u_reg.adc_chn1_filter_ctl_3_qs [3] };
  assign _1268_ = 64'b0000000000000000111100001111000000000000000000000101010111001100 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1265_, _1266_, _1267_ };
  assign _1269_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0408_, _1239_, _0051_, _1240_, _0482_, _1238_ };
  assign _1270_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [3], _0334_, \u_reg.adc_chn0_filter_ctl_2_qs [3], _0260_ };
  assign _1271_ = 32'd973078528 >> { _1241_, \tl_i.a_address [3:2], _0853_, _0210_ };
  assign _1272_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1269_, _1271_, _1270_, \u_reg.adc_chn0_filter_ctl_6_qs [3], _1261_, _1258_ };
  assign _0969_ = 8'b10111111 >> { _1230_, _1272_, _1268_ };
  assign _1273_ = 64'b0000000011111111111111110101010111111111000011111111111100110011 >> { \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [2], _1011_, _0801_, _0823_ };
  assign _1274_ = 32'd1597964288 >> { _1273_, \tl_i.a_address [3:2], \u_reg.adc_chn_val_0_qs [4], \u_reg.adc_wakeup_ctl_qs [4] };
  assign _1275_ = 32'd1429409551 >> { \tl_i.a_address [3:2], _0531_, \u_reg.adc_chn1_filter_ctl_1_qs [4], _0605_ };
  assign _1276_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0753_, \u_reg.adc_chn1_filter_ctl_5_qs [4], _0679_, \u_reg.adc_chn1_filter_ctl_3_qs [4] };
  assign _1277_ = 64'b0000000000000000000011110000111100000000000000000101010100110011 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1274_, _1275_, _1276_ };
  assign _1278_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [4], _0335_, \u_reg.adc_chn0_filter_ctl_2_qs [4], _0261_ };
  assign _1279_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _1261_, \u_reg.adc_chn0_filter_ctl_6_qs [4], _1238_, _0483_, _1278_, _1258_ };
  assign _1280_ = 64'b1100000001010000111100001111000011110000111100001111000011110000 >> { \tl_i.a_address [3], _1241_, \tl_i.a_address [2], _1279_, _0854_, _0211_ };
  assign _1281_ = 32'd125239296 >> { _1280_, _1243_, _0167_, _0409_, _1239_ };
  assign _0970_ = 32'd4177526783 >> { _1281_, _1230_, _1277_, _0052_, _1240_ };
  assign _1282_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_wakeup_ctl_qs [5], _0824_, \u_reg.adc_chn_val_0_qs [5], _0802_ };
  assign _1283_ = 32'd3433697039 >> { \tl_i.a_address [4:3], _1282_, \tl_i.a_address [2], _1012_ };
  assign _1284_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0754_, \u_reg.adc_chn1_filter_ctl_5_qs [5], _0680_, \u_reg.adc_chn1_filter_ctl_3_qs [5] };
  assign _1285_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0532_, \u_reg.adc_chn1_filter_ctl_1_qs [5], _0606_ };
  assign _1286_ = 64'b0000000000000000111100001111000000000000000000000011001110101010 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1283_, _1284_, _1285_ };
  assign _1287_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [5], _0336_, \u_reg.adc_chn0_filter_ctl_2_qs [5], _0262_ };
  assign _1288_ = 64'b1100110010101010000011110000000000000000000000000000000000000000 >> { _1241_, \tl_i.a_address [3:2], _0168_, \u_reg.adc_sample_ctl_qs [5], _0212_ };
  assign _1289_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0410_, _1239_, _0053_, _1240_, _0484_, _1238_ };
  assign _1290_ = 64'b0000000000000111000000000000000000000000000000000000000000000000 >> { _1230_, _1289_, _1288_, _1286_, _1258_, _1287_ };
  assign _0971_ = 8'b10001111 >> { _1290_, \u_reg.adc_chn0_filter_ctl_6_qs [5], _1261_ };
  assign _1291_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [4], _0755_, \u_reg.adc_chn1_filter_ctl_5_qs [6], _0607_, \u_reg.adc_chn1_filter_ctl_1_qs [6] };
  assign _1292_ = 32'd2865557744 >> { \tl_i.a_address [4], \tl_i.a_address [2], _0533_, \u_reg.adc_chn1_filter_ctl_3_qs [6], _0681_ };
  assign _1293_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0825_, \u_reg.adc_wakeup_ctl_qs [6], \u_reg.adc_chn_val_0_qs [6], _0803_ };
  assign _1294_ = 32'd267766988 >> { \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [3], _1293_, _1013_ };
  assign _1295_ = 64'b0000000000000000000011110000111100000000000000000011001110101010 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [3], _1294_, _1291_, _1292_ };
  assign _1296_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [6], _0337_, \u_reg.adc_chn0_filter_ctl_2_qs [6], _0263_ };
  assign _1297_ = 16'b0000011101110111 >> { _0485_, _1238_, _0054_, _1240_ };
  assign _1298_ = 64'b0000000000000000000010111011101100001011101110110000101110111011 >> { \u_reg.adc_chn0_filter_ctl_6_qs [6], _1261_, _1296_, _1258_, _1243_, _0169_ };
  assign _1299_ = 64'b0000011100000000000000000000000000000000000000000000000000000000 >> { _1230_, _1298_, _1297_, _1295_, _1239_, _0411_ };
  assign _0972_ = 64'b1100111110101111000011110000111100001111000011110000111100001111 >> { \tl_i.a_address [3], _1241_, \tl_i.a_address [2], _1299_, \u_reg.adc_sample_ctl_qs [6], _0213_ };
  assign _1300_ = 32'd3234656426 >> { \tl_i.a_address [2], \tl_i.a_address [4], _1014_, \u_reg.adc_chn_val_0_qs [7], _0804_ };
  assign _1301_ = 64'b1111111111001100000000001010101011110000111100001111000011110000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _1300_, \u_reg.adc_wakeup_ctl_qs [7], _0826_ };
  assign _1302_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0534_, _0608_, \u_reg.adc_chn1_filter_ctl_1_qs [7] };
  assign _1303_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0756_, \u_reg.adc_chn1_filter_ctl_5_qs [7], _0682_, \u_reg.adc_chn1_filter_ctl_3_qs [7] };
  assign _1304_ = 64'b0000000000000000111100001111000000000000000000000101010111001100 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1301_, _1302_, _1303_ };
  assign _1305_ = 64'b1100110001010101000011111111111111111111111111111111111111111111 >> { _1241_, \tl_i.a_address [2], \tl_i.a_address [3], _0214_, _0855_, _0170_ };
  assign _1306_ = 32'd125239296 >> { _1305_, _1261_, \u_reg.adc_chn0_filter_ctl_6_qs [7], _0412_, _1239_ };
  assign _1307_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [7], _0338_, \u_reg.adc_chn0_filter_ctl_2_qs [7], _0264_ };
  assign _1308_ = 64'b0001010100111111000000000000000000000000000000000000000000000000 >> { _1306_, _1230_, _0055_, _1307_, _1258_, _1240_ };
  assign _0973_ = 16'b1111100011111111 >> { _1308_, _1304_, _1238_, _0486_ };
  assign _1309_ = 8'b00110101 >> { \tl_i.a_address [3], _0827_, _0805_ };
  assign _1310_ = 64'b0000000000000000111111110101010100110011111111111111000011110000 >> { \tl_i.a_address [2], \tl_i.a_address [4:3], _1309_, _0218_, \u_reg.adc_chn_val_0_qs [8] };
  assign _1311_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [2], _0535_, _0609_, \u_reg.adc_chn1_filter_ctl_1_qs [8] };
  assign _1312_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_chn1_filter_ctl_5_qs [8], _0757_, _0683_, \u_reg.adc_chn1_filter_ctl_3_qs [8] };
  assign _1313_ = 64'b0000000000000000000000001111111100000000000000001111010011110100 >> { \tl_i.a_address [5], _1251_, _1310_, _1311_, \tl_i.a_address [4], _1312_ };
  assign _1314_ = 8'b00110101 >> { \tl_i.a_address [4], _0339_, _0265_ };
  assign _1315_ = 64'b1100110010101010000011110000111100000000000000000000000000000000 >> { _1258_, \tl_i.a_address [2], \tl_i.a_address [3], _1314_, \u_reg.adc_chn0_filter_ctl_2_qs [8], \u_reg.adc_chn0_filter_ctl_4_qs [8] };
  assign _1316_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _1238_, _0487_, _1239_, _0413_, _1243_, _0171_ };
  assign _1317_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1316_, _1315_, _1242_, _1240_, _0056_, _0856_ };
  assign _0974_ = 32'd4177526783 >> { _1317_, _1230_, _1313_, \u_reg.adc_chn0_filter_ctl_6_qs [8], _1261_ };
  assign _1318_ = 64'b0000000011111111000000000000111111111111001100111111111101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [4], \u_reg.adc_chn_val_0_qs [9], _0828_, _0806_ };
  assign _1319_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_chn1_filter_ctl_5_qs [9], _0758_, _0684_, \u_reg.adc_chn1_filter_ctl_3_qs [9] };
  assign _1320_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0536_, _0610_, \u_reg.adc_chn1_filter_ctl_1_qs [9] };
  assign _1321_ = 64'b0000000000000000000011110000111100000000000000000011001110101010 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1318_, _1319_, _1320_ };
  assign _1322_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [9], _0340_, \u_reg.adc_chn0_filter_ctl_2_qs [9], _0266_ };
  assign _1323_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { \u_reg.adc_chn0_filter_ctl_6_qs [9], _1261_, _1322_, _1258_, _0057_, _1240_ };
  assign _1324_ = 32'd125239296 >> { _1323_, _1242_, _0857_, _0414_, _1239_ };
  assign _1325_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1324_, _1321_, _0172_, _0488_, _1238_, _1243_ };
  assign _0975_ = 4'b0111 >> { _1230_, _1325_ };
  assign _1326_ = 64'b0000000011111111000000000000111111111111010101011111111100110011 >> { \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [4], \u_reg.adc_chn_val_0_qs [10], _0807_, _0829_ };
  assign _1327_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0537_, _0611_, \u_reg.adc_chn1_filter_ctl_1_qs [10] };
  assign _1328_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0759_, \u_reg.adc_chn1_filter_ctl_5_qs [10], _0685_, \u_reg.adc_chn1_filter_ctl_3_qs [10] };
  assign _1329_ = 64'b0000000000000000000011110000111100000000000000000101010111001100 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1326_, _1327_, _1328_ };
  assign _1330_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [10], _0341_, \u_reg.adc_chn0_filter_ctl_2_qs [10], _0267_ };
  assign _1331_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0058_, _1240_, _0415_, _1239_, \u_reg.adc_chn0_filter_ctl_6_qs [10], _1261_ };
  assign _1332_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1331_, _1329_, _0173_, _0489_, _1238_, _1243_ };
  assign _0976_ = 64'b1111100010001000111111111111111111111111111111111111111111111111 >> { _1230_, _1332_, _0858_, _1242_, _1330_, _1258_ };
  assign _1333_ = 64'b0000000011111111000000000000111111111111001100111111111101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [4], \u_reg.adc_chn_val_0_qs [11], _0830_, _0808_ };
  assign _1334_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0538_, \u_reg.adc_chn1_filter_ctl_1_qs [11], _0612_ };
  assign _1335_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0760_, \u_reg.adc_chn1_filter_ctl_5_qs [11], _0686_, \u_reg.adc_chn1_filter_ctl_3_qs [11] };
  assign _1336_ = 64'b0000000000000000000011110000111100000000000000000011001110101010 >> { \tl_i.a_address [5], _1251_, \tl_i.a_address [4], _1333_, _1335_, _1334_ };
  assign _1337_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [11], _0342_, \u_reg.adc_chn0_filter_ctl_2_qs [11], _0268_ };
  assign _1338_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _1261_, \u_reg.adc_chn0_filter_ctl_6_qs [11], _1239_, _0416_, _1337_, _1258_ };
  assign _1339_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1338_, _1336_, _1243_, _1240_, _0059_, _0174_ };
  assign _0977_ = 64'b1111100010001000111111111111111111111111111111111111111111111111 >> { _1230_, _1339_, _1242_, _0859_, _1238_, _0490_ };
  assign _1340_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0761_, \u_reg.u_adc_chn1_filter_ctl_5_cond_5.wd , _0687_, \u_reg.u_adc_chn1_filter_ctl_3_cond_3.wd  };
  assign _1341_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0539_, _0613_, \u_reg.u_adc_chn1_filter_ctl_1_cond_1.wd  };
  assign _1342_ = 16'b0000110000000101 >> { \tl_i.a_address [4], \tl_i.a_address [5], _1340_, _1341_ };
  assign _1343_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.u_adc_chn0_filter_ctl_4_cond_4.wd , _0343_, \u_reg.u_adc_chn0_filter_ctl_2_cond_2.wd , _0269_ };
  assign _1344_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0060_, _1240_, _0491_, _1238_, _0417_, _1239_ };
  assign _1345_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { \u_reg.u_adc_chn0_filter_ctl_6_cond_6.wd , _1261_, _0860_, _1242_, _0809_, _1237_ };
  assign _1346_ = 64'b0001010100111111000000000000000000000000000000000000000000000000 >> { _1344_, _1345_, _1343_, _0175_, _1243_, _1258_ };
  assign _0978_ = 16'b0010111111111111 >> { _1346_, _1230_, _1342_, _1244_ };
  assign _0979_ = 32'd4169727999 >> { _1245_, _1243_, _0176_, _0861_, _1242_ };
  assign _0980_ = 32'd4098162687 >> { _1245_, _1242_, _0862_, _1243_, _0177_ };
  assign _0981_ = 32'd4169727999 >> { _1245_, _1243_, _0178_, _0863_, _1242_ };
  assign _0982_ = 8'b10001111 >> { _1245_, _0179_, _1243_ };
  assign _0983_ = 8'b01001111 >> { _1245_, _1243_, _0180_ };
  assign _1347_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0540_, \u_reg.adc_chn1_filter_ctl_1_qs [18], _0614_ };
  assign _1348_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0762_, \u_reg.adc_chn1_filter_ctl_5_qs [18], _0688_, \u_reg.adc_chn1_filter_ctl_3_qs [18] };
  assign _1349_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [4], _0344_, \u_reg.adc_chn0_filter_ctl_4_qs [18], \u_reg.adc_chn0_filter_ctl_2_qs [18], _0270_ };
  assign _1350_ = 16'b0000101110111011 >> { \u_reg.adc_chn0_filter_ctl_6_qs [18], _1261_, _1243_, _0181_ };
  assign _1351_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0418_, _1239_, _0492_, _1238_, _0061_, _1240_ };
  assign _1352_ = 64'b1010101000001010001100110000001111111111000011111111111100001111 >> { _1244_, \tl_i.a_address [4], _1349_, _1258_, _1347_, _1348_ };
  assign _0984_ = 64'b1000111111111111111111111111111111111111111111111111111111111111 >> { _1351_, _1245_, _1350_, _1352_, _1237_, _0810_ };
  assign _1353_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0541_, \u_reg.adc_chn1_filter_ctl_1_qs [19], _0615_ };
  assign _1354_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0763_, \u_reg.adc_chn1_filter_ctl_5_qs [19], _0689_, \u_reg.adc_chn1_filter_ctl_3_qs [19] };
  assign _1355_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [19], _0345_, \u_reg.adc_chn0_filter_ctl_2_qs [19], _0271_ };
  assign _1356_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _1355_, _1258_, \u_reg.adc_chn0_filter_ctl_6_qs [19], _1261_, _0419_, _1239_ };
  assign _1357_ = 32'd125239296 >> { _1356_, _0811_, _1237_, _0493_, _1238_ };
  assign _1358_ = 32'd125239296 >> { _1357_, _0182_, _1243_, _0062_, _1240_ };
  assign _0985_ = 64'b0101000011000000111111111111111111111111111111111111111111111111 >> { _1358_, _1245_, \tl_i.a_address [4], _1244_, _1353_, _1354_ };
  assign _1359_ = 32'd4037725439 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0764_, \u_reg.adc_chn1_filter_ctl_5_qs [20], _0690_ };
  assign _1360_ = 32'd861212671 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_chn1_filter_ctl_1_qs [20], _0616_, _0542_ };
  assign _1361_ = 32'd1342115584 >> { _1360_, \tl_i.a_address [4], _1359_, _1224_, \u_reg.adc_chn1_filter_ctl_3_qs [20] };
  assign _1362_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [20], _0346_, \u_reg.adc_chn0_filter_ctl_2_qs [20], _0272_ };
  assign _1363_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { \u_reg.adc_chn0_filter_ctl_6_qs [20], _1261_, _1362_, _1258_, _0420_, _1239_ };
  assign _1364_ = 32'd125239296 >> { _1363_, _1238_, _0494_, _0812_, _1237_ };
  assign _1365_ = 32'd125239296 >> { _1364_, _0183_, _1243_, _0063_, _1240_ };
  assign _0986_ = 16'b0010111111111111 >> { _1365_, _1245_, _1361_, _1244_ };
  assign _1366_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0543_, \u_reg.adc_chn1_filter_ctl_1_qs [21], _0617_ };
  assign _1367_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0765_, \u_reg.adc_chn1_filter_ctl_5_qs [21], _0691_, \u_reg.adc_chn1_filter_ctl_3_qs [21] };
  assign _1368_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [21], _0347_, \u_reg.adc_chn0_filter_ctl_2_qs [21], _0273_ };
  assign _1369_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { \u_reg.adc_chn0_filter_ctl_6_qs [21], _1261_, _1368_, _1258_, _0495_, _1238_ };
  assign _1370_ = 32'd125239296 >> { _1369_, _0813_, _1237_, _0421_, _1239_ };
  assign _1371_ = 32'd125239296 >> { _1370_, _0184_, _1243_, _0064_, _1240_ };
  assign _0987_ = 64'b0101000011000000111111111111111111111111111111111111111111111111 >> { _1371_, _1245_, \tl_i.a_address [4], _1244_, _1366_, _1367_ };
  assign _1372_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0544_, \u_reg.adc_chn1_filter_ctl_1_qs [22], _0618_ };
  assign _1373_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0766_, \u_reg.adc_chn1_filter_ctl_5_qs [22], _0692_, \u_reg.adc_chn1_filter_ctl_3_qs [22] };
  assign _1374_ = 64'b1100110010101010111111111111000000000000000000000000000000000000 >> { _1258_, \tl_i.a_address [4], \tl_i.a_address [2], _0274_, \u_reg.adc_chn0_filter_ctl_4_qs [22], _0348_ };
  assign _1375_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0814_, _1237_, _0065_, _1240_, _0422_, _1239_ };
  assign _1376_ = 64'b1010111100111111000000000000000000000000000000000000000000000000 >> { _1245_, _1375_, \tl_i.a_address [4], _1244_, _1372_, _1373_ };
  assign _1377_ = 32'd125239296 >> { _1376_, _1243_, _0185_, _0496_, _1238_ };
  assign _0988_ = 64'b1111101110111011111111111111111111110000000000001111111111111111 >> { _1374_, _1377_, _1261_, \u_reg.adc_chn0_filter_ctl_6_qs [22], _1232_, \u_reg.adc_chn0_filter_ctl_2_qs [22] };
  assign _1378_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0767_, \u_reg.adc_chn1_filter_ctl_5_qs [23], _0693_, \u_reg.adc_chn1_filter_ctl_3_qs [23] };
  assign _1379_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0545_, _0619_, \u_reg.adc_chn1_filter_ctl_1_qs [23] };
  assign _1380_ = 32'd255065941 >> { \tl_i.a_address [4], \tl_i.a_address [2], \u_reg.adc_chn0_filter_ctl_4_qs [23], _0349_, _0275_ };
  assign _1381_ = 16'b1000111100000000 >> { _1258_, _1380_, \u_reg.adc_chn0_filter_ctl_2_qs [23], _1232_ };
  assign _1382_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0423_, _1239_, \u_reg.adc_chn0_filter_ctl_6_qs [23], _1261_, _0186_, _1243_ };
  assign _1383_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1382_, _1381_, _0497_, _0066_, _1240_, _1238_ };
  assign _1384_ = 64'b1100111101011111000000000000000000000000000000000000000000000000 >> { _1245_, _1383_, \tl_i.a_address [4], _1244_, _1378_, _1379_ };
  assign _0989_ = 8'b10001111 >> { _1384_, _0815_, _1237_ };
  assign _1385_ = 32'd4291621034 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_chn1_filter_ctl_5_qs [24], _0694_, \u_reg.adc_chn1_filter_ctl_3_qs [24] };
  assign _1386_ = 32'd4039966634 >> { \tl_i.a_address [2], \tl_i.a_address [4], _0768_, _0620_, \u_reg.adc_chn1_filter_ctl_1_qs [24] };
  assign _1387_ = 64'b1100000011110000110011001010101000000000000000000000000000000000 >> { _1244_, \tl_i.a_address [4:3], _1385_, _1386_, _0546_ };
  assign _1388_ = 32'd255065941 >> { \tl_i.a_address [4], \tl_i.a_address [2], \u_reg.adc_chn0_filter_ctl_4_qs [24], _0350_, _0276_ };
  assign _1389_ = 16'b1000111100000000 >> { _1258_, _1388_, \u_reg.adc_chn0_filter_ctl_2_qs [24], _1232_ };
  assign _1390_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0498_, _1238_, _0067_, _1240_, _0187_, _1243_ };
  assign _1391_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1390_, _1389_, _0816_, _0424_, _1239_, _1237_ };
  assign _0990_ = 32'd4177526783 >> { _1391_, _1245_, _1387_, _1261_, \u_reg.adc_chn0_filter_ctl_6_qs [24] };
  assign _1392_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0547_, \u_reg.adc_chn1_filter_ctl_1_qs [25], _0621_ };
  assign _1393_ = 64'b0000111100001111001100110011001100000000111111110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.adc_chn1_filter_ctl_5_qs [25], _0769_, _0695_, \u_reg.adc_chn1_filter_ctl_3_qs [25] };
  assign _1394_ = 16'b0000011101110111 >> { _0425_, _1239_, \u_reg.adc_chn0_filter_ctl_6_qs [25], _1261_ };
  assign _1395_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [25], _0351_, \u_reg.adc_chn0_filter_ctl_2_qs [25], _0277_ };
  assign _1396_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _1395_, _1258_, _0068_, _1240_, _0817_, _1237_ };
  assign _1397_ = 64'b0001010100111111000000000000000000000000000000000000000000000000 >> { _1396_, _1394_, _0499_, _0188_, _1243_, _1238_ };
  assign _0991_ = 64'b0101000011000000111111111111111111111111111111111111111111111111 >> { _1397_, _1245_, \tl_i.a_address [4], _1244_, _1392_, _1393_ };
  assign _1398_ = 32'd257242111 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0622_, \u_reg.adc_chn1_filter_ctl_1_qs [26], _0548_ };
  assign _1399_ = 32'd4037725439 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0770_, \u_reg.adc_chn1_filter_ctl_5_qs [26], _0696_ };
  assign _1400_ = 64'b1011111100001111000000000000111100000000000000000000000000000000 >> { _1244_, _1399_, \tl_i.a_address [4], _1398_, _1224_, \u_reg.adc_chn1_filter_ctl_3_qs [26] };
  assign _1401_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [26], _0352_, \u_reg.adc_chn0_filter_ctl_2_qs [26], _0278_ };
  assign _1402_ = 16'b0000011101110111 >> { _0189_, _1243_, _1401_, _1258_ };
  assign _1403_ = 16'b0000011101110111 >> { _0426_, _1239_, _0069_, _1240_ };
  assign _1404_ = 32'd125239296 >> { _1403_, _1261_, \u_reg.adc_chn0_filter_ctl_6_qs [26], _0818_, _1237_ };
  assign _0992_ = 64'b1111100011111111111111111111111111111111111111111111111111111111 >> { _1404_, _1245_, _1402_, _1400_, _1238_, _0500_ };
  assign _1405_ = 64'b1111111100000000110011001100110011110000111100001010101010101010 >> { \tl_i.a_address [2], \tl_i.a_address [4], \u_reg.adc_chn0_filter_ctl_4_qs [27], _0353_, \u_reg.adc_chn0_filter_ctl_2_qs [27], _0279_ };
  assign _1406_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _1405_, _1258_, \u_reg.adc_chn0_filter_ctl_6_qs [27], _1261_, _0819_, _1237_ };
  assign _1407_ = 32'd125239296 >> { _1406_, _1240_, _0070_, _0501_, _1238_ };
  assign _1408_ = 32'd125239296 >> { _1407_, _0190_, _1243_, _0427_, _1239_ };
  assign _1409_ = 32'd3433754864 >> { \tl_i.a_address [3:2], _0549_, _0623_, \u_reg.adc_chn1_filter_ctl_1_qs [27] };
  assign _1410_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0771_, \u_reg.adc_chn1_filter_ctl_5_qs [27], _0697_, \u_reg.adc_chn1_filter_ctl_3_qs [27] };
  assign _0993_ = 64'b0011000010100000111111111111111111111111111111111111111111111111 >> { _1245_, _1408_, \tl_i.a_address [4], _1244_, _1410_, _1409_ };
  assign _0994_ = 8'b10001111 >> { _1245_, _0191_, _1243_ };
  assign _0995_ = 8'b10001111 >> { _1245_, _0192_, _1243_ };
  assign _0996_ = 8'b10001111 >> { _1245_, _0193_, _1243_ };
  assign _1411_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { \tl_i.a_address [2], \tl_i.a_address [3], _0772_, \u_reg.u_adc_chn1_filter_ctl_5_en_5.wd , _0698_, \u_reg.u_adc_chn1_filter_ctl_3_en_3.wd  };
  assign _1412_ = 32'd2865557744 >> { \tl_i.a_address [3:2], _0550_, \u_reg.u_adc_chn1_filter_ctl_1_en_1.wd , _0624_ };
  assign _1413_ = 16'b1111001111111010 >> { \tl_i.a_address [4], \tl_i.a_address [5], _1411_, _1412_ };
  assign _1414_ = 32'd255065941 >> { \tl_i.a_address [4], \tl_i.a_address [2], \u_reg.u_adc_chn0_filter_ctl_4_en_4.wd , _0354_, _0280_ };
  assign _1415_ = 16'b1000111100000000 >> { _1258_, _1414_, \u_reg.u_adc_chn0_filter_ctl_2_en_2.wd , _1232_ };
  assign _1416_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0502_, _1238_, _0428_, _1239_, _0194_, _1243_ };
  assign _1417_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { _1416_, _1415_, _0071_, \u_reg.u_adc_chn0_filter_ctl_6_en_6.wd , _1261_, _1240_ };
  assign _0997_ = 64'b1111000010000000111111111111111111111111111111111111111111111111 >> { _1230_, _1417_, _1244_, _1413_, _1237_, _0820_ };
  assign _0919_ = 4'b1110 >> { _0955_, _0920_ };
  assign _0910_ = 4'b1110 >> { _0952_, _0911_ };
  assign _0883_ = 4'b1110 >> { _0943_, _0884_ };
  assign _0901_ = 4'b1110 >> { _0949_, _0902_ };
  assign _0880_ = 4'b1110 >> { _0942_, _0881_ };
  assign _0925_ = 4'b1110 >> { _0957_, _0926_ };
  assign _0898_ = 4'b1110 >> { _0948_, _0899_ };
  assign _0865_ = 4'b1110 >> { _0937_, _0866_ };
  assign _0907_ = 4'b1110 >> { _0951_, _0908_ };
  assign \adc_o.channel_sel [1] = 32'd1091567616 >> { _0006_, _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2:1], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4] };
  assign \u_adc_ctrl_core.u_adc_ctrl_fsm.chn1_val_we_d  = 4'b1000 >> { \adc_i.data_valid , \adc_o.channel_sel [1] };
  assign _0916_ = 4'b1110 >> { _0954_, _0917_ };
  assign _0871_ = 4'b1110 >> { _0939_, _0872_ };
  assign _0072_ = 32'd16777232 >> { _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], _0006_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1] };
  assign _0889_ = 4'b1110 >> { _0945_, _0890_ };
  assign _0651_ = 16'b1111111101000000 >> { _0652_, _0653_, _1133_, _1134_ };
  assign _1418_ = 16'b0100111100000000 >> { _0196_, _0197_, _1165_, _1166_ };
  assign _0140_ = 4'b0100 >> { _1418_, \tl_i.a_data [6] };
  assign _0139_ = 4'b0100 >> { _1418_, \tl_i.a_data [5] };
  assign _1419_ = 32'd2147483648 >> { _0107_, _0106_, _0108_, _0109_, _0110_ };
  assign _1420_ = 8'b10000000 >> { _0112_, _0111_, _1419_ };
  assign _0093_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0117_, _0116_, _0115_, _1420_, _0114_, _0113_ };
  assign _1421_ = 4'b0100 >> { _0117_, _0093_ };
  assign _1422_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0122_, _0118_, _0121_, _0120_, _1421_, _0119_ };
  assign _0102_ = 32'd2147450880 >> { _0126_, _0123_, _0124_, _1422_, _0125_ };
  assign _0155_ = 4'b1000 >> { \tl_i.a_data [21], _1418_ };
  assign _0154_ = 4'b1000 >> { \tl_i.a_data [20], _1418_ };
  assign _1423_ = 16'b0100111100000000 >> { _0216_, _0217_, _1163_, _1164_ };
  assign _0204_ = 4'b1000 >> { \tl_i.a_data [5], _1423_ };
  assign _0203_ = 4'b1000 >> { \tl_i.a_data [4], _1423_ };
  assign _0227_ = 32'd1325400064 >> { \tl_i.a_data [1], _0134_, _0135_, _1167_, _1168_ };
  assign _0206_ = 4'b1000 >> { \tl_i.a_data [7], _1423_ };
  assign _0205_ = 4'b1000 >> { \tl_i.a_data [6], _1423_ };
  assign _1424_ = 32'd1325400064 >> { \tl_i.a_data [0], _1233_, _0135_, _1167_, _1168_ };
  assign _0226_ = 16'b1000000000000000 >> { \tl_i.a_address [4], _1224_, _1236_, _1424_ };
  assign _0699_ = 16'b1111111101000000 >> { _0700_, _0701_, _1131_, _1132_ };
  assign _0145_ = 4'b1000 >> { \tl_i.a_data [11], _1418_ };
  assign _0144_ = 4'b1000 >> { \tl_i.a_data [10], _1418_ };
  assign _0143_ = 4'b1000 >> { \tl_i.a_data [9], _1418_ };
  assign _0577_ = 16'b1111111101000000 >> { _0578_, _0579_, _1137_, _1138_ };
  assign _1425_ = 16'b0100111100000000 >> { _0962_, _0963_, _1123_, _1124_ };
  assign _1006_ = 4'b1000 >> { \tl_i.a_data [7], _1425_ };
  assign _1426_ = 32'd2147483648 >> { _0126_, _0125_, _0123_, _1422_, _0124_ };
  assign _0105_ = 16'b0111111110000000 >> { _0129_, _0127_, _0128_, _1426_ };
  assign _0149_ = 4'b1000 >> { \tl_i.a_data [15], _1418_ };
  assign _0148_ = 4'b0100 >> { _1418_, \tl_i.a_data [14] };
  assign _0147_ = 4'b1000 >> { \tl_i.a_data [13], _1418_ };
  assign _0146_ = 4'b1000 >> { \tl_i.a_data [12], _1418_ };
  assign _0138_ = 4'b1000 >> { \tl_i.a_data [4], _1418_ };
  assign _0137_ = 4'b1000 >> { \tl_i.a_data [0], _1418_ };
  assign _0551_ = 16'b1111111101000000 >> { _0552_, _0553_, _1139_, _1140_ };
  assign _0142_ = 4'b1000 >> { \tl_i.a_data [8], _1418_ };
  assign _0141_ = 4'b1000 >> { \tl_i.a_data [7], _1418_ };
  assign _0834_ = 32'd1145372656 >> { _0221_, \u_reg.sync_aon_update , _0220_, _1161_, _1162_ };
  assign _0101_ = 16'b0111111110000000 >> { _0125_, _0123_, _0124_, _1422_ };
  assign _0157_ = 4'b1000 >> { \tl_i.a_data [23], _1418_ };
  assign _0156_ = 4'b1000 >> { \tl_i.a_data [22], _1418_ };
  assign _0104_ = 8'b01111000 >> { _0128_, _0127_, _1426_ };
  assign _0151_ = 4'b0100 >> { _1418_, \tl_i.a_data [17] };
  assign _0150_ = 4'b1000 >> { \tl_i.a_data [16], _1418_ };
  assign _0625_ = 16'b1111111101000000 >> { _0626_, _0627_, _1135_, _1136_ };
  assign _0103_ = 4'b0110 >> { _0127_, _1426_ };
  assign _0153_ = 4'b1000 >> { \tl_i.a_data [19], _1418_ };
  assign _0152_ = 4'b0100 >> { _1418_, \tl_i.a_data [18] };
  assign _0098_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0122_, _0120_, _0119_, _1421_, _0121_, _0118_ };
  assign _0162_ = 4'b1000 >> { \tl_i.a_data [28], _1418_ };
  assign _0161_ = 4'b1000 >> { \tl_i.a_data [27], _1418_ };
  assign _0165_ = 4'b1000 >> { \tl_i.a_data [31], _1418_ };
  assign _0164_ = 4'b1000 >> { \tl_i.a_data [30], _1418_ };
  assign _0163_ = 4'b1000 >> { \tl_i.a_data [29], _1418_ };
  assign _0100_ = 8'b01111000 >> { _0124_, _0123_, _1422_ };
  assign _0099_ = 4'b0110 >> { _0123_, _1422_ };
  assign _0159_ = 4'b1000 >> { \tl_i.a_data [25], _1418_ };
  assign _0158_ = 4'b1000 >> { \tl_i.a_data [24], _1418_ };
  assign _0160_ = 4'b1000 >> { \tl_i.a_data [26], _1418_ };
  assign _0136_ = 32'd1145372656 >> { _0197_, \u_reg.sync_aon_update , _0196_, _1165_, _1166_ };
  assign \adc_o.channel_sel [0] = 32'd36700160 >> { _0006_, _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2] };
  assign \u_adc_ctrl_core.u_adc_ctrl_fsm.chn0_val_we_d  = 4'b1000 >> { \adc_i.data_valid , \adc_o.channel_sel [0] };
  assign _0075_ = 32'd264237056 >> { _0079_, _0077_, _0078_, _0072_, _0080_ };
  assign _0076_ = 16'b0111111110000000 >> { _0080_, _0077_, _0078_, _0079_ };
  assign _0999_ = 4'b1000 >> { \tl_i.a_data [0], _1425_ };
  assign _0526_ = 32'd1325400064 >> { \tl_i.a_data [26], _0504_, _0505_, _1141_, _1142_ };
  assign _1427_ = 16'b0100111100000000 >> { _0308_, _0309_, _1151_, _1152_ };
  assign _0332_ = 4'b1000 >> { \tl_i.a_data [31], _1427_ };
  assign _1428_ = 16'b0100111100000000 >> { _0234_, _0235_, _1155_, _1156_ };
  assign _0256_ = 4'b1000 >> { \tl_i.a_data [26], _1428_ };
  assign _0198_ = 32'd1145372656 >> { _0217_, \u_reg.sync_aon_update , _0216_, _1163_, _1164_ };
  assign \u_adc_ctrl_core.intr_state_o.de  = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_data [0], \tl_i.a_address [3], _1236_, _1233_, \tl_i.a_address [2], \tl_i.a_address [4] };
  assign _0130_ = 4'b1110 >> { _0131_, \u_adc_ctrl_core.intr_state_o.de  };
  assign _0201_ = 4'b0100 >> { _1423_, \tl_i.a_data [2] };
  assign _0027_ = 32'd1145372656 >> { _0231_, \u_reg.sync_aon_update , _0230_, _1157_, _1158_ };
  assign _1429_ = 16'b0100111100000000 >> { _0832_, _0833_, _1125_, _1126_ };
  assign _1016_ = 4'b1000 >> { \tl_i.a_data [0], _1429_ };
  assign _1430_ = 16'b0100111100000000 >> { _0230_, _0231_, _1157_, _1158_ };
  assign _0043_ = 4'b1000 >> { \tl_i.a_data [22], _1430_ };
  assign _0036_ = 4'b1000 >> { \tl_i.a_data [10], _1430_ };
  assign _0029_ = 4'b1000 >> { \tl_i.a_data [3], _1430_ };
  assign _1431_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0116_, _0115_, _0106_, _0107_, _0108_, _0109_ };
  assign _1432_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0129_, _0127_, _0128_, _0126_, _0125_, _0124_ };
  assign _1433_ = 16'b0000000000000001 >> { _0117_, _0118_, _0121_, _0120_ };
  assign _1434_ = 32'd16777216 >> { _1433_, _0112_, _0114_, _0119_, _0113_ };
  assign _1435_ = 16'b0001000000000000 >> { _1432_, _1434_, _0123_, _0122_ };
  assign _1436_ = 16'b0001000000000000 >> { _1435_, _1431_, _0111_, _0110_ };
  assign _1437_ = 16'b0001000000000000 >> { _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], _1436_ };
  assign _1438_ = 16'b0001000000000000 >> { _0079_, _0078_, _0080_, _0077_ };
  assign _1439_ = 8'b00000001 >> { _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2:1] };
  assign _1440_ = 64'b1100111100000000001100110101111111001100111111110011010111110101 >> { _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], _0006_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], \adc_i.data_valid , _1438_ };
  assign _0008_ = 8'b00001101 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], _1437_, _1440_ };
  assign _0081_ = 32'd268435456 >> { _0006_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4] };
  assign _1441_ = 64'b1100110011111100110011111100000011000000110011001100110010101111 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], _0006_, \adc_i.data_valid , _1438_ };
  assign _0005_ = 64'b1111111100000000001100110000000010101111101011110000111100001111 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], _0006_, _1439_, _1441_, \adc_i.data_valid , _1437_ };
  assign \adc_o.pd  = 32'd4294853121 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], _0006_, _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2] };
  assign _1019_ = 4'b1000 >> { \tl_i.a_data [3], _1429_ };
  assign _1442_ = 64'b0011111111110101110000000000000011111111111111110000000011110000 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], _0002_, _0006_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], \adc_i.data_valid , _1438_ };
  assign _0001_ = 32'd3707826416 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], _1439_, _1442_, _0006_, \adc_i.data_valid  };
  assign _0602_ = 32'd1325400064 >> { \tl_i.a_data [31], _0578_, _0579_, _1137_, _1138_ };
  assign _0525_ = 32'd1325400064 >> { \tl_i.a_data [25], _0504_, _0505_, _1141_, _1142_ };
  assign _0331_ = 4'b1000 >> { \tl_i.a_data [27], _1427_ };
  assign _0255_ = 4'b1000 >> { \tl_i.a_data [25], _1428_ };
  assign _0219_ = 16'b1111111101000000 >> { _0220_, _0221_, _1161_, _1162_ };
  assign _0199_ = 4'b1000 >> { \tl_i.a_data [0], _1423_ };
  assign _0200_ = 4'b1000 >> { \tl_i.a_data [1], _1423_ };
  assign _0013_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _1036_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0014_, _1119_, _1118_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0010_ = 64'b0000000000000000000000000000001011000000000000000000000000000000 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2:1], _0006_, \adc_i.data_valid  };
  assign _1023_ = 4'b1000 >> { \tl_i.a_data [7], _1429_ };
  assign _0965_ = 64'b0000000000000000111111111111111111110100010001001111111111111111 >> { \tl_o.d_valid , _1231_, \tl_i.a_address [5], _1244_, _1235_, \tl_i.a_opcode [2] };
  assign _0096_ = 16'b0111111110000000 >> { _0120_, _0118_, _0119_, _1421_ };
  assign _0095_ = 8'b01111000 >> { _0119_, _0118_, _1421_ };
  assign _0094_ = 4'b0110 >> { _0118_, _1421_ };
  assign _1443_ = 4'b1000 >> { _0081_, _1436_ };
  assign _0092_ = 64'b0000000000000000011111111111111100000000000000001000000000000000 >> { _0116_, _1443_, _0113_, _1420_, _0114_, _0115_ };
  assign _0091_ = 32'd8323200 >> { _0115_, _1443_, _0113_, _1420_, _0114_ };
  assign _0090_ = 8'b01111000 >> { _0114_, _0113_, _1420_ };
  assign _0089_ = 4'b0110 >> { _0113_, _1420_ };
  assign _0088_ = 16'b0001010111000000 >> { _0112_, _0111_, _1419_, _1443_ };
  assign _0087_ = 4'b0110 >> { _0111_, _1419_ };
  assign _0086_ = 32'd2147450880 >> { _0110_, _0107_, _0106_, _0108_, _0109_ };
  assign _0085_ = 16'b0111111110000000 >> { _0109_, _0107_, _0106_, _0108_ };
  assign _0084_ = 8'b01111000 >> { _0108_, _0107_, _0106_ };
  assign _0083_ = 4'b0110 >> { _0107_, _0106_ };
  assign _0133_ = 16'b1111111101000000 >> { _0134_, _0135_, _1167_, _1168_ };
  assign _0195_ = 16'b1111111101000000 >> { _0196_, _0197_, _1165_, _1166_ };
  assign _1444_ = 16'b0100111100000000 >> { _0774_, _0775_, _1127_, _1128_ };
  assign _0798_ = 4'b1000 >> { \tl_i.a_data [31], _1444_ };
  assign _0792_ = 4'b1000 >> { \tl_i.a_data [22], _1444_ };
  assign _0788_ = 4'b1000 >> { \tl_i.a_data [18], _1444_ };
  assign _1445_ = 16'b0100111100000000 >> { _0382_, _0383_, _1147_, _1148_ };
  assign _0397_ = 4'b1000 >> { \tl_i.a_data [19], _1445_ };
  assign _0395_ = 4'b1000 >> { \tl_i.a_data [12], _1445_ };
  assign _0393_ = 4'b1000 >> { \tl_i.a_data [10], _1445_ };
  assign _0391_ = 4'b1000 >> { \tl_i.a_data [8], _1445_ };
  assign _0389_ = 4'b1000 >> { \tl_i.a_data [6], _1445_ };
  assign _0387_ = 4'b1000 >> { \tl_i.a_data [4], _1445_ };
  assign _0385_ = 4'b1000 >> { \tl_i.a_data [2], _1445_ };
  assign _1446_ = 16'b0100111100000000 >> { _0430_, _0431_, _1145_, _1146_ };
  assign _0454_ = 4'b1000 >> { \tl_i.a_data [31], _1446_ };
  assign _0452_ = 4'b1000 >> { \tl_i.a_data [26], _1446_ };
  assign _0450_ = 4'b1000 >> { \tl_i.a_data [24], _1446_ };
  assign _0448_ = 4'b1000 >> { \tl_i.a_data [22], _1446_ };
  assign _0446_ = 4'b1000 >> { \tl_i.a_data [20], _1446_ };
  assign _0444_ = 4'b1000 >> { \tl_i.a_data [18], _1446_ };
  assign _0442_ = 4'b1000 >> { \tl_i.a_data [11], _1446_ };
  assign _0440_ = 4'b1000 >> { \tl_i.a_data [9], _1446_ };
  assign _0438_ = 4'b1000 >> { \tl_i.a_data [7], _1446_ };
  assign _0436_ = 4'b1000 >> { \tl_i.a_data [5], _1446_ };
  assign _0434_ = 4'b1000 >> { \tl_i.a_data [3], _1446_ };
  assign _0432_ = 32'd1145372656 >> { _0431_, \u_reg.sync_aon_update , _0430_, _1145_, _1146_ };
  assign _0324_ = 4'b1000 >> { \tl_i.a_data [20], _1427_ };
  assign _0322_ = 4'b1000 >> { \tl_i.a_data [18], _1427_ };
  assign _0320_ = 4'b1000 >> { \tl_i.a_data [11], _1427_ };
  assign _0318_ = 4'b1000 >> { \tl_i.a_data [9], _1427_ };
  assign _0316_ = 4'b1000 >> { \tl_i.a_data [7], _1427_ };
  assign _0314_ = 4'b1000 >> { \tl_i.a_data [5], _1427_ };
  assign _0312_ = 4'b1000 >> { \tl_i.a_data [3], _1427_ };
  assign _1447_ = 16'b0100111100000000 >> { _0356_, _0357_, _1149_, _1150_ };
  assign _0380_ = 4'b1000 >> { \tl_i.a_data [31], _1447_ };
  assign _0378_ = 4'b1000 >> { \tl_i.a_data [26], _1447_ };
  assign _0376_ = 4'b1000 >> { \tl_i.a_data [24], _1447_ };
  assign _0374_ = 4'b1000 >> { \tl_i.a_data [22], _1447_ };
  assign _0372_ = 4'b1000 >> { \tl_i.a_data [20], _1447_ };
  assign _0370_ = 4'b1000 >> { \tl_i.a_data [18], _1447_ };
  assign _0368_ = 4'b1000 >> { \tl_i.a_data [11], _1447_ };
  assign _0366_ = 4'b1000 >> { \tl_i.a_data [9], _1447_ };
  assign _0364_ = 4'b1000 >> { \tl_i.a_data [7], _1447_ };
  assign _0362_ = 4'b1000 >> { \tl_i.a_data [5], _1447_ };
  assign _0360_ = 4'b1000 >> { \tl_i.a_data [3], _1447_ };
  assign _0358_ = 32'd1145372656 >> { _0357_, \u_reg.sync_aon_update , _0356_, _1149_, _1150_ };
  assign _0429_ = 16'b1111111101000000 >> { _0430_, _0431_, _1145_, _1146_ };
  assign _1448_ = 16'b0100111100000000 >> { _0220_, _0221_, _1161_, _1162_ };
  assign _0841_ = 4'b1000 >> { \tl_i.a_data [6], _1448_ };
  assign _0839_ = 4'b0100 >> { _1448_, \tl_i.a_data [4] };
  assign _0837_ = 4'b1000 >> { \tl_i.a_data [2], _1448_ };
  assign _0795_ = 4'b1000 >> { \tl_i.a_data [25], _1444_ };
  assign _0793_ = 4'b1000 >> { \tl_i.a_data [23], _1444_ };
  assign _0790_ = 4'b1000 >> { \tl_i.a_data [20], _1444_ };
  assign _0786_ = 4'b1000 >> { \tl_i.a_data [11], _1444_ };
  assign _0233_ = 16'b1111111101000000 >> { _0234_, _0235_, _1155_, _1156_ };
  assign _0783_ = 4'b1000 >> { \tl_i.a_data [8], _1444_ };
  assign _0845_ = 4'b1000 >> { \tl_i.a_data [10], _1448_ };
  assign _0381_ = 16'b1111111101000000 >> { _0382_, _0383_, _1147_, _1148_ };
  assign _0848_ = 4'b1000 >> { \tl_i.a_data [13], _1448_ };
  assign _0777_ = 4'b1000 >> { \tl_i.a_data [2], _1444_ };
  assign _0780_ = 4'b1000 >> { \tl_i.a_data [5], _1444_ };
  assign _0850_ = 4'b1000 >> { \tl_i.a_data [15], _1448_ };
  assign _0779_ = 4'b1000 >> { \tl_i.a_data [4], _1444_ };
  assign _0281_ = 16'b1111111101000000 >> { _0282_, _0283_, _1153_, _1154_ };
  assign _0248_ = 4'b1000 >> { \tl_i.a_data [18], _1428_ };
  assign _0246_ = 4'b1000 >> { \tl_i.a_data [11], _1428_ };
  assign _0244_ = 4'b1000 >> { \tl_i.a_data [9], _1428_ };
  assign _0242_ = 4'b1000 >> { \tl_i.a_data [7], _1428_ };
  assign _0240_ = 4'b1000 >> { \tl_i.a_data [5], _1428_ };
  assign _0238_ = 4'b1000 >> { \tl_i.a_data [3], _1428_ };
  assign _1449_ = 16'b0100111100000000 >> { _0282_, _0283_, _1153_, _1154_ };
  assign _0306_ = 4'b1000 >> { \tl_i.a_data [31], _1449_ };
  assign _0304_ = 4'b1000 >> { \tl_i.a_data [26], _1449_ };
  assign _0302_ = 4'b1000 >> { \tl_i.a_data [24], _1449_ };
  assign _0300_ = 4'b1000 >> { \tl_i.a_data [22], _1449_ };
  assign _0298_ = 4'b1000 >> { \tl_i.a_data [20], _1449_ };
  assign _0296_ = 4'b1000 >> { \tl_i.a_data [18], _1449_ };
  assign _0294_ = 4'b1000 >> { \tl_i.a_data [11], _1449_ };
  assign _0292_ = 4'b1000 >> { \tl_i.a_data [9], _1449_ };
  assign _0290_ = 4'b1000 >> { \tl_i.a_data [7], _1449_ };
  assign _0288_ = 4'b1000 >> { \tl_i.a_data [5], _1449_ };
  assign _0286_ = 4'b1000 >> { \tl_i.a_data [3], _1449_ };
  assign _0284_ = 32'd1145372656 >> { _0283_, \u_reg.sync_aon_update , _0282_, _1153_, _1154_ };
  assign _0847_ = 4'b1000 >> { \tl_i.a_data [12], _1448_ };
  assign _0842_ = 4'b0100 >> { _1448_, \tl_i.a_data [7] };
  assign _0840_ = 4'b1000 >> { \tl_i.a_data [5], _1448_ };
  assign _0455_ = 16'b1111111101000000 >> { _0456_, _0457_, _1143_, _1144_ };
  assign _0838_ = 4'b0100 >> { _1448_, \tl_i.a_data [3] };
  assign _0836_ = 4'b0100 >> { _1448_, \tl_i.a_data [1] };
  assign _0835_ = 4'b0100 >> { _1448_, \tl_i.a_data [0] };
  assign _0781_ = 4'b1000 >> { \tl_i.a_data [6], _1444_ };
  assign _0518_ = 32'd1325400064 >> { \tl_i.a_data [18], _0504_, _0505_, _1141_, _1142_ };
  assign _0516_ = 32'd1325400064 >> { \tl_i.a_data [11], _0504_, _0505_, _1141_, _1142_ };
  assign _0514_ = 32'd1325400064 >> { \tl_i.a_data [9], _0504_, _0505_, _1141_, _1142_ };
  assign _0512_ = 32'd1325400064 >> { \tl_i.a_data [7], _0504_, _0505_, _1141_, _1142_ };
  assign _0510_ = 32'd1325400064 >> { \tl_i.a_data [5], _0504_, _0505_, _1141_, _1142_ };
  assign _0508_ = 32'd1325400064 >> { \tl_i.a_data [3], _0504_, _0505_, _1141_, _1142_ };
  assign _0576_ = 32'd1325400064 >> { \tl_i.a_data [31], _0552_, _0553_, _1139_, _1140_ };
  assign _0574_ = 32'd1325400064 >> { \tl_i.a_data [26], _0552_, _0553_, _1139_, _1140_ };
  assign _0572_ = 32'd1325400064 >> { \tl_i.a_data [24], _0552_, _0553_, _1139_, _1140_ };
  assign _0570_ = 32'd1325400064 >> { \tl_i.a_data [22], _0552_, _0553_, _1139_, _1140_ };
  assign _0568_ = 32'd1325400064 >> { \tl_i.a_data [20], _0552_, _0553_, _1139_, _1140_ };
  assign _0566_ = 32'd1325400064 >> { \tl_i.a_data [18], _0552_, _0553_, _1139_, _1140_ };
  assign _0564_ = 32'd1325400064 >> { \tl_i.a_data [11], _0552_, _0553_, _1139_, _1140_ };
  assign _0562_ = 32'd1325400064 >> { \tl_i.a_data [9], _0552_, _0553_, _1139_, _1140_ };
  assign _0560_ = 32'd1325400064 >> { \tl_i.a_data [7], _0552_, _0553_, _1139_, _1140_ };
  assign _0558_ = 32'd1325400064 >> { \tl_i.a_data [5], _0552_, _0553_, _1139_, _1140_ };
  assign _0556_ = 32'd1325400064 >> { \tl_i.a_data [3], _0552_, _0553_, _1139_, _1140_ };
  assign _0554_ = 32'd1145372656 >> { _0553_, \u_reg.sync_aon_update , _0552_, _1139_, _1140_ };
  assign _0669_ = 32'd1325400064 >> { \tl_i.a_data [21], _0652_, _0653_, _1133_, _1134_ };
  assign _0667_ = 32'd1325400064 >> { \tl_i.a_data [19], _0652_, _0653_, _1133_, _1134_ };
  assign _0665_ = 32'd1325400064 >> { \tl_i.a_data [12], _0652_, _0653_, _1133_, _1134_ };
  assign _0663_ = 32'd1325400064 >> { \tl_i.a_data [10], _0652_, _0653_, _1133_, _1134_ };
  assign _0661_ = 32'd1325400064 >> { \tl_i.a_data [8], _0652_, _0653_, _1133_, _1134_ };
  assign _0659_ = 32'd1325400064 >> { \tl_i.a_data [6], _0652_, _0653_, _1133_, _1134_ };
  assign _0657_ = 32'd1325400064 >> { \tl_i.a_data [4], _0652_, _0653_, _1133_, _1134_ };
  assign _0655_ = 32'd1325400064 >> { \tl_i.a_data [2], _0652_, _0653_, _1133_, _1134_ };
  assign _0724_ = 32'd1325400064 >> { \tl_i.a_data [31], _0700_, _0701_, _1131_, _1132_ };
  assign _0722_ = 32'd1325400064 >> { \tl_i.a_data [26], _0700_, _0701_, _1131_, _1132_ };
  assign _0720_ = 32'd1325400064 >> { \tl_i.a_data [24], _0700_, _0701_, _1131_, _1132_ };
  assign _0718_ = 32'd1325400064 >> { \tl_i.a_data [22], _0700_, _0701_, _1131_, _1132_ };
  assign _0716_ = 32'd1325400064 >> { \tl_i.a_data [20], _0700_, _0701_, _1131_, _1132_ };
  assign _0714_ = 32'd1325400064 >> { \tl_i.a_data [18], _0700_, _0701_, _1131_, _1132_ };
  assign _0712_ = 32'd1325400064 >> { \tl_i.a_data [11], _0700_, _0701_, _1131_, _1132_ };
  assign _0710_ = 32'd1325400064 >> { \tl_i.a_data [9], _0700_, _0701_, _1131_, _1132_ };
  assign _0708_ = 32'd1325400064 >> { \tl_i.a_data [7], _0700_, _0701_, _1131_, _1132_ };
  assign _0706_ = 32'd1325400064 >> { \tl_i.a_data [5], _0700_, _0701_, _1131_, _1132_ };
  assign _0704_ = 32'd1325400064 >> { \tl_i.a_data [3], _0700_, _0701_, _1131_, _1132_ };
  assign _0702_ = 32'd1145372656 >> { _0701_, \u_reg.sync_aon_update , _0700_, _1131_, _1132_ };
  assign _0595_ = 32'd1325400064 >> { \tl_i.a_data [21], _0578_, _0579_, _1137_, _1138_ };
  assign _0593_ = 32'd1325400064 >> { \tl_i.a_data [19], _0578_, _0579_, _1137_, _1138_ };
  assign _0591_ = 32'd1325400064 >> { \tl_i.a_data [12], _0578_, _0579_, _1137_, _1138_ };
  assign _0589_ = 32'd1325400064 >> { \tl_i.a_data [10], _0578_, _0579_, _1137_, _1138_ };
  assign _0587_ = 32'd1325400064 >> { \tl_i.a_data [8], _0578_, _0579_, _1137_, _1138_ };
  assign _0585_ = 32'd1325400064 >> { \tl_i.a_data [6], _0578_, _0579_, _1137_, _1138_ };
  assign _0583_ = 32'd1325400064 >> { \tl_i.a_data [4], _0578_, _0579_, _1137_, _1138_ };
  assign _0581_ = 32'd1325400064 >> { \tl_i.a_data [2], _0578_, _0579_, _1137_, _1138_ };
  assign _0650_ = 32'd1325400064 >> { \tl_i.a_data [31], _0626_, _0627_, _1135_, _1136_ };
  assign _0648_ = 32'd1325400064 >> { \tl_i.a_data [26], _0626_, _0627_, _1135_, _1136_ };
  assign _0646_ = 32'd1325400064 >> { \tl_i.a_data [24], _0626_, _0627_, _1135_, _1136_ };
  assign _0644_ = 32'd1325400064 >> { \tl_i.a_data [22], _0626_, _0627_, _1135_, _1136_ };
  assign _0642_ = 32'd1325400064 >> { \tl_i.a_data [20], _0626_, _0627_, _1135_, _1136_ };
  assign _0640_ = 32'd1325400064 >> { \tl_i.a_data [18], _0626_, _0627_, _1135_, _1136_ };
  assign _0638_ = 32'd1325400064 >> { \tl_i.a_data [11], _0626_, _0627_, _1135_, _1136_ };
  assign _0636_ = 32'd1325400064 >> { \tl_i.a_data [9], _0626_, _0627_, _1135_, _1136_ };
  assign _0634_ = 32'd1325400064 >> { \tl_i.a_data [7], _0626_, _0627_, _1135_, _1136_ };
  assign _0632_ = 32'd1325400064 >> { \tl_i.a_data [5], _0626_, _0627_, _1135_, _1136_ };
  assign _0630_ = 32'd1325400064 >> { \tl_i.a_data [3], _0626_, _0627_, _1135_, _1136_ };
  assign _0628_ = 32'd1145372656 >> { _0627_, \u_reg.sync_aon_update , _0626_, _1135_, _1136_ };
  assign _0024_ = 64'b0000000011110101000011111111110000000000000000000000000000000000 >> { _1174_, _0025_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0026_, _1220_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0796_ = 4'b1000 >> { \tl_i.a_data [26], _1444_ };
  assign _0794_ = 4'b1000 >> { \tl_i.a_data [24], _1444_ };
  assign _0789_ = 4'b1000 >> { \tl_i.a_data [19], _1444_ };
  assign _0785_ = 4'b1000 >> { \tl_i.a_data [10], _1444_ };
  assign _0782_ = 4'b1000 >> { \tl_i.a_data [7], _1444_ };
  assign _0846_ = 4'b1000 >> { \tl_i.a_data [11], _1448_ };
  assign _0849_ = 4'b1000 >> { \tl_i.a_data [14], _1448_ };
  assign _0355_ = 16'b1111111101000000 >> { _0356_, _0357_, _1149_, _1150_ };
  assign _0307_ = 16'b1111111101000000 >> { _0308_, _0309_, _1151_, _1152_ };
  assign _0778_ = 4'b1000 >> { \tl_i.a_data [3], _1444_ };
  assign _0503_ = 16'b1111111101000000 >> { _0504_, _0505_, _1141_, _1142_ };
  assign _0476_ = 32'd1325400064 >> { \tl_i.a_data [24], _0456_, _0457_, _1143_, _1144_ };
  assign _0474_ = 32'd1325400064 >> { \tl_i.a_data [22], _0456_, _0457_, _1143_, _1144_ };
  assign _0472_ = 32'd1325400064 >> { \tl_i.a_data [20], _0456_, _0457_, _1143_, _1144_ };
  assign _0470_ = 32'd1325400064 >> { \tl_i.a_data [18], _0456_, _0457_, _1143_, _1144_ };
  assign _0468_ = 32'd1325400064 >> { \tl_i.a_data [11], _0456_, _0457_, _1143_, _1144_ };
  assign _0466_ = 32'd1325400064 >> { \tl_i.a_data [9], _0456_, _0457_, _1143_, _1144_ };
  assign _0464_ = 32'd1325400064 >> { \tl_i.a_data [7], _0456_, _0457_, _1143_, _1144_ };
  assign _0462_ = 32'd1325400064 >> { \tl_i.a_data [5], _0456_, _0457_, _1143_, _1144_ };
  assign _0460_ = 32'd1325400064 >> { \tl_i.a_data [3], _0456_, _0457_, _1143_, _1144_ };
  assign _0458_ = 32'd1145372656 >> { _0457_, \u_reg.sync_aon_update , _0456_, _1143_, _1144_ };
  assign _0797_ = 4'b1000 >> { \tl_i.a_data [27], _1444_ };
  assign _0791_ = 4'b1000 >> { \tl_i.a_data [21], _1444_ };
  assign _0787_ = 4'b1000 >> { \tl_i.a_data [12], _1444_ };
  assign _0784_ = 4'b1000 >> { \tl_i.a_data [9], _1444_ };
  assign _0998_ = 32'd1145372656 >> { _0963_, \u_reg.sync_aon_update , _0962_, _1123_, _1124_ };
  assign _1450_ = 32'd2523490710 >> { \tl_o.d_data [19], \tl_o.d_data [6], \tl_o.d_data [23], \tl_o.d_data [27:26] };
  assign _1451_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [24], \tl_o.d_data [2], \tl_o.d_data [14], \tl_o.d_data [29], \tl_o.d_data [18], \tl_o.d_data [9] };
  assign \tl_o.d_user.data_intg [5] = 32'd1771476585 >> { \tl_o.d_data [22], _1450_, _1451_, \tl_o.d_data [3], \tl_o.d_data [13] };
  assign _0745_ = 32'd1325400064 >> { \tl_i.a_data [23], _0726_, _0727_, _1129_, _1130_ };
  assign _0743_ = 32'd1325400064 >> { \tl_i.a_data [21], _0726_, _0727_, _1129_, _1130_ };
  assign _0741_ = 32'd1325400064 >> { \tl_i.a_data [19], _0726_, _0727_, _1129_, _1130_ };
  assign _0739_ = 32'd1325400064 >> { \tl_i.a_data [12], _0726_, _0727_, _1129_, _1130_ };
  assign _0737_ = 32'd1325400064 >> { \tl_i.a_data [10], _0726_, _0727_, _1129_, _1130_ };
  assign _0735_ = 32'd1325400064 >> { \tl_i.a_data [8], _0726_, _0727_, _1129_, _1130_ };
  assign _0733_ = 32'd1325400064 >> { \tl_i.a_data [6], _0726_, _0727_, _1129_, _1130_ };
  assign _0731_ = 32'd1325400064 >> { \tl_i.a_data [4], _0726_, _0727_, _1129_, _1130_ };
  assign _0729_ = 32'd1325400064 >> { \tl_i.a_data [2], _0726_, _0727_, _1129_, _1130_ };
  assign _0668_ = 32'd1325400064 >> { \tl_i.a_data [20], _0652_, _0653_, _1133_, _1134_ };
  assign _0666_ = 32'd1325400064 >> { \tl_i.a_data [18], _0652_, _0653_, _1133_, _1134_ };
  assign _0664_ = 32'd1325400064 >> { \tl_i.a_data [11], _0652_, _0653_, _1133_, _1134_ };
  assign _0662_ = 32'd1325400064 >> { \tl_i.a_data [9], _0652_, _0653_, _1133_, _1134_ };
  assign _0660_ = 32'd1325400064 >> { \tl_i.a_data [7], _0652_, _0653_, _1133_, _1134_ };
  assign _0658_ = 32'd1325400064 >> { \tl_i.a_data [5], _0652_, _0653_, _1133_, _1134_ };
  assign _0656_ = 32'd1325400064 >> { \tl_i.a_data [3], _0652_, _0653_, _1133_, _1134_ };
  assign _0723_ = 32'd1325400064 >> { \tl_i.a_data [27], _0700_, _0701_, _1131_, _1132_ };
  assign _0721_ = 32'd1325400064 >> { \tl_i.a_data [25], _0700_, _0701_, _1131_, _1132_ };
  assign _0719_ = 32'd1325400064 >> { \tl_i.a_data [23], _0700_, _0701_, _1131_, _1132_ };
  assign _0717_ = 32'd1325400064 >> { \tl_i.a_data [21], _0700_, _0701_, _1131_, _1132_ };
  assign _0715_ = 32'd1325400064 >> { \tl_i.a_data [19], _0700_, _0701_, _1131_, _1132_ };
  assign _0713_ = 32'd1325400064 >> { \tl_i.a_data [12], _0700_, _0701_, _1131_, _1132_ };
  assign _0711_ = 32'd1325400064 >> { \tl_i.a_data [10], _0700_, _0701_, _1131_, _1132_ };
  assign _0709_ = 32'd1325400064 >> { \tl_i.a_data [8], _0700_, _0701_, _1131_, _1132_ };
  assign _0707_ = 32'd1325400064 >> { \tl_i.a_data [6], _0700_, _0701_, _1131_, _1132_ };
  assign _0705_ = 32'd1325400064 >> { \tl_i.a_data [4], _0700_, _0701_, _1131_, _1132_ };
  assign _0703_ = 32'd1325400064 >> { \tl_i.a_data [2], _0700_, _0701_, _1131_, _1132_ };
  assign _0654_ = 32'd1145372656 >> { _0653_, \u_reg.sync_aon_update , _0652_, _1133_, _1134_ };
  assign _1452_ = 16'b1001011001101001 >> { \tl_o.d_data [0], \tl_o.d_data [11], \tl_o.d_data [17], \tl_o.d_data [10] };
  assign _1453_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [4], \tl_o.d_data [28], \tl_o.d_data [29], \tl_o.d_data [9], \tl_o.d_data [24], \tl_o.d_data [14] };
  assign \tl_o.d_user.data_intg [3] = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [16], \tl_o.d_data [21], \tl_o.d_data [7:6], _1452_, _1453_ };
  assign _0594_ = 32'd1325400064 >> { \tl_i.a_data [20], _0578_, _0579_, _1137_, _1138_ };
  assign _0592_ = 32'd1325400064 >> { \tl_i.a_data [18], _0578_, _0579_, _1137_, _1138_ };
  assign _0590_ = 32'd1325400064 >> { \tl_i.a_data [11], _0578_, _0579_, _1137_, _1138_ };
  assign _0588_ = 32'd1325400064 >> { \tl_i.a_data [9], _0578_, _0579_, _1137_, _1138_ };
  assign _0586_ = 32'd1325400064 >> { \tl_i.a_data [7], _0578_, _0579_, _1137_, _1138_ };
  assign _0584_ = 32'd1325400064 >> { \tl_i.a_data [5], _0578_, _0579_, _1137_, _1138_ };
  assign _0582_ = 32'd1325400064 >> { \tl_i.a_data [3], _0578_, _0579_, _1137_, _1138_ };
  assign _0649_ = 32'd1325400064 >> { \tl_i.a_data [27], _0626_, _0627_, _1135_, _1136_ };
  assign _0647_ = 32'd1325400064 >> { \tl_i.a_data [25], _0626_, _0627_, _1135_, _1136_ };
  assign _0645_ = 32'd1325400064 >> { \tl_i.a_data [23], _0626_, _0627_, _1135_, _1136_ };
  assign _0643_ = 32'd1325400064 >> { \tl_i.a_data [21], _0626_, _0627_, _1135_, _1136_ };
  assign _0641_ = 32'd1325400064 >> { \tl_i.a_data [19], _0626_, _0627_, _1135_, _1136_ };
  assign _0639_ = 32'd1325400064 >> { \tl_i.a_data [12], _0626_, _0627_, _1135_, _1136_ };
  assign _0637_ = 32'd1325400064 >> { \tl_i.a_data [10], _0626_, _0627_, _1135_, _1136_ };
  assign _0635_ = 32'd1325400064 >> { \tl_i.a_data [8], _0626_, _0627_, _1135_, _1136_ };
  assign _0633_ = 32'd1325400064 >> { \tl_i.a_data [6], _0626_, _0627_, _1135_, _1136_ };
  assign _0631_ = 32'd1325400064 >> { \tl_i.a_data [4], _0626_, _0627_, _1135_, _1136_ };
  assign _0629_ = 32'd1325400064 >> { \tl_i.a_data [2], _0626_, _0627_, _1135_, _1136_ };
  assign _0580_ = 32'd1145372656 >> { _0579_, \u_reg.sync_aon_update , _0578_, _1137_, _1138_ };
  assign _0517_ = 32'd1325400064 >> { \tl_i.a_data [12], _0504_, _0505_, _1141_, _1142_ };
  assign _0515_ = 32'd1325400064 >> { \tl_i.a_data [10], _0504_, _0505_, _1141_, _1142_ };
  assign _0513_ = 32'd1325400064 >> { \tl_i.a_data [8], _0504_, _0505_, _1141_, _1142_ };
  assign _0511_ = 32'd1325400064 >> { \tl_i.a_data [6], _0504_, _0505_, _1141_, _1142_ };
  assign _0509_ = 32'd1325400064 >> { \tl_i.a_data [4], _0504_, _0505_, _1141_, _1142_ };
  assign _0507_ = 32'd1325400064 >> { \tl_i.a_data [2], _0504_, _0505_, _1141_, _1142_ };
  assign _0575_ = 32'd1325400064 >> { \tl_i.a_data [27], _0552_, _0553_, _1139_, _1140_ };
  assign _0573_ = 32'd1325400064 >> { \tl_i.a_data [25], _0552_, _0553_, _1139_, _1140_ };
  assign _0571_ = 32'd1325400064 >> { \tl_i.a_data [23], _0552_, _0553_, _1139_, _1140_ };
  assign _0569_ = 32'd1325400064 >> { \tl_i.a_data [21], _0552_, _0553_, _1139_, _1140_ };
  assign _0567_ = 32'd1325400064 >> { \tl_i.a_data [19], _0552_, _0553_, _1139_, _1140_ };
  assign _0565_ = 32'd1325400064 >> { \tl_i.a_data [12], _0552_, _0553_, _1139_, _1140_ };
  assign _0563_ = 32'd1325400064 >> { \tl_i.a_data [10], _0552_, _0553_, _1139_, _1140_ };
  assign _0561_ = 32'd1325400064 >> { \tl_i.a_data [8], _0552_, _0553_, _1139_, _1140_ };
  assign _0559_ = 32'd1325400064 >> { \tl_i.a_data [6], _0552_, _0553_, _1139_, _1140_ };
  assign _0557_ = 32'd1325400064 >> { \tl_i.a_data [4], _0552_, _0553_, _1139_, _1140_ };
  assign _0555_ = 32'd1325400064 >> { \tl_i.a_data [2], _0552_, _0553_, _1139_, _1140_ };
  assign _1454_ = 16'b1001011001101001 >> { \tl_o.d_data [28], \tl_o.d_data [2], \tl_o.d_data [14], \tl_o.d_data [22] };
  assign _1455_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [12], \tl_o.d_data [8], \tl_o.d_data [1], \tl_o.d_data [31], \tl_o.d_data [7], \tl_o.d_data [27] };
  assign \tl_o.d_user.data_intg [6] = 16'b0110100110010110 >> { \tl_o.d_data [20], \tl_o.d_data [10], _1454_, _1455_ };
  assign _0506_ = 32'd1145372656 >> { _0505_, \u_reg.sync_aon_update , _0504_, _1141_, _1142_ };
  assign _0475_ = 32'd1325400064 >> { \tl_i.a_data [23], _0456_, _0457_, _1143_, _1144_ };
  assign _0473_ = 32'd1325400064 >> { \tl_i.a_data [21], _0456_, _0457_, _1143_, _1144_ };
  assign _0471_ = 32'd1325400064 >> { \tl_i.a_data [19], _0456_, _0457_, _1143_, _1144_ };
  assign _0469_ = 32'd1325400064 >> { \tl_i.a_data [12], _0456_, _0457_, _1143_, _1144_ };
  assign _0467_ = 32'd1325400064 >> { \tl_i.a_data [10], _0456_, _0457_, _1143_, _1144_ };
  assign _0465_ = 32'd1325400064 >> { \tl_i.a_data [8], _0456_, _0457_, _1143_, _1144_ };
  assign _0463_ = 32'd1325400064 >> { \tl_i.a_data [6], _0456_, _0457_, _1143_, _1144_ };
  assign _0461_ = 32'd1325400064 >> { \tl_i.a_data [4], _0456_, _0457_, _1143_, _1144_ };
  assign _0459_ = 32'd1325400064 >> { \tl_i.a_data [2], _0456_, _0457_, _1143_, _1144_ };
  assign _0396_ = 4'b1000 >> { \tl_i.a_data [18], _1445_ };
  assign _0394_ = 4'b1000 >> { \tl_i.a_data [11], _1445_ };
  assign _0392_ = 4'b1000 >> { \tl_i.a_data [9], _1445_ };
  assign _0390_ = 4'b1000 >> { \tl_i.a_data [7], _1445_ };
  assign _0388_ = 4'b1000 >> { \tl_i.a_data [5], _1445_ };
  assign _0386_ = 4'b1000 >> { \tl_i.a_data [3], _1445_ };
  assign _0453_ = 4'b1000 >> { \tl_i.a_data [27], _1446_ };
  assign _0451_ = 4'b1000 >> { \tl_i.a_data [25], _1446_ };
  assign _0449_ = 4'b1000 >> { \tl_i.a_data [23], _1446_ };
  assign _0447_ = 4'b1000 >> { \tl_i.a_data [21], _1446_ };
  assign _0445_ = 4'b1000 >> { \tl_i.a_data [19], _1446_ };
  assign _0443_ = 4'b1000 >> { \tl_i.a_data [12], _1446_ };
  assign _0441_ = 4'b1000 >> { \tl_i.a_data [10], _1446_ };
  assign _0439_ = 4'b1000 >> { \tl_i.a_data [8], _1446_ };
  assign _0437_ = 4'b1000 >> { \tl_i.a_data [6], _1446_ };
  assign _0435_ = 4'b1000 >> { \tl_i.a_data [4], _1446_ };
  assign _0433_ = 4'b1000 >> { \tl_i.a_data [2], _1446_ };
  assign _1456_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [25], \tl_o.d_data [12], \tl_o.d_data [8], \tl_o.d_data [26], \tl_o.d_data [5], \tl_o.d_data [15] };
  assign \tl_o.d_user.data_intg [0] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [2], \tl_o.d_data [29], \tl_o.d_data [18], \tl_o.d_data [13], _1452_, _1456_ };
  assign _0384_ = 32'd1145372656 >> { _0383_, \u_reg.sync_aon_update , _0382_, _1147_, _1148_ };
  assign _0323_ = 4'b1000 >> { \tl_i.a_data [19], _1427_ };
  assign _0321_ = 4'b1000 >> { \tl_i.a_data [12], _1427_ };
  assign _0319_ = 4'b1000 >> { \tl_i.a_data [10], _1427_ };
  assign _0317_ = 4'b1000 >> { \tl_i.a_data [8], _1427_ };
  assign _0315_ = 4'b1000 >> { \tl_i.a_data [6], _1427_ };
  assign _0313_ = 4'b1000 >> { \tl_i.a_data [4], _1427_ };
  assign _0311_ = 4'b1000 >> { \tl_i.a_data [2], _1427_ };
  assign _0379_ = 4'b1000 >> { \tl_i.a_data [27], _1447_ };
  assign _0377_ = 4'b1000 >> { \tl_i.a_data [25], _1447_ };
  assign _0375_ = 4'b1000 >> { \tl_i.a_data [23], _1447_ };
  assign _0373_ = 4'b1000 >> { \tl_i.a_data [21], _1447_ };
  assign _0371_ = 4'b1000 >> { \tl_i.a_data [19], _1447_ };
  assign _0369_ = 4'b1000 >> { \tl_i.a_data [12], _1447_ };
  assign _0367_ = 4'b1000 >> { \tl_i.a_data [10], _1447_ };
  assign _0365_ = 4'b1000 >> { \tl_i.a_data [8], _1447_ };
  assign _0363_ = 4'b1000 >> { \tl_i.a_data [6], _1447_ };
  assign _0361_ = 4'b1000 >> { \tl_i.a_data [4], _1447_ };
  assign _0359_ = 4'b1000 >> { \tl_i.a_data [2], _1447_ };
  assign _0310_ = 32'd1145372656 >> { _0309_, \u_reg.sync_aon_update , _0308_, _1151_, _1152_ };
  assign _1457_ = 32'd2523490710 >> { \tl_o.d_data [1], \tl_o.d_data [16], \tl_o.d_data [3], \tl_o.d_data [30], \tl_o.d_data [5] };
  assign _1458_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [11], \tl_o.d_data [7], \tl_o.d_data [19], \tl_o.d_data [24], \tl_o.d_data [15], \tl_o.d_data [8] };
  assign \tl_o.d_user.data_intg [2] = 32'd2523490710 >> { \tl_o.d_data [20], \tl_o.d_data [21], _1457_, \tl_o.d_data [18], _1458_ };
  assign _0247_ = 4'b1000 >> { \tl_i.a_data [12], _1428_ };
  assign _0245_ = 4'b1000 >> { \tl_i.a_data [10], _1428_ };
  assign _0243_ = 4'b1000 >> { \tl_i.a_data [8], _1428_ };
  assign _0241_ = 4'b1000 >> { \tl_i.a_data [6], _1428_ };
  assign _0239_ = 4'b1000 >> { \tl_i.a_data [4], _1428_ };
  assign _0237_ = 4'b1000 >> { \tl_i.a_data [2], _1428_ };
  assign _0305_ = 4'b1000 >> { \tl_i.a_data [27], _1449_ };
  assign _0303_ = 4'b1000 >> { \tl_i.a_data [25], _1449_ };
  assign _0301_ = 4'b1000 >> { \tl_i.a_data [23], _1449_ };
  assign _0299_ = 4'b1000 >> { \tl_i.a_data [21], _1449_ };
  assign _0297_ = 4'b1000 >> { \tl_i.a_data [19], _1449_ };
  assign _0295_ = 4'b1000 >> { \tl_i.a_data [12], _1449_ };
  assign _0293_ = 4'b1000 >> { \tl_i.a_data [10], _1449_ };
  assign _0291_ = 4'b1000 >> { \tl_i.a_data [8], _1449_ };
  assign _0289_ = 4'b1000 >> { \tl_i.a_data [6], _1449_ };
  assign _0287_ = 4'b1000 >> { \tl_i.a_data [4], _1449_ };
  assign _0285_ = 4'b1000 >> { \tl_i.a_data [2], _1449_ };
  assign _0236_ = 32'd1145372656 >> { _0235_, \u_reg.sync_aon_update , _0234_, _1155_, _1156_ };
  assign _1459_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [4], \tl_o.d_data [23], \tl_o.d_data [13], \tl_o.d_data [22], \tl_o.d_data [12], \tl_o.d_data [0] };
  assign \tl_o.d_user.data_intg [4] = 32'd1771476585 >> { \tl_o.d_data [9], _1459_, \tl_o.d_data [25], \tl_o.d_data [31], _1457_ };
  assign _0023_ = 32'd264568831 >> { _1174_, _0025_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0026_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign \tl_o.d_user.rsp_intg [1] = 16'b1001011001101001 >> { \tl_o.d_size [0], \tl_o.d_opcode [0], \tl_o.d_error , \tl_o.d_size [1] };
  assign _0082_ = 4'b0001 >> { _0106_, _1443_ };
  assign _0928_ = 4'b1110 >> { _0958_, _0929_ };
  assign _0922_ = 4'b1110 >> { _0956_, _0923_ };
  assign _0913_ = 4'b1110 >> { _0953_, _0914_ };
  assign _0904_ = 4'b1110 >> { _0950_, _0905_ };
  assign _0895_ = 4'b1110 >> { _0947_, _0896_ };
  assign _0892_ = 4'b1110 >> { _0946_, _0893_ };
  assign _0886_ = 4'b1110 >> { _0944_, _0887_ };
  assign _0877_ = 4'b1110 >> { _0941_, _0878_ };
  assign _0868_ = 4'b1110 >> { _0938_, _0869_ };
  assign _0843_ = 4'b1000 >> { \tl_i.a_data [8], _1448_ };
  assign _0725_ = 16'b1111111101000000 >> { _0726_, _0727_, _1129_, _1130_ };
  assign _1002_ = 4'b1000 >> { \tl_i.a_data [3], _1425_ };
  assign _0773_ = 16'b1111111101000000 >> { _0774_, _0775_, _1127_, _1128_ };
  assign _0047_ = 4'b1000 >> { \tl_i.a_data [26], _1430_ };
  assign _0044_ = 4'b1000 >> { \tl_i.a_data [23], _1430_ };
  assign _0040_ = 4'b1000 >> { \tl_i.a_data [19], _1430_ };
  assign _0037_ = 4'b1000 >> { \tl_i.a_data [11], _1430_ };
  assign _0033_ = 4'b1000 >> { \tl_i.a_data [7], _1430_ };
  assign _0030_ = 4'b1000 >> { \tl_i.a_data [4], _1430_ };
  assign _0831_ = 16'b1111111101000000 >> { _0832_, _0833_, _1125_, _1126_ };
  assign _1018_ = 4'b1000 >> { \tl_i.a_data [2], _1429_ };
  assign _0776_ = 32'd1145372656 >> { _0775_, \u_reg.sync_aon_update , _0774_, _1127_, _1128_ };
  assign _0746_ = 32'd1325400064 >> { \tl_i.a_data [24], _0726_, _0727_, _1129_, _1130_ };
  assign _0744_ = 32'd1325400064 >> { \tl_i.a_data [22], _0726_, _0727_, _1129_, _1130_ };
  assign _0742_ = 32'd1325400064 >> { \tl_i.a_data [20], _0726_, _0727_, _1129_, _1130_ };
  assign _0740_ = 32'd1325400064 >> { \tl_i.a_data [18], _0726_, _0727_, _1129_, _1130_ };
  assign _0738_ = 32'd1325400064 >> { \tl_i.a_data [11], _0726_, _0727_, _1129_, _1130_ };
  assign _0736_ = 32'd1325400064 >> { \tl_i.a_data [9], _0726_, _0727_, _1129_, _1130_ };
  assign _0734_ = 32'd1325400064 >> { \tl_i.a_data [7], _0726_, _0727_, _1129_, _1130_ };
  assign _0732_ = 32'd1325400064 >> { \tl_i.a_data [5], _0726_, _0727_, _1129_, _1130_ };
  assign _0730_ = 32'd1325400064 >> { \tl_i.a_data [3], _0726_, _0727_, _1129_, _1130_ };
  assign _0728_ = 32'd1145372656 >> { _0727_, \u_reg.sync_aon_update , _0726_, _1129_, _1130_ };
  assign _0011_ = 16'b1110101110111110 >> { _1036_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0014_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0007_ = 16'b1111001111110101 >> { _0006_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], _1437_, _1439_ };
  assign _1460_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _0006_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], \adc_i.data_valid  };
  assign _0009_ = 4'b0100 >> { _0007_, _1460_ };
  assign _1022_ = 4'b1000 >> { \tl_i.a_data [6], _1429_ };
  assign _0016_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _1032_, _1030_, _0018_, _1117_, _1116_, _0019_ };
  assign _0015_ = 16'b1110101110111110 >> { _1032_, _1030_, _0018_, _0019_ };
  assign _0020_ = 32'd4278190079 >> { _1174_, _1221_, _0025_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0026_ };
  assign _1021_ = 4'b1000 >> { \tl_i.a_data [5], _1429_ };
  assign _1020_ = 4'b1000 >> { \tl_i.a_data [4], _1429_ };
  assign _0964_ = 16'b0001000000000000 >> { \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [0], \tl_i.a_opcode [1] };
  assign _0004_ = 64'b0000000000000000000000000011000101011100111111111110001100000000 >> { \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2:1], _0006_, _0002_, \adc_i.data_valid  };
  assign _0003_ = 8'b10110000 >> { _0007_, _0072_, _1438_ };
  assign _1027_ = 32'd1325400064 >> { \tl_i.a_data [0], _0223_, _0224_, _1159_, _1160_ };
  assign _0000_ = 64'b1111111111111110111111111111111100000000000000000000000000000000 >> { _0007_, \adc_i.data_valid , \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], _0006_, _0002_ };
  assign _1026_ = 32'd1145372656 >> { _0224_, \u_reg.sync_aon_update , _0223_, _1159_, _1160_ };
  assign _0674_ = 32'd1325400064 >> { \tl_i.a_data [26], _0652_, _0653_, _1133_, _1134_ };
  assign _0600_ = 32'd1325400064 >> { \tl_i.a_data [26], _0578_, _0579_, _1137_, _1138_ };
  assign _0523_ = 32'd1325400064 >> { \tl_i.a_data [23], _0504_, _0505_, _1141_, _1142_ };
  assign _0405_ = 4'b1000 >> { \tl_i.a_data [27], _1445_ };
  assign _0402_ = 4'b1000 >> { \tl_i.a_data [24], _1445_ };
  assign _0329_ = 4'b1000 >> { \tl_i.a_data [25], _1427_ };
  assign _0253_ = 4'b1000 >> { \tl_i.a_data [23], _1428_ };
  assign _0225_ = 32'd1145372656 >> { _0135_, \u_reg.sync_aon_update , _0134_, _1167_, _1168_ };
  assign _0215_ = 16'b1111111101000000 >> { _0216_, _0217_, _1163_, _1164_ };
  assign _0097_ = 32'd2147450880 >> { _0121_, _0120_, _0119_, _1421_, _0118_ };
  assign _0073_ = 8'b00000111 >> { _0077_, _0072_, _1438_ };
  assign _0936_ = 64'b1111111011111111111111111111111100000001000000000000000000000000 >> { \u_adc_ctrl_core.u_oneshot_done_sync.prim_flop_2sync.d_i , \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [1], \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [2], _0006_, _0002_, \u_adc_ctrl_core.u_adc_ctrl_fsm.fsm_state_q [4] };
  assign _0874_ = 4'b1110 >> { _0940_, _0875_ };
  assign _0202_ = 4'b1000 >> { \tl_i.a_data [3], _1423_ };
  assign _0675_ = 32'd1325400064 >> { \tl_i.a_data [27], _0652_, _0653_, _1133_, _1134_ };
  assign _0601_ = 32'd1325400064 >> { \tl_i.a_data [27], _0578_, _0579_, _1137_, _1138_ };
  assign _0524_ = 32'd1325400064 >> { \tl_i.a_data [24], _0504_, _0505_, _1141_, _1142_ };
  assign _0406_ = 4'b1000 >> { \tl_i.a_data [31], _1445_ };
  assign _0403_ = 4'b1000 >> { \tl_i.a_data [25], _1445_ };
  assign _0330_ = 4'b1000 >> { \tl_i.a_data [26], _1427_ };
  assign _0254_ = 4'b1000 >> { \tl_i.a_data [24], _1428_ };
  assign _0074_ = 4'b1001 >> { _0078_, _0073_ };
  assign _1461_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [4], \tl_o.d_data [28], \tl_o.d_data [20], \tl_o.d_data [21], \tl_o.d_data [30], \tl_o.d_data [25] };
  assign \tl_o.d_user.data_intg [1] = 32'd2523490710 >> { \tl_o.d_data [17], _1461_, _1450_, \tl_o.d_data [15], \tl_o.d_data [31] };
  assign _0961_ = 16'b1111111101000000 >> { _0962_, _0963_, _1123_, _1124_ };
  assign _0748_ = 32'd1325400064 >> { \tl_i.a_data [26], _0726_, _0727_, _1129_, _1130_ };
  assign _0750_ = 32'd1325400064 >> { \tl_i.a_data [31], _0726_, _0727_, _1129_, _1130_ };
  assign _0749_ = 32'd1325400064 >> { \tl_i.a_data [27], _0726_, _0727_, _1129_, _1130_ };
  assign _0671_ = 32'd1325400064 >> { \tl_i.a_data [23], _0652_, _0653_, _1133_, _1134_ };
  assign _0673_ = 32'd1325400064 >> { \tl_i.a_data [25], _0652_, _0653_, _1133_, _1134_ };
  assign _0672_ = 32'd1325400064 >> { \tl_i.a_data [24], _0652_, _0653_, _1133_, _1134_ };
  assign _0597_ = 32'd1325400064 >> { \tl_i.a_data [23], _0578_, _0579_, _1137_, _1138_ };
  assign _0599_ = 32'd1325400064 >> { \tl_i.a_data [25], _0578_, _0579_, _1137_, _1138_ };
  assign _0598_ = 32'd1325400064 >> { \tl_i.a_data [24], _0578_, _0579_, _1137_, _1138_ };
  assign _0520_ = 32'd1325400064 >> { \tl_i.a_data [20], _0504_, _0505_, _1141_, _1142_ };
  assign _0522_ = 32'd1325400064 >> { \tl_i.a_data [22], _0504_, _0505_, _1141_, _1142_ };
  assign _0521_ = 32'd1325400064 >> { \tl_i.a_data [21], _0504_, _0505_, _1141_, _1142_ };
  assign _0478_ = 32'd1325400064 >> { \tl_i.a_data [26], _0456_, _0457_, _1143_, _1144_ };
  assign _0480_ = 32'd1325400064 >> { \tl_i.a_data [31], _0456_, _0457_, _1143_, _1144_ };
  assign _0479_ = 32'd1325400064 >> { \tl_i.a_data [27], _0456_, _0457_, _1143_, _1144_ };
  assign _0399_ = 4'b1000 >> { \tl_i.a_data [21], _1445_ };
  assign _0401_ = 4'b1000 >> { \tl_i.a_data [23], _1445_ };
  assign _0400_ = 4'b1000 >> { \tl_i.a_data [22], _1445_ };
  assign _0326_ = 4'b1000 >> { \tl_i.a_data [22], _1427_ };
  assign _0328_ = 4'b1000 >> { \tl_i.a_data [24], _1427_ };
  assign _0327_ = 4'b1000 >> { \tl_i.a_data [23], _1427_ };
  assign _0250_ = 4'b1000 >> { \tl_i.a_data [20], _1428_ };
  assign _0252_ = 4'b1000 >> { \tl_i.a_data [22], _1428_ };
  assign _0251_ = 4'b1000 >> { \tl_i.a_data [21], _1428_ };
  assign _0222_ = 16'b1111111101000000 >> { _0223_, _0224_, _1159_, _1160_ };
  assign _0132_ = 8'b11001010 >> { \tl_o.d_valid , \tl_i.d_ready , \tl_i.a_valid  };
  assign _0935_ = 4'b0001 >> { _0960_, _0934_ };
  assign _0931_ = 4'b1110 >> { _0959_, _0932_ };
  assign _0229_ = 16'b1111111101000000 >> { _0230_, _0231_, _1157_, _1158_ };
  assign _0747_ = 32'd1325400064 >> { \tl_i.a_data [25], _0726_, _0727_, _1129_, _1130_ };
  assign _0670_ = 32'd1325400064 >> { \tl_i.a_data [22], _0652_, _0653_, _1133_, _1134_ };
  assign _0676_ = 32'd1325400064 >> { \tl_i.a_data [31], _0652_, _0653_, _1133_, _1134_ };
  assign _0596_ = 32'd1325400064 >> { \tl_i.a_data [22], _0578_, _0579_, _1137_, _1138_ };
  assign _0519_ = 32'd1325400064 >> { \tl_i.a_data [19], _0504_, _0505_, _1141_, _1142_ };
  assign _0527_ = 32'd1325400064 >> { \tl_i.a_data [27], _0504_, _0505_, _1141_, _1142_ };
  assign _0528_ = 32'd1325400064 >> { \tl_i.a_data [31], _0504_, _0505_, _1141_, _1142_ };
  assign _0477_ = 32'd1325400064 >> { \tl_i.a_data [25], _0456_, _0457_, _1143_, _1144_ };
  assign _0398_ = 4'b1000 >> { \tl_i.a_data [20], _1445_ };
  assign _0404_ = 4'b1000 >> { \tl_i.a_data [26], _1445_ };
  assign _0325_ = 4'b1000 >> { \tl_i.a_data [21], _1427_ };
  assign _0249_ = 4'b1000 >> { \tl_i.a_data [19], _1428_ };
  assign _0257_ = 4'b1000 >> { \tl_i.a_data [27], _1428_ };
  assign _0258_ = 4'b1000 >> { \tl_i.a_data [31], _1428_ };
  assign _1015_ = 32'd1145372656 >> { _0833_, \u_reg.sync_aon_update , _0832_, _1125_, _1126_ };
  assign _0022_ = 32'd4026466304 >> { _0020_, _1174_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0025_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _1001_ = 4'b1000 >> { \tl_i.a_data [2], _1425_ };
  assign _1017_ = 4'b1000 >> { \tl_i.a_data [1], _1429_ };
  assign _0021_ = 32'd871593791 >> { _0025_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0026_, _1174_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0844_ = 4'b1000 >> { \tl_i.a_data [9], _1448_ };
  assign _1000_ = 4'b1000 >> { \tl_i.a_data [1], _1425_ };
  assign _0049_ = 4'b1000 >> { \tl_i.a_data [31], _1430_ };
  assign _0046_ = 4'b1000 >> { \tl_i.a_data [25], _1430_ };
  assign _0042_ = 4'b1000 >> { \tl_i.a_data [21], _1430_ };
  assign _0039_ = 4'b1000 >> { \tl_i.a_data [18], _1430_ };
  assign _0035_ = 4'b1000 >> { \tl_i.a_data [9], _1430_ };
  assign _0032_ = 4'b1000 >> { \tl_i.a_data [6], _1430_ };
  assign _0028_ = 4'b1000 >> { \tl_i.a_data [2], _1430_ };
  assign _0031_ = 4'b1000 >> { \tl_i.a_data [5], _1430_ };
  assign _0038_ = 4'b1000 >> { \tl_i.a_data [12], _1430_ };
  assign _0045_ = 4'b1000 >> { \tl_i.a_data [24], _1430_ };
  assign _1003_ = 4'b1000 >> { \tl_i.a_data [4], _1425_ };
  assign _1004_ = 4'b1000 >> { \tl_i.a_data [5], _1425_ };
  assign _1005_ = 4'b1000 >> { \tl_i.a_data [6], _1425_ };
  assign _0034_ = 4'b1000 >> { \tl_i.a_data [8], _1430_ };
  assign _0041_ = 4'b1000 >> { \tl_i.a_data [20], _1430_ };
  assign _0048_ = 4'b1000 >> { \tl_i.a_data [27], _1430_ };
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign _1033_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign _1037_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _1122_;
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign \tl_o.d_user.rsp_intg [0] = 2'b01 >> \tl_o.d_user.rsp_intg [1];
  assign { \u_reg.adc_chn0_filter_ctl_6_qs [31:28], \u_reg.adc_chn0_filter_ctl_6_qs [17:12], \u_reg.adc_chn0_filter_ctl_6_qs [1:0] } = { \u_reg.u_adc_chn0_filter_ctl_6_en_6.wd , 8'b00000000, \u_reg.u_adc_chn0_filter_ctl_6_cond_6.wd , 2'b00 };
  assign { \u_reg.adc_chn0_filter_ctl_4_qs [31:28], \u_reg.adc_chn0_filter_ctl_4_qs [17:12], \u_reg.adc_chn0_filter_ctl_4_qs [1:0] } = { \u_reg.u_adc_chn0_filter_ctl_4_en_4.wd , 8'b00000000, \u_reg.u_adc_chn0_filter_ctl_4_cond_4.wd , 2'b00 };
  assign { \u_reg.adc_chn1_filter_ctl_5_qs [31:28], \u_reg.adc_chn1_filter_ctl_5_qs [17:12], \u_reg.adc_chn1_filter_ctl_5_qs [1:0] } = { \u_reg.u_adc_chn1_filter_ctl_5_en_5.wd , 8'b00000000, \u_reg.u_adc_chn1_filter_ctl_5_cond_5.wd , 2'b00 };
  assign { \u_reg.adc_chn0_filter_ctl_2_qs [31:28], \u_reg.adc_chn0_filter_ctl_2_qs [17:12], \u_reg.adc_chn0_filter_ctl_2_qs [1:0] } = { \u_reg.u_adc_chn0_filter_ctl_2_en_2.wd , 8'b00000000, \u_reg.u_adc_chn0_filter_ctl_2_cond_2.wd , 2'b00 };
  assign { \u_reg.adc_chn1_filter_ctl_3_qs [31:28], \u_reg.adc_chn1_filter_ctl_3_qs [17:12], \u_reg.adc_chn1_filter_ctl_3_qs [1:0] } = { \u_reg.u_adc_chn1_filter_ctl_3_en_3.wd , 8'b00000000, \u_reg.u_adc_chn1_filter_ctl_3_cond_3.wd , 2'b00 };
  assign { \u_reg.adc_chn_val_0_qs [27:12], \u_reg.adc_chn_val_0_qs [1:0] } = 18'b000000000000000000;
  assign intr_debug_cable_o = 1'b0;
  assign { \u_reg.adc_chn1_filter_ctl_1_qs [31:28], \u_reg.adc_chn1_filter_ctl_1_qs [17:12], \u_reg.adc_chn1_filter_ctl_1_qs [1:0] } = { \u_reg.u_adc_chn1_filter_ctl_1_en_1.wd , 8'b00000000, \u_reg.u_adc_chn1_filter_ctl_1_cond_1.wd , 2'b00 };
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
  assign \tl_o.d_sink  = 1'b0;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign wkup_req_o = 1'b0;
endmodule
