

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Mon Jan  6 16:50:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        raiz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     181|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|      98|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      98|     253|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_94_p2   |         +|   0|  0|  32|          32|           2|
    |root_1_fu_82_p2     |         +|   0|  0|  39|          32|           1|
    |square_3_fu_100_p2  |         +|   0|  0|  32|          32|          32|
    |sum_2_3_fu_88_p2    |         +|   0|  0|  39|          32|           2|
    |icmp_ln25_fu_73_p2  |      icmp|   0|  0|  39|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 181|         160|          69|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_root_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_root_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_square_2     |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_2_2      |   9|          2|   32|         64|
    |root_fu_38                    |   9|          2|   32|         64|
    |square_fu_34                  |   9|          2|   32|         64|
    |sum_2_fu_42                   |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         16|  225|        450|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   1|   0|    1|          0|
    |ap_done_reg   |   1|   0|    1|          0|
    |root_fu_38    |  32|   0|   32|          0|
    |square_fu_34  |  32|   0|   32|          0|
    |sum_2_fu_42   |  32|   0|   32|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  98|   0|   98|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|        kernel|  return value|
|input_r    |   in|   32|     ap_none|       input_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%square = alloca i32 1" [raiz/raiz.cpp:23]   --->   Operation 4 'alloca' 'square' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%root = alloca i32 1" [raiz/raiz.cpp:21]   --->   Operation 5 'alloca' 'root' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_2 = alloca i32 1" [raiz/raiz.cpp:22]   --->   Operation 6 'alloca' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [raiz/raiz.cpp:19]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [raiz/raiz.cpp:19]   --->   Operation 11 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 2, i32 %sum_2" [raiz/raiz.cpp:22]   --->   Operation 12 'store' 'store_ln22' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 13 [1/1] (1.17ns)   --->   "%store_ln21 = store i32 1, i32 %root" [raiz/raiz.cpp:21]   --->   Operation 13 'store' 'store_ln21' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 14 [1/1] (1.17ns)   --->   "%store_ln23 = store i32 4, i32 %square" [raiz/raiz.cpp:23]   --->   Operation 14 'store' 'store_ln23' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln25 = br void %while.cond" [raiz/raiz.cpp:25]   --->   Operation 15 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%square_2 = load i32 %square" [raiz/raiz.cpp:28]   --->   Operation 16 'load' 'square_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_2_2 = load i32 %sum_2" [raiz/raiz.cpp:27]   --->   Operation 17 'load' 'sum_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.00ns)   --->   "%icmp_ln25 = icmp_ugt  i32 %square_2, i32 %input_r_read" [raiz/raiz.cpp:25]   --->   Operation 18 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %while.body, void %while.end" [raiz/raiz.cpp:25]   --->   Operation 19 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%root_load = load i32 %root" [raiz/raiz.cpp:26]   --->   Operation 20 'load' 'root_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [raiz/raiz.cpp:26]   --->   Operation 21 'specpipeline' 'specpipeline_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [raiz/raiz.cpp:25]   --->   Operation 22 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.00ns)   --->   "%root_1 = add i32 %root_load, i32 1" [raiz/raiz.cpp:26]   --->   Operation 23 'add' 'root_1' <Predicate = (!icmp_ln25)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.00ns)   --->   "%sum_2_3 = add i32 %sum_2_2, i32 2" [raiz/raiz.cpp:27]   --->   Operation 24 'add' 'sum_2_3' <Predicate = (!icmp_ln25)> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i32 %sum_2_2, i32 3" [raiz/raiz.cpp:28]   --->   Operation 25 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.67> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (3.34ns) (root node of TernaryAdder)   --->   "%square_3 = add i32 %square_2, i32 %add_ln28" [raiz/raiz.cpp:28]   --->   Operation 26 'add' 'square_3' <Predicate = (!icmp_ln25)> <Delay = 3.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.67> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (1.17ns)   --->   "%store_ln22 = store i32 %sum_2_3, i32 %sum_2" [raiz/raiz.cpp:22]   --->   Operation 27 'store' 'store_ln22' <Predicate = (!icmp_ln25)> <Delay = 1.17>
ST_1 : Operation 28 [1/1] (1.17ns)   --->   "%store_ln21 = store i32 %root_1, i32 %root" [raiz/raiz.cpp:21]   --->   Operation 28 'store' 'store_ln21' <Predicate = (!icmp_ln25)> <Delay = 1.17>
ST_1 : Operation 29 [1/1] (1.17ns)   --->   "%store_ln23 = store i32 %square_3, i32 %square" [raiz/raiz.cpp:23]   --->   Operation 29 'store' 'store_ln23' <Predicate = (!icmp_ln25)> <Delay = 1.17>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln25 = br void %while.cond" [raiz/raiz.cpp:25]   --->   Operation 30 'br' 'br_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%root_load_1 = load i32 %root" [raiz/raiz.cpp:31]   --->   Operation 31 'load' 'root_load_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i32 %root_load_1" [raiz/raiz.cpp:31]   --->   Operation 32 'ret' 'ret_ln31' <Predicate = (icmp_ln25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
square             (alloca       ) [ 01]
root               (alloca       ) [ 01]
sum_2              (alloca       ) [ 01]
specbitsmap_ln0    (specbitsmap  ) [ 00]
spectopmodule_ln19 (spectopmodule) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
input_r_read       (read         ) [ 00]
store_ln22         (store        ) [ 00]
store_ln21         (store        ) [ 00]
store_ln23         (store        ) [ 00]
br_ln25            (br           ) [ 00]
square_2           (load         ) [ 00]
sum_2_2            (load         ) [ 00]
icmp_ln25          (icmp         ) [ 01]
br_ln25            (br           ) [ 00]
root_load          (load         ) [ 00]
specpipeline_ln26  (specpipeline ) [ 00]
specloopname_ln25  (specloopname ) [ 00]
root_1             (add          ) [ 00]
sum_2_3            (add          ) [ 00]
add_ln28           (add          ) [ 00]
square_3           (add          ) [ 00]
store_ln22         (store        ) [ 00]
store_ln21         (store        ) [ 00]
store_ln23         (store        ) [ 00]
br_ln25            (br           ) [ 00]
root_load_1        (load         ) [ 00]
ret_ln31           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="square_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="square/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="root_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="root/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sum_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="input_r_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="store_ln22_store_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln21_store_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln23_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="square_2_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="square_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum_2_2_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_2/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln25_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="root_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="root_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="root_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum_2_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln28_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="square_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="square_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln22_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln21_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln23_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="root_load_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_load_1/1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="square_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="square "/>
</bind>
</comp>

<comp id="131" class="1005" name="root_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="root "/>
</bind>
</comp>

<comp id="139" class="1005" name="sum_2_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="46" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="70" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="70" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="67" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="94" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="88" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="82" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="100" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="34" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="134"><net_src comp="38" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="142"><net_src comp="42" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel : input_r | {1 }
  - Chain level:
	State 1
		store_ln22 : 1
		store_ln21 : 1
		store_ln23 : 1
		square_2 : 1
		sum_2_2 : 1
		icmp_ln25 : 2
		br_ln25 : 3
		root_load : 1
		root_1 : 2
		sum_2_3 : 2
		add_ln28 : 2
		square_3 : 3
		store_ln22 : 3
		store_ln21 : 3
		store_ln23 : 4
		root_load_1 : 1
		ret_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       root_1_fu_82      |    0    |    39   |
|    add   |      sum_2_3_fu_88      |    0    |    39   |
|          |      add_ln28_fu_94     |    0    |    32   |
|          |     square_3_fu_100     |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln25_fu_73     |    0    |    39   |
|----------|-------------------------|---------|---------|
|   read   | input_r_read_read_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   181   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
| root_reg_131 |   32   |
|square_reg_124|   32   |
| sum_2_reg_139|   32   |
+--------------+--------+
|     Total    |   96   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   181  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   96   |   181  |
+-----------+--------+--------+
