// Seed: 1464596234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0
);
  reg id_2, id_3, id_4;
  bit id_5;
  id_6 :
  assert property (@(posedge 1 | 1) id_6)
  else id_4 <= id_5;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_2 = 1;
  id_7(
      .id_0(1)
  );
  initial id_4 = -1;
endmodule
