vendor_name = ModelSim
source_file = 1, C:/Users/tugay/Desktop/The Third Assignment/main.v
source_file = 1, C:/Users/tugay/Desktop/The Third Assignment/Waveform.vwf
source_file = 1, C:/Users/tugay/Desktop/The Third Assignment/Waveform1.vwf
source_file = 1, C:/Users/tugay/Desktop/The Third Assignment/db/main.cbx.xml
design_name = main
instance = comp, \zeroF~output , zeroF~output, main, 1
instance = comp, \carryF~output , carryF~output, main, 1
instance = comp, \negativeF~output , negativeF~output, main, 1
instance = comp, \overflowF~output , overflowF~output, main, 1
instance = comp, \accOut[0]~output , accOut[0]~output, main, 1
instance = comp, \accOut[1]~output , accOut[1]~output, main, 1
instance = comp, \accOut[2]~output , accOut[2]~output, main, 1
instance = comp, \accOut[3]~output , accOut[3]~output, main, 1
instance = comp, \accOut[4]~output , accOut[4]~output, main, 1
instance = comp, \accOut[5]~output , accOut[5]~output, main, 1
instance = comp, \accOut[6]~output , accOut[6]~output, main, 1
instance = comp, \accOut[7]~output , accOut[7]~output, main, 1
instance = comp, \f~output , f~output, main, 1
instance = comp, \clk~input , clk~input, main, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, main, 1
instance = comp, \cu|state[1]~feeder , cu|state[1]~feeder, main, 1
instance = comp, \cu|state[1] , cu|state[1], main, 1
instance = comp, \cu|state~0 , cu|state~0, main, 1
instance = comp, \cu|state[0]~feeder , cu|state[0]~feeder, main, 1
instance = comp, \cu|state[0] , cu|state[0], main, 1
instance = comp, \cu|state~1 , cu|state~1, main, 1
instance = comp, \cu|d~feeder , cu|d~feeder, main, 1
instance = comp, \cu|d , cu|d, main, 1
instance = comp, \cu|d~clkctrl , cu|d~clkctrl, main, 1
instance = comp, \in[10]~input , in[10]~input, main, 1
instance = comp, \ir1|opSel[2]~feeder , ir1|opSel[2]~feeder, main, 1
instance = comp, \ir1|opSel[2] , ir1|opSel[2], main, 1
instance = comp, \in[9]~input , in[9]~input, main, 1
instance = comp, \ir1|opSel[1]~feeder , ir1|opSel[1]~feeder, main, 1
instance = comp, \ir1|opSel[1] , ir1|opSel[1], main, 1
instance = comp, \in[6]~input , in[6]~input, main, 1
instance = comp, \ir1|a[6]~feeder , ir1|a[6]~feeder, main, 1
instance = comp, \ir1|a[6] , ir1|a[6], main, 1
instance = comp, \in[7]~input , in[7]~input, main, 1
instance = comp, \ir1|a[7]~feeder , ir1|a[7]~feeder, main, 1
instance = comp, \ir1|a[7] , ir1|a[7], main, 1
instance = comp, \in[8]~input , in[8]~input, main, 1
instance = comp, \ir1|opSel[0]~feeder , ir1|opSel[0]~feeder, main, 1
instance = comp, \ir1|opSel[0] , ir1|opSel[0], main, 1
instance = comp, \alu1|mux1|m1|m3|out[5]~4 , alu1|mux1|m1|m3|out[5]~4, main, 1
instance = comp, \alu1|mux1|m3|out[7]~10 , alu1|mux1|m3|out[7]~10, main, 1
instance = comp, \alu1|mux1|m3|out[7]~11 , alu1|mux1|m3|out[7]~11, main, 1
instance = comp, \in[2]~input , in[2]~input, main, 1
instance = comp, \ir1|a[2]~feeder , ir1|a[2]~feeder, main, 1
instance = comp, \ir1|a[2] , ir1|a[2], main, 1
instance = comp, \in[3]~input , in[3]~input, main, 1
instance = comp, \ir1|a[3]~feeder , ir1|a[3]~feeder, main, 1
instance = comp, \ir1|a[3] , ir1|a[3], main, 1
instance = comp, \alu1|mux1|m1|m3|out[5]~0 , alu1|mux1|m1|m3|out[5]~0, main, 1
instance = comp, \in[4]~input , in[4]~input, main, 1
instance = comp, \ir1|a[4]~feeder , ir1|a[4]~feeder, main, 1
instance = comp, \ir1|a[4] , ir1|a[4], main, 1
instance = comp, \alu1|mux1|m1|m3|out[5]~1 , alu1|mux1|m1|m3|out[5]~1, main, 1
instance = comp, \alu1|mux1|m3|out[3]~4 , alu1|mux1|m3|out[3]~4, main, 1
instance = comp, \alu1|mux1|m3|out[3]~5 , alu1|mux1|m3|out[3]~5, main, 1
instance = comp, \in[0]~input , in[0]~input, main, 1
instance = comp, \ir1|a[0]~feeder , ir1|a[0]~feeder, main, 1
instance = comp, \ir1|a[0] , ir1|a[0], main, 1
instance = comp, \in[1]~input , in[1]~input, main, 1
instance = comp, \ir1|a[1]~feeder , ir1|a[1]~feeder, main, 1
instance = comp, \ir1|a[1] , ir1|a[1], main, 1
instance = comp, \alu1|mux1|m3|out[0]~14 , alu1|mux1|m3|out[0]~14, main, 1
instance = comp, \alu1|mux1|m3|out[0]~15 , alu1|mux1|m3|out[0]~15, main, 1
instance = comp, \alu1|mux1|m3|out[4]~21 , alu1|mux1|m3|out[4]~21, main, 1
instance = comp, \in[5]~input , in[5]~input, main, 1
instance = comp, \ir1|a[5]~feeder , ir1|a[5]~feeder, main, 1
instance = comp, \ir1|a[5] , ir1|a[5], main, 1
instance = comp, \alu1|mux1|m3|out[4]~18 , alu1|mux1|m3|out[4]~18, main, 1
instance = comp, \alu1|mux1|m3|out[4]~19 , alu1|mux1|m3|out[4]~19, main, 1
instance = comp, \alu1|mux1|m1|m3|out[5]~5 , alu1|mux1|m1|m3|out[5]~5, main, 1
instance = comp, \alu1|mux1|m3|out[6]~12 , alu1|mux1|m3|out[6]~12, main, 1
instance = comp, \alu1|mux1|m3|out[6]~13 , alu1|mux1|m3|out[6]~13, main, 1
instance = comp, \alu1|mux1|m1|m3|out[5]~6 , alu1|mux1|m1|m3|out[5]~6, main, 1
instance = comp, \alu1|mux1|m3|out[5]~16 , alu1|mux1|m3|out[5]~16, main, 1
instance = comp, \alu1|mux1|m3|out[5]~17 , alu1|mux1|m3|out[5]~17, main, 1
instance = comp, \alu1|zeroF~2 , alu1|zeroF~2, main, 1
instance = comp, \alu1|mux1|m1|m3|out[5]~2 , alu1|mux1|m1|m3|out[5]~2, main, 1
instance = comp, \alu1|mux1|m1|m3|out[5]~3 , alu1|mux1|m1|m3|out[5]~3, main, 1
instance = comp, \alu1|mux1|m3|out[1]~8 , alu1|mux1|m3|out[1]~8, main, 1
instance = comp, \alu1|mux1|m3|out[1]~9 , alu1|mux1|m3|out[1]~9, main, 1
instance = comp, \alu1|mux1|m3|out[2]~20 , alu1|mux1|m3|out[2]~20, main, 1
instance = comp, \alu1|mux1|m3|out[2]~6 , alu1|mux1|m3|out[2]~6, main, 1
instance = comp, \alu1|zeroF~4 , alu1|zeroF~4, main, 1
instance = comp, \alu1|zeroF~3 , alu1|zeroF~3, main, 1
instance = comp, \cu|e~0 , cu|e~0, main, 1
instance = comp, \cu|e , cu|e, main, 1
instance = comp, \cu|e~clkctrl , cu|e~clkctrl, main, 1
instance = comp, \acc|accOut[0]~feeder , acc|accOut[0]~feeder, main, 1
instance = comp, \acc|accOut[0] , acc|accOut[0], main, 1
instance = comp, \acc|accOut[1]~feeder , acc|accOut[1]~feeder, main, 1
instance = comp, \acc|accOut[1] , acc|accOut[1], main, 1
instance = comp, \alu1|mux1|m3|out[2]~7 , alu1|mux1|m3|out[2]~7, main, 1
instance = comp, \acc|accOut[2] , acc|accOut[2], main, 1
instance = comp, \acc|accOut[3] , acc|accOut[3], main, 1
instance = comp, \acc|accOut[4] , acc|accOut[4], main, 1
instance = comp, \acc|accOut[5]~feeder , acc|accOut[5]~feeder, main, 1
instance = comp, \acc|accOut[5] , acc|accOut[5], main, 1
instance = comp, \acc|accOut[6]~feeder , acc|accOut[6]~feeder, main, 1
instance = comp, \acc|accOut[6] , acc|accOut[6], main, 1
instance = comp, \acc|accOut[7]~feeder , acc|accOut[7]~feeder, main, 1
instance = comp, \acc|accOut[7] , acc|accOut[7], main, 1
instance = comp, \cu|f , cu|f, main, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
