.device LFE5U-45F

.comment Part: LFE5U-45F-6CABGA381

.tile CIB_R10C10:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 JF6
arc: JC0 E1_H02W0601
arc: JC1 E1_H02W0401
arc: JC2 V02S0601
arc: JC3 H02E0601
arc: JC4 W1_H02E0401
arc: JC5 W1_H02E0601
arc: JD6 E1_H02W0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C11:CIB_EBR
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 H02W0101
arc: JA1 E1_H02W0701
arc: JA3 V00B0000
arc: JA5 E1_H01W0000
arc: JA7 H02W0501
arc: JC0 H00L0100
arc: JC2 H02E0401
arc: JC4 V00T0000
arc: JC6 V00T0100
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00B0100
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C12:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H01W0000 E3_H06W0103
arc: JA1 E1_H02W0501
arc: JA5 V00T0000
arc: JA7 V00T0100
arc: JC0 H00L0000
arc: JC4 V02S0001
arc: JC6 W1_H02E0601
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C13:CIB_EBR
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 JF0
arc: H00L0100 H02E0101
arc: JA1 V02S0701
arc: JA3 V00B0000
arc: JA5 W1_H02E0701
arc: JA7 H02E0501
arc: JC0 H00L0100
arc: JC2 V02S0401
arc: JC4 H02W0401
arc: JC6 V02S0001
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: JD0 H02E0201
arc: JLSR1 V00B0100
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0701 V02S0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C14:CIB_EBR
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 W3_H06E0203
arc: JA1 V02S0501
arc: JA5 W1_H02E0701
arc: JA7 H02E0701
arc: JC0 N1_V02S0401
arc: JC4 V00B0100
arc: JC6 H02E0601
arc: V00B0100 V02S0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C15:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 JF2
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: JA1 V02S0701
arc: JA3 V00B0000
arc: JA5 H02E0701
arc: JA7 E1_H02W0701
arc: JB3 S1_V02N0301
arc: JC0 H02W0601
arc: JC2 H02W0401
arc: JC6 E1_H02W0601
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD2 H00R0000
arc: JLSR1 V00B0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C16:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: JA1 H00L0000
arc: JA5 V02S0301
arc: JA7 H00R0000
arc: JC0 H02E0401
arc: JC4 V02S0001
arc: JC6 V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C17:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 JF4
arc: E3_H06E0303 JF5
arc: JB5 V02N0701
arc: JD4 V02N0401
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C18:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: JA1 E1_H01E0001
arc: JA3 V02S0701
arc: JA5 E1_H02W0701
arc: JA7 H02E0701
arc: JC0 H02W0601
arc: JC2 W1_H02E0401
arc: JC6 H02E0601
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00T0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 V02S0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C19:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 JF7
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: JC0 H00L0000
arc: JC1 H00L0100
arc: JC2 W1_H02E0401
arc: JC3 V02S0601
arc: JC4 H02E0401
arc: JC5 N1_V02S0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0601 E1_H02W0601
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C20:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF6
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 JF3
arc: E3_H06E0103 JF1
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0401
arc: JA1 H00R0000
arc: JA3 V00T0000
arc: JA7 V00T0100
arc: JC0 E1_H02W0401
arc: JC2 W1_H02E0601
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF0
arc: N1_V01N0101 JF5
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 JF4
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0701 V02S0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C21:CIB_EBR
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: JA1 W1_H02E0501
arc: JA5 V02S0101
arc: JA7 V02S0301
arc: JC0 H00L0000
arc: JC4 W1_H02E0401
arc: JC6 E1_H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0401
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0601 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C22:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02S0501
arc: JA1 V02S0701
arc: JA3 V00B0000
arc: JA5 V00T0100
arc: JA7 E1_H02W0701
arc: JC0 H00L0100
arc: JC2 H02E0401
arc: JC4 V00B0100
arc: JC6 V02S0201
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD0 S1_V02N0001
arc: JLSR1 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 E1_H02W0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C23:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: JA1 V02S0501
arc: JA5 S1_V02N0101
arc: JA7 W1_H02E0701
arc: JC0 H00L0100
arc: JC4 V00B0100
arc: JC6 H02E0601
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C24:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 JF3
arc: E3_H06E0103 JF2
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JF6
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: JA1 H00L0100
arc: JA3 V00T0000
arc: JA7 V02S0101
arc: JC0 H00L0000
arc: JC2 V02S0401
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JF5
arc: S1_V02S0501 H02W0501
arc: V00T0000 V02S0601
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C25:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF0
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 JF1
arc: E3_H06E0303 W3_H06E0203
arc: JA1 V02S0701
arc: JA5 V02S0101
arc: JA7 H02W0501
arc: JC0 H02W0401
arc: JC4 V02S0201
arc: JC6 V00T0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V01S0000
arc: V00T0100 V02S0501
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 N3_V06S0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C26:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 JF4
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0001 JF5
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C27:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF4
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02W0501
arc: JA1 H00L0100
arc: JA3 V00B0000
arc: JA7 H00L0000
arc: JC0 H00R0100
arc: JC2 H02W0401
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF1
arc: N1_V01N0101 JF2
arc: N1_V02N0001 E1_H02W0001
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 H06W0003
arc: V00B0000 H02W0601
arc: V01S0000 JF3
arc: W1_H02W0601 V02N0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C28:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02S0101
arc: JC0 H00L0100
arc: JC1 H02W0601
arc: JC2 V02S0601
arc: JC3 W1_H02E0601
arc: JC4 W1_H02E0401
arc: JC5 V00T0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0701
arc: V00T0100 V02S0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C29:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 JF0
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 JF6
arc: H00L0000 V02S0001
arc: H00L0100 H02W0101
arc: JA1 H02W0501
arc: JA3 V00T0000
arc: JA7 V02S0101
arc: JC0 H02W0401
arc: JC2 H00L0100
arc: JCE1 H00L0000
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF1
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 W1_H02E0201
arc: V00T0000 H02W0001
arc: V01S0100 JF3
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 N1_V01S0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C30:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0601
arc: JA1 H00R0000
arc: JA5 H02E0701
arc: JA7 W1_H02E0701
arc: JC0 W1_H02E0401
arc: JC4 H02W0401
arc: JC6 W1_H02E0601
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C31:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF1
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 JF4
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 JF5
arc: H00L0100 H02E0101
arc: H00R0100 V02S0501
arc: JA1 H02E0501
arc: JA3 H02W0501
arc: JA7 V02S0301
arc: JC0 H02E0401
arc: JC2 H00L0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF0
arc: N1_V01N0101 JF2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 JF6
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 JF7
arc: S1_V02S0401 N1_V02S0401
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C32:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: JA1 H02W0701
arc: JA5 V00B0000
arc: JA7 H00R0000
arc: JC0 H00L0000
arc: JC4 H02E0401
arc: JC6 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 H02W0601
arc: W1_H02W0501 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C33:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF4
arc: E1_H02E0301 JF3
arc: E1_H02E0501 JF7
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0001
arc: H00R0100 H02E0501
arc: JA1 H02W0701
arc: JA3 E1_H02W0501
arc: JA7 V00T0100
arc: JC0 H00L0000
arc: JC2 H02W0401
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 JF6
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 JF5
arc: S1_V02S0701 N1_V01S0100
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0701
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C34:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF1
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: JA1 H02W0701
arc: JA5 V00B0000
arc: JA7 H00R0000
arc: JC0 H00R0100
arc: JC4 V02S0001
arc: JC6 V00T0000
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 JF2
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0601
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C35:CIB_EBR
arc: E1_H01E0001 JF5
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: N1_V01N0001 JF7
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 JF6
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H01E0101
arc: V01S0000 JF4
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H02W0401
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C36:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF4
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: H01W0000 JF0
arc: H01W0100 JF2
arc: JA1 H00L0100
arc: JA3 H02E0501
arc: JA7 S1_V02N0301
arc: JC0 H00L0000
arc: JC2 N1_V02S0601
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 JF1
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C37:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00R0100 V02S0501
arc: JC0 H00L0000
arc: JC1 V02S0401
arc: JC2 H00R0100
arc: JC3 H02W0401
arc: JC4 V00B0100
arc: JC5 V02S0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 JF6
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 JF6
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02S0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C38:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF6
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0601
arc: H01W0000 JF1
arc: H01W0100 JF2
arc: JA1 W1_H02E0701
arc: JA3 V00T0000
arc: JA7 N1_V01S0100
arc: JC0 W1_H02E0601
arc: JC2 H00L0100
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 JF4
arc: S1_V02S0701 JF5
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 JF0
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C39:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02S0101
arc: JA1 W1_H02E0701
arc: JA5 V00T0000
arc: JA7 H02E0501
arc: JC0 H00L0100
arc: JC4 W1_H02E0601
arc: JC6 V00T0100
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 N1_V01S0100
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0401 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C3:CIB_EBR
arc: E1_H02E0701 N1_V02S0701

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C40:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N3_V06N0103 H06W0103

.tile CIB_R10C41:CIB_EBR
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 W3_H06E0203

.tile CIB_R10C42:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 JF3
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H01W0000 JF0
arc: JA1 W1_H02E0701
arc: JA3 V00T0000
arc: JA7 V00T0100
arc: JC0 H00L0000
arc: JC2 V02N0401
arc: JCE1 E1_H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 JF1
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JF6
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C43:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 JF0
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: JA1 W1_H02E0701
arc: JA5 H02E0501
arc: JA7 H02W0701
arc: JC0 H00L0000
arc: JC4 H02W0601
arc: JC6 V02N0001
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 V02S0101
arc: W3_H06W0103 S3_V06N0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C44:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF7
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H01W0100 JF2
arc: JA1 H00L0000
arc: JA3 V00T0000
arc: JA7 V00T0100
arc: JC0 H00L0100
arc: JC2 H02W0401
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JF5
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 JF3
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF6
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C45:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: H01W0000 JF0
arc: H01W0100 E3_H06W0303
arc: JA1 W1_H02E0501
arc: JA5 V00T0000
arc: JA7 H02E0701
arc: JC0 H02W0401
arc: JC4 V00T0100
arc: JC6 V00B0100
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF1
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C46:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF4
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0501 JF7
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H06E0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 JF5
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C47:CIB_EBR
arc: E1_H01E0101 JF3
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02E0201
arc: H00R0100 V02S0501
arc: H01W0000 JF4
arc: H01W0100 JF2
arc: JA1 H02W0701
arc: JA3 V00T0000
arc: JA7 H00L0000
arc: JC0 V02S0601
arc: JC2 W1_H02E0401
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JF1
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 JF0
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C48:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0501
arc: H01W0100 JF7
arc: JC0 E1_H02W0401
arc: JC1 H00R0100
arc: JC2 W1_H02E0601
arc: JC3 H02E0401
arc: JC4 W1_H02E0401
arc: JC5 H02W0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 JF6
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C49:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF1
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 JF2
arc: H01W0100 JF3
arc: JA1 H02E0701
arc: JA3 H01E0001
arc: JA7 V02S0101
arc: JC0 W1_H02E0601
arc: JC2 H02E0401
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 JF4
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 JF0
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C4:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 JF0
arc: JA1 V02S0501
arc: JA3 V02S0701
arc: JA5 E1_H02W0701
arc: JA7 V00T0100
arc: JC0 E1_H02W0401
arc: JC2 V02S0401
arc: JC4 H02W0401
arc: JC6 H02W0601
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: JD0 H02W0201
arc: JLSR1 H02W0301
arc: V00T0100 E1_H02W0301
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C50:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: H01W0000 E3_H06W0103
arc: JA1 H02E0501
arc: JA5 W1_H02E0501
arc: JA7 V00T0100
arc: JC0 H02E0401
arc: JC4 V00T0000
arc: JC6 V00B0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C51:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02S0601
arc: H01W0000 JF4
arc: H01W0100 JF3
arc: JA1 W1_H02E0701
arc: JA3 V02S0501
arc: JA7 V02S0101
arc: JC0 V02S0401
arc: JC2 H02E0401
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 JF0
arc: N1_V02N0401 JF6
arc: N1_V02N0601 H01E0001
arc: W1_H02W0701 JF5
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C52:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: H01W0000 JF0
arc: JA1 H02E0701
arc: JA5 V02S0301
arc: JA7 W1_H02E0701
arc: JC0 V02S0401
arc: JC4 H02W0401
arc: JC6 V02S0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C53:CIB_EBR
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: JA1 H02W0501
arc: JA3 H02W0701
arc: JA7 V02S0101
arc: JC0 W1_H02E0401
arc: JC2 H02W0601
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF5
arc: N1_V02N0101 JF3
arc: N1_V02N0401 JF4
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 JF6
arc: S1_V02S0701 E1_H02W0701
arc: V01S0000 JF2
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C54:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H01W0000 JF1
arc: H01W0100 JF2
arc: JA1 H02W0501
arc: JA5 V02S0301
arc: JA7 H00R0000
arc: JC0 W1_H02E0401
arc: JC4 H02W0401
arc: JC6 W1_H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0701 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C55:CIB_EBR
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF4
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 JF6
arc: S1_V02S0501 JF5
arc: S1_V02S0601 E1_H02W0601
arc: V01S0100 JF7
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C56:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF1
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 V02S0601
arc: H01W0000 JF2
arc: H01W0100 JF4
arc: JA1 W1_H02E0501
arc: JA3 H02W0701
arc: JA7 E1_H02W0501
arc: JC0 W1_H02E0401
arc: JC2 W1_H02E0601
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 JF3
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C57:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0701
arc: H01W0100 JF6
arc: JC0 H00L0100
arc: JC1 H00L0000
arc: JC2 H00R0100
arc: JC3 V02S0601
arc: JC4 W1_H02E0401
arc: JC5 W1_H02E0601
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 JF7
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C58:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF3
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0001
arc: H01W0000 JF2
arc: H01W0100 JF6
arc: JA1 W1_H02E0501
arc: JA3 H02E0701
arc: JA7 V00T0100
arc: JC0 W1_H02E0401
arc: JC2 W1_H02E0601
arc: JCE1 H00L0000
arc: JCLK0 G_HPBX0000
arc: S1_V02S0701 JF5
arc: V00T0100 V02S0501
arc: W1_H02W0001 JF0
arc: W1_H02W0401 JF4
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C59:CIB_EBR
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: H00L0100 V02S0101
arc: JA1 W1_H02E0501
arc: JA5 V02S0301
arc: JA7 V00T0100
arc: JC0 H00L0100
arc: JC4 W1_H02E0401
arc: JC6 V02S0201
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H01E0001
arc: V00T0100 V02S0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C5:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: JA1 V02S0501
arc: JA5 H02W0501
arc: JA7 W1_H02E0701
arc: JC0 N1_V02S0401
arc: JC4 V02S0201
arc: JC6 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C60:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0501
arc: H01W0000 JF1
arc: JA1 E1_H01E0001
arc: JA3 V00T0000
arc: JA7 W1_H02E0501
arc: JC0 H00R0100
arc: JC2 V02S0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF0
arc: N1_V02N0101 JF3
arc: N1_V02N0501 JF7
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 JF2
arc: S1_V02S0401 JF4
arc: S1_V02S0601 JF6
arc: S1_V02S0701 JF5
arc: V00T0000 V02S0401
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C61:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: JA1 E1_H01E0001
arc: JA5 V00T0100
arc: JA7 W1_H02E0501
arc: JC0 W1_H02E0401
arc: JC4 E1_H01E0101
arc: JC6 V02N0201
arc: N1_V01N0001 JF0
arc: S1_V02S0001 E1_H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C62:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: H00L0100 V02S0301
arc: H01W0100 JF6
arc: JA1 W1_H02E0501
arc: JA3 V00T0000
arc: JA7 E1_H02W0501
arc: JC0 V02S0601
arc: JC2 W1_H02E0601
arc: JCE1 H00L0100
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF3
arc: N1_V02N0201 JF2
arc: N1_V02N0401 JF4
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 E1_H02W0601
arc: V00T0000 W1_H02E0201
arc: V01S0000 JF7
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C63:CIB_EBR
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02S0101
arc: H01W0000 JF2
arc: H01W0100 JF1
arc: JA1 W1_H02E0501
arc: JA5 V02S0301
arc: JA7 H02E0501
arc: JC0 H00L0100
arc: JC4 W1_H02E0401
arc: JC6 H02E0401
arc: N1_V01N0001 JF0
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C64:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: H01W0000 JF7
arc: H01W0100 JF6
arc: N1_V01N0001 JF5
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 JF4
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C65:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V02S0401
arc: H01W0000 JF3
arc: H01W0100 JF2
arc: JA1 H02W0501
arc: JA3 W1_H02E0701
arc: JA7 H02E0501
arc: JC0 W1_H02E0601
arc: JC2 H02W0601
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V02N0201 JF0
arc: N1_V02N0301 JF1
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C66:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: JC0 H02W0401
arc: JC1 W1_H02E0401
arc: JC2 H02E0401
arc: JC3 V02S0601
arc: JC4 V02S0201
arc: JC5 H02W0601
arc: N1_V01N0001 JF6
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 JF7
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C67:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 JF4
arc: JA1 H01E0001
arc: JA3 H02E0701
arc: JA7 V02S0301
arc: JC0 V02S0601
arc: JC2 H02E0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF3
arc: N1_V02N0601 JF6
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 JF5
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C68:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0001
arc: JA1 H01E0001
arc: JA5 V02S0301
arc: JA7 H00L0000
arc: JC0 V02S0601
arc: JC4 H02E0401
arc: JC6 V00T0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: V00T0100 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C69:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 V06S0303
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: H01W0100 JF3
arc: JA1 H00R0000
arc: JA3 W1_H02E0701
arc: JA7 V02S0301
arc: JC0 H00R0100
arc: JC2 V02S0601
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: S1_V02S0001 JF0
arc: S1_V02S0201 JF2
arc: S1_V02S0301 JF1
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E3_H06W0203
arc: V01S0100 JF6
arc: W1_H02W0401 JF4
arc: W1_H02W0501 JF7
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C6:CIB_EBR
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 JF2
arc: H01W0100 E3_H06W0303
arc: JA1 H02W0701
arc: JA3 V00B0000
arc: JA5 H02E0501
arc: JA7 V02S0301
arc: JC0 V02S0401
arc: JC2 W1_H02E0401
arc: JC4 E1_H02W0401
arc: JC6 H02E0601
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: JD2 S1_V02N0001
arc: JLSR1 H02E0301
arc: V00B0000 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E3_H06W0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C70:CIB_EBR
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02S0601
arc: H00L0100 H02E0101
arc: H01W0000 JF0
arc: JA1 H02E0501
arc: JA5 V00B0000
arc: JA7 V02S0301
arc: JC0 H00L0100
arc: JC4 H02E0401
arc: JC6 V00B0100
arc: S1_V02S0401 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C71:CIB_EBR
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0401
arc: H01W0000 JF2
arc: H01W0100 JF7
arc: JA1 H02W0701
arc: JA3 H02W0501
arc: JA7 V02S0301
arc: JC0 V02S0601
arc: JC2 H02W0601
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: N1_V02N0401 JF6
arc: V01S0000 JF4
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 JF3
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C72:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JA1 H02W0501
arc: JA5 V02S0301
arc: JA7 V00T0100
arc: JC0 H02E0401
arc: JC4 H02W0401
arc: JC6 W1_H02E0601
arc: S1_V02S0001 E3_H06W0003
arc: V00T0100 W1_H02E0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C73:CIB_EBR
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: N1_V02N0401 JF4
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0501 JF5
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C74:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: H00R0100 V02S0701
arc: H01W0000 JF3
arc: JA1 W1_H02E0701
arc: JA3 W1_H02E0501
arc: JA7 V02S0301
arc: JC0 V02S0601
arc: JC2 H02W0601
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 JF0
arc: N1_V02N0601 JF4
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C75:CIB_EBR
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: H01W0000 JF7
arc: H01W0100 JF6
arc: JC0 W1_H02E0401
arc: JC1 H02W0401
arc: JC2 V02S0601
arc: JC3 V02S0401
arc: JC4 V02S0201
arc: JC5 V00B0100
arc: N1_V02N0601 H01E0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C76:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0701 V02S0701
arc: H01W0000 JF0
arc: H01W0100 JF4
arc: JA1 W1_H02E0501
arc: JA3 H02E0701
arc: JA7 V02S0301
arc: JC0 W1_H02E0601
arc: JC2 W1_H02E0401
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: W1_H02W0001 JF2
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C77:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: JA1 W1_H02E0501
arc: JA5 H02E0701
arc: JA7 V02S0301
arc: JC0 V02S0401
arc: JC4 W1_H02E0401
arc: JC6 V00T0000
arc: V00T0000 V02S0601
arc: W1_H02W0401 H01E0001
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C78:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: H00L0100 V02S0101
arc: H01W0000 JF3
arc: H01W0100 JF6
arc: JA1 H02W0501
arc: JA3 E1_H01E0001
arc: JA7 V02S0301
arc: JC0 H00L0100
arc: JC2 V02S0601
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JF1
arc: W1_H02W0401 JF4
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C79:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: JA1 E1_H01E0001
arc: JA5 V00T0100
arc: JA7 V02S0301
arc: JC0 W1_H02E0401
arc: JC4 E1_H01E0101
arc: JC6 W1_H02E0601
arc: V00T0100 V02S0501
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 JF0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C7:CIB_EBR
arc: E1_H02E0701 V02S0701
arc: H00R0000 N1_V02S0401
arc: JA1 H02W0501
arc: JA5 H02E0501
arc: JA7 H00R0000
arc: JC0 W1_H02E0401
arc: JC4 V02S0001
arc: JC6 V00B0100
arc: V00B0100 V02S0301
arc: W1_H02W0701 V02S0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C80:CIB_EBR
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C8:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 JF4
arc: JD4 V02N0601
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C9:CIB_EBR
arc: E1_H02E0601 N1_V02S0601
arc: JA1 W1_H02E0701
arc: JA3 V00B0000
arc: JA5 V02S0101
arc: JA7 H02W0501
arc: JC0 V02S0601
arc: JC2 H02W0401
arc: JC4 E1_H02W0401
arc: JC6 V00B0100
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 E1_H02W0301
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R1C24:CIB
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 V01N0101

.tile CIB_R1C26:CIB
arc: S1_V02S0401 V01N0001

.tile CIB_R1C28:CIB
arc: S1_V02S0701 V01N0101

.tile CIB_R1C33:CIB
arc: JA0 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C34:CIB
arc: S3_V06S0003 JQ0
arc: W1_H02W0501 V06N0303

.tile CIB_R1C37:CIB
arc: E3_H06E0003 S3_V06N0003

.tile CIB_R1C38:CIB
arc: E3_H06E0303 S3_V06N0303

.tile CIB_R1C40:CIB
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003

.tile CIB_R1C42:CIB
arc: E1_H02E0701 S3_V06N0203

.tile CIB_R1C43:CIB
arc: E1_H02E0301 W3_H06E0003
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C44:CIB
arc: E1_H02E0501 W3_H06E0303
arc: S3_V06S0003 H06W0003

.tile CIB_R1C45:CIB
arc: E1_H02E0601 W1_H02E0301

.tile CIB_R1C46:CIB
arc: E1_H02E0001 W1_H02E0501
arc: S1_V02S0301 S3_V06N0003

.tile CIB_R1C47:CIB
arc: H00R0000 W1_H02E0601
arc: JA0 H00R0000
arc: W3_H06W0003 E1_H01W0000
enum: CIB.JB0MUX 0

.tile CIB_R1C48:CIB
arc: H01W0000 JQ0
arc: JD7 W1_H02E0001
arc: S1_V02S0501 E1_H01W0100

.tile CIB_R1C49:CIB
arc: H01W0100 JQ0

.tile CIB_R1C56:CIB
arc: E1_H02E0501 S1_V02N0501

.tile CIB_R1C57:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R20C1:CIB_LR
arc: S1_V02S0501 H06W0303

.tile CIB_R22C16:CIB_DSP
arc: E3_H06E0203 N3_V06S0203

.tile CIB_R22C18:CIB_DSP
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R22C1:CIB_LR_S
arc: JA3 N1_V02S0501
enum: CIB.JB3MUX 0

.tile CIB_R22C22:CIB_DSP
arc: N1_V02N0401 W3_H06E0203

.tile CIB_R22C24:CIB_DSP
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H02W0501

.tile CIB_R22C25:CIB_DSP
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02W0701

.tile CIB_R22C26:CIB_DSP
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: JB4 V02S0701
arc: JB5 N1_V02S0701
arc: JB6 V00B0100
arc: JB7 V02S0501
arc: JCE2 V02S0601
arc: JCE3 V02S0601
arc: JD4 N1_V02S0401
arc: JD5 V02N0601
arc: JD6 V00B0000
arc: JD7 N1_V02S0601
arc: N1_V01N0101 JF6
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0501 JF5
arc: W1_H02W0701 E1_H01W0100

.tile CIB_R22C27:CIB_DSP
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H01W0100 JF6
arc: JB1 N1_V02S0301
arc: JB3 V02S0301
arc: JB5 H00R0000
arc: JB7 N1_V02S0501
arc: JD0 N1_V02S0201
arc: JD2 V00T0100
arc: JD4 N1_V02S0601
arc: JD6 H00L0100
arc: N1_V01N0101 JF2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 JF5
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0

.tile CIB_R22C28:CIB_DSP
arc: H00R0000 N1_V02S0401
arc: H01W0100 JF6
arc: JB1 N1_V02S0301
arc: JB3 N1_V02S0101
arc: JD0 H00R0000
arc: JD2 H02W0201
arc: JLSR0 H02W0301
arc: JLSR1 H02W0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JF2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 JF3
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 JF5
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0

.tile CIB_R22C29:CIB_DSP
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H06E0003
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C30:CIB_DSP
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R22C31:CIB_DSP
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R22C32:CIB_DSP
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0601 N1_V01S0000

.tile CIB_R22C34:CIB_DSP
arc: E1_H02E0301 V01N0101
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H06W0203

.tile CIB_R22C35:CIB_DSP
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0401 V06S0203

.tile CIB_R22C36:CIB_DSP
arc: N1_V02N0001 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R22C37:CIB_DSP
arc: N1_V02N0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C41:CIB_DSP
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000

.tile CIB_R22C42:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: N1_V02N0001 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R22C43:CIB_DSP
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103

.tile CIB_R22C44:CIB_DSP
arc: E1_H02E0601 S3_V06N0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N1_V01S0000

.tile CIB_R22C45:CIB_DSP
arc: N1_V02N0001 N1_V01S0000
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R22C46:CIB_DSP
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R22C47:CIB_DSP
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103

.tile CIB_R22C87:CIB_DSP
arc: E1_H02E0701 V02S0701

.tile CIB_R22C89:CIB_LR_S
arc: JA3 W1_H02E0701
enum: CIB.JB3MUX 0

.tile CIB_R23C89:CIB_LR
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R29C89:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R31C89:CIB_LR
arc: W3_H06W0303 JF5

.tile CIB_R34C18:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303

.tile CIB_R34C19:CIB_EBR
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JF6
arc: JD6 V02N0401
arc: JD7 H02E0201
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C20:CIB_EBR
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: JA1 W1_H02E0501
arc: JA3 V02N0501
arc: JA5 V02S0301
arc: JA7 H02E0701
arc: JC0 W1_H02E0401
arc: JC2 H02E0401
arc: JC6 W1_H02E0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: JLSR1 W1_H02E0301
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C21:CIB_EBR
arc: H00L0100 N1_V02S0301
arc: JA1 N1_V02S0701
arc: JA5 H02E0701
arc: JA7 W1_H02E0501
arc: JC0 H00L0100
arc: JC4 W1_H02E0601
arc: JC6 H02E0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C25:CIB_EBR
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R34C26:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 JF4
arc: JD4 H02W0201
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C27:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: JA1 H02W0701
arc: JA3 W1_H02E0701
arc: JA5 N1_V01N0101
arc: JA7 N1_V02S0101
arc: JC0 V02S0401
arc: JC2 E1_H02W0601
arc: JC4 V02N0201
arc: JC6 V00B0100
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: JLSR1 H02E0301
arc: N1_V01N0101 N3_V06S0203
arc: V00B0100 H02E0501
arc: W1_H02W0201 V06S0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C28:CIB_EBR
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: JC0 W1_H02E0401
arc: JC1 V02S0401
arc: JC2 V02S0601
arc: JC3 H02E0601
arc: JC4 H02E0401
arc: JC5 W1_H02E0601
arc: JD6 V02N0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 JF6
arc: W1_H02W0701 V02S0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C29:CIB_EBR
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: JA1 V02S0701
arc: JA3 H02E0701
arc: JA5 V00T0100
arc: JA7 H02W0501
arc: JC0 H02W0401
arc: JC2 S1_V02N0401
arc: JC4 V00T0000
arc: JC6 V02N0201
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00B0000
arc: N3_V06N0203 H06E0203
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0601 V01N0001
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C30:CIB_EBR
arc: JA1 W1_H02E0501
arc: JA5 V02S0301
arc: JA7 N1_V02S0101
arc: JC0 H02E0401
arc: JC4 H02E0601
arc: JC6 W1_H02E0601
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C31:CIB_EBR
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303

.tile CIB_R34C33:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R34C35:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N3_V06S0203
arc: JB5 V02N0701
arc: JD4 H02W0001
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C36:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02N0601
arc: JA1 V02N0701
arc: JA3 V00T0000
arc: JA5 H02E0701
arc: JA7 H00R0000
arc: JC0 V02S0601
arc: JC2 H02W0401
arc: JC6 V02S0001
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C37:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 V02S0301
arc: JC0 H00L0100
arc: JC1 W1_H02E0401
arc: JC2 V02S0601
arc: JC3 N1_V01S0100
arc: JC4 N1_V02S0001
arc: JC5 N1_V02S0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V02S0401
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R34C38:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF1
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0401
arc: JA1 H00L0100
arc: JA3 W1_H02E0701
arc: JA7 H00R0000
arc: JC0 H00L0000
arc: JC2 W1_H02E0601
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C39:CIB_EBR
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: JA1 W1_H02E0701
arc: JA5 V02N0301
arc: JA7 H02E0701
arc: JC0 V02S0601
arc: JC4 W1_H02E0601
arc: JC6 V02S0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C41:CIB_EBR
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0001 H06E0003

.tile CIB_R34C42:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF1
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 JF6
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: JA1 H00R0000
arc: JA3 V00B0000
arc: JA7 V02S0101
arc: JC0 H00L0000
arc: JC2 V02S0601
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF4
arc: N1_V02N0001 JF2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 JF0
arc: N1_V02N0401 H06E0203
arc: N3_V06N0003 JF3
arc: V00B0000 V02S0201
arc: V01S0000 N3_V06S0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C43:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0301
arc: JA1 V02N0701
arc: JA5 H02E0501
arc: JA7 W1_H02E0501
arc: JC0 H00L0100
arc: JC4 V02S0001
arc: JC6 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: V01S0100 N3_V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C44:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 H02W0001
arc: JA1 H00L0000
arc: JA3 W1_H02E0701
arc: JA7 V02N0101
arc: JC0 V02S0401
arc: JC2 H02W0401
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF3
arc: N1_V01N0101 JF6
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 JF4
arc: N3_V06N0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C45:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: H01W0000 JF0
arc: JA1 W1_H02E0701
arc: JA5 V02S0101
arc: JA7 H02E0701
arc: JC0 V02N0601
arc: JC4 V00T0100
arc: JC6 H02E0401
arc: N1_V02N0001 JF2
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N3_V06N0303 H06E0303
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C46:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: H01W0000 JF6
arc: N1_V01N0001 JF5
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 JF7
arc: N3_V06N0203 JF4
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C47:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0701
arc: H01W0000 JF2
arc: JA1 H00L0100
arc: JA3 W1_H02E0701
arc: JA7 V02S0101
arc: JC0 H00R0100
arc: JC2 W1_H02E0401
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF3
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C48:CIB_EBR
arc: JC0 W1_H02E0401
arc: JC1 H02E0601
arc: JC2 H02E0401
arc: JC3 W1_H02E0601
arc: JC4 V02N0001
arc: JC5 V00T0000
arc: V00T0000 W1_H02E0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R38C1:CIB_LR
arc: JD7 S1_V02N0401

.tile CIB_R40C1:CIB_LR
arc: N1_V02N0401 S3_V06N0203

.tile CIB_R41C89:CIB_LR
arc: JA3 W1_H02E0701
enum: CIB.JB3MUX 0

.tile CIB_R46C1:CIB_LR_S
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R46C28:CIB_DSP
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R46C33:CIB_DSP
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R52C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R53C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303

.tile CIB_R55C1:CIB_LR
arc: E3_H06E0303 JQ5

.tile CIB_R58C16:CIB_EBR
arc: N1_V02N0001 S3_V06N0003

.tile CIB_R58C1:CIB_LR_S
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R58C33:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R58C3:CIB_EBR
arc: S3_V06S0203 N1_V01S0000

.tile CIB_R59C1:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C89:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R64C1:CIB_LR
arc: JA3 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
enum: CIB.JB3MUX 0

.tile CIB_R70C15:CIB
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R70C16:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R70C18:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R70C1:CIB_LR_S
arc: N3_V06N0303 JF5

.tile CIB_R70C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C69:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C70:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C71:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C72:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C73:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C74:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C75:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C76:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C77:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C78:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C79:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R70C80:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C87:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile MIB_R0C33:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C34:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C40:TMID_0
arc: G_TDCC0CLKI G_JTRQPCLKCIB1

.tile MIB_R0C43:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C47:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C48:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C49:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C57:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C87:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C12:EBR_SPINE_UL1
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C30:EBR_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C40:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0000
arc: G_ULPCLK1 G_HPFE0000

.tile MIB_R10C41:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0000
arc: G_URPCLK1 G_HPFE0000

.tile MIB_R10C50:EBR_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C77:EBR_SPINE_UR1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R10C90:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R1C33:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C34:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C43:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C47:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C48:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C49:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C57:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R21C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R21C90:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R22C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R22C90:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R29C90:PICR0_DQS2
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R30C90:PICR1_DQS3
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R31C90:PICR2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R34C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R41C90:PICR0_DQS2
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R42C90:PICR1_DQS3
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R54C0:PICL1_DQS3
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R55C0:PICL2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R58C12:EBR_SPINE_LL1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R58C30:EBR_SPINE_LL0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R58C40:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0000
arc: G_LLPCLK1 G_HPFE0000

.tile MIB_R58C41:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0000
arc: G_LRPCLK1 G_HPFE0000

.tile MIB_R59C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R60C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R63C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R64C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R69C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R70C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R71C15:PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R71C16:PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R71C18:SPICB0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R71C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R71C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R71C4:EFB0_PICB0
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R71C89:BANKREF3
enum: BANK.VCCIO 3V3

.tile R11C11:PLC2
arc: W1_H02W0201 N1_V02S0201
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100

.tile R11C12:PLC2
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E3_H06W0103

.tile R11C14:PLC2
arc: H00L0000 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0201 Q2
arc: V00T0100 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C15:PLC2
arc: E3_H06E0003 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: V00T0100 V02N0501
arc: CLK0 G_HPBX0100
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q5
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C16:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: H00R0100 S1_V02N0501
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: V00B0100 S1_V02N0301
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q4
arc: H00L0000 Q0
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V00T0100 Q3
arc: V01S0100 Q7
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C17:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 H02E0301
arc: W3_H06W0103 E3_H06W0103
arc: C1 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: E1_H01E0001 Q3
arc: E1_H02E0301 Q1
arc: F1 F1_SLICE
arc: H01W0000 Q4
arc: H01W0100 F1
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00T0000
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0301 F1
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C18:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 S1_V02N0501
arc: A2 S1_V02N0701
arc: B2 E1_H02W0301
arc: C1 H00L0100
arc: C6 V02N0001
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 V02N0001
arc: D6 H00R0100
arc: E1_H01E0101 Q7
arc: E1_H02E0401 F6
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q4
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q3
arc: S1_V02S0301 F1
arc: V01S0000 Q6
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 1000100000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C19:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: H00R0100 W1_H02E0701
arc: N1_V02N0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: W1_H02W0601 V06S0303
arc: A1 H00L0100
arc: A3 H02E0501
arc: A7 Q7
arc: B1 H02E0101
arc: B3 Q3
arc: B7 H01E0101
arc: C1 S1_V02N0401
arc: C3 S1_V02N0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D3 S1_V02N0201
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 H02E0401
arc: M5 H02W0001
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 F5
arc: V01S0000 Q7
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001000110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000010000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C20:PLC2
arc: E1_H02E0401 V06S0203
arc: H00R0000 N1_V02S0601
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: H00R0100 Q5
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 H02W0601
arc: M1 H00R0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: W1_H02W0301 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: A7 S1_V02N0301
arc: C7 S1_V02N0201
arc: D7 V01N0001
arc: E3_H06E0203 F7
arc: F7 F7_SLICE
arc: V01S0100 F7
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000010100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R11C22:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H01E0001
arc: S1_V02S0401 N1_V02S0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0501 Q7
arc: H00R0100 Q5
arc: M3 H00R0000
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q3
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C23:PLC2
arc: E1_H02E0201 V06S0103
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 H02E0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0100
arc: A2 W1_H02E0701
arc: A5 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C3 H02E0401
arc: C4 E1_H02W0401
arc: C5 N1_V02S0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 H02W0201
arc: D6 V02S0401
arc: D7 F0
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F4
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: S1_V02S0101 F3
arc: S1_V02S0601 Q4
arc: S3_V06S0303 F5
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 0101000101010101
word: SLICED.K1.INIT 0011111100000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1111001111111111
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R11C24:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 H01E0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 H01E0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02N0701
arc: A5 W1_H02E0701
arc: B0 S1_V02N0301
arc: B2 H00R0000
arc: B3 V01N0001
arc: B4 H02E0301
arc: CLK0 G_HPBX0100
arc: E1_H02E0401 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0301 Q3
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C25:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E1_H01W0000
arc: A2 V02S0701
arc: A3 V02N0701
arc: A4 E1_H02W0501
arc: A7 V02S0301
arc: B2 E1_H01W0100
arc: B3 W1_H02E0101
arc: B4 H02W0301
arc: B6 H02E0301
arc: B7 F3
arc: C2 H02E0601
arc: C3 V02N0401
arc: C4 N1_V02S0001
arc: C5 V02N0001
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D2 V02S0201
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0601 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N3_V06N0303 F5
arc: S1_V02S0501 Q7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0100 F4
word: SLICEB.K1.INIT 1000101000001010
word: SLICED.K1.INIT 0011001100100011
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1110000010100000
word: SLICEC.K0.INIT 0100000000000000
word: SLICEC.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C26:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0701
arc: A3 V02S0501
arc: A4 H02W0501
arc: B0 H02W0101
arc: B7 V02N0701
arc: C0 H00R0100
arc: C3 V02N0401
arc: C4 N1_V02S0001
arc: C5 F4
arc: C7 S1_V02N0001
arc: D0 H02E0001
arc: D3 E1_H02W0001
arc: D4 W1_H02E0201
arc: D5 V00B0000
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 V00B0100
arc: S1_V02S0501 F5
arc: V01S0100 F4
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0101000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000010111110101
word: SLICED.K1.INIT 0000110000111111
word: SLICEA.K0.INIT 1100111111001010
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C27:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A6 N1_V02S0301
arc: A7 N1_V02S0301
arc: C2 N1_V02S0601
arc: C6 V02S0001
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D6 H02E0201
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0100
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000101001011111
word: SLICED.K1.INIT 1010101011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R11C28:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 V06S0203
arc: N1_V02N0101 H06W0103
arc: N3_V06N0103 S1_V02N0101
arc: V00B0100 N1_V02S0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: A0 H02W0701
arc: A1 H02W0701
arc: A3 H02W0501
arc: A4 S1_V02N0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02W0101
arc: B3 H02E0101
arc: B4 N1_V02S0501
arc: B5 H02W0101
arc: B6 N1_V02S0501
arc: B7 H02W0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 S1_V02N0601
arc: C5 E1_H02W0601
arc: C6 S1_V02N0201
arc: C7 N1_V02S0201
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H02E0701 F7
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 V00T0100
arc: N1_V01N0001 F6
arc: N1_V02N0601 F6
arc: S1_V02S0701 F5
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K1.INIT 0000001111001111
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1100110011000100
word: SLICEA.K1.INIT 1100000011000100
word: SLICEB.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 0001000110111011
word: SLICEC.K0.INIT 1110111000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R11C29:PLC2
arc: E1_H02E0401 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A2 S1_V02N0501
arc: A4 H02E0501
arc: B3 H02E0101
arc: C2 V02N0601
arc: C3 N1_V02S0401
arc: C4 V02N0001
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 V00T0100
arc: D3 V02S0201
arc: D4 S1_V02N0601
arc: E1_H02E0201 Q2
arc: E3_H06E0003 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F4
arc: N1_V02N0201 F2
arc: N3_V06N0103 Q2
arc: V01S0100 Q2
word: SLICEC.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 0000001111110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R11C30:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0701
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: B1 S1_V02N0301
arc: B4 W1_H02E0301
arc: C0 H02E0401
arc: C1 V02S0601
arc: C2 N1_V02S0601
arc: C3 V02N0401
arc: C5 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 H00L0100
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: M0 H02W0601
arc: M2 H02W0601
arc: M4 H02W0401
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V00T0000 F0
arc: V01S0000 F2
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1010101000001111
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1010101000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C31:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: W1_H02W0001 N1_V02S0001
arc: W3_H06W0103 S3_V06N0103
arc: A3 H02E0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 H02E0401
arc: C1 V02N0601
arc: C2 N1_V02S0601
arc: C4 S1_V02N0001
arc: C6 F4
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 H02E0201
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 Q4
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V00B0000 F4
arc: V00T0000 F0
arc: V01S0000 F4
arc: V01S0100 Q5
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1100111100000011
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1100111100000011
word: SLICEB.K1.INIT 1011101110001000
word: SLICED.K0.INIT 1100111100000011
word: SLICED.K1.INIT 1111111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C32:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02E0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 N1_V02S0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 W1_H02E0701
arc: A4 H02W0701
arc: A5 S1_V02N0301
arc: A6 N1_V02S0101
arc: B3 H02E0101
arc: B6 W1_H02E0101
arc: B7 W1_H02E0101
arc: C0 E1_H02W0401
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 N1_V02S0201
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: D5 N1_V02S0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q5
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0000 Q3
arc: H01W0100 F2
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H01W0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q7
arc: V01S0100 F6
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1000110110001101
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1111010100000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C33:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 E1_H01W0000
arc: V00T0000 V02S0401
arc: W1_H02W0701 W3_H06E0203
arc: A5 Q5
arc: A6 N1_V02S0101
arc: B0 H02W0301
arc: B4 H02E0301
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C34:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0303 H01E0101
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 W3_H06E0203
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 H02W0701
arc: A7 H02W0701
arc: B4 E1_H02W0301
arc: B7 E1_H02W0101
arc: C2 N1_V01N0001
arc: C3 W1_H02E0401
arc: C4 H01E0001
arc: C5 E1_H02W0401
arc: C6 V02S0201
arc: C7 H02W0601
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D2 H02W0201
arc: D3 V02S0001
arc: D4 V02S0601
arc: D5 W1_H02E0001
arc: D6 V02S0401
arc: D7 H02E0201
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q2
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0000010000010101
word: SLICED.K1.INIT 0000000101000101
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 0000111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C35:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02S0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H06W0003
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 H06W0003
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A1 S1_V02N0701
arc: A2 E1_H02W0501
arc: A3 S1_V02N0501
arc: A4 E1_H02W0701
arc: A6 W1_H02E0501
arc: A7 E1_H02W0701
arc: B0 W1_H02E0101
arc: B1 V01N0001
arc: B2 V02S0301
arc: B5 V02S0701
arc: B7 V02S0501
arc: C0 W1_H02E0401
arc: C2 E1_H02W0401
arc: C3 H00R0100
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 N1_V01S0000
arc: D3 V02S0201
arc: D4 N1_V02S0601
arc: D5 H00L0100
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q0
arc: S1_V02S0701 F5
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0011111100111111
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111010110100000
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 0000000100001011
word: SLICEB.K0.INIT 0000000101010001
word: SLICEB.K1.INIT 0000010100001111
word: SLICEA.K1.INIT 0111011100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C36:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0001
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0501 V01N0101
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 N1_V02S0301
arc: A6 H02W0701
arc: A7 S1_V02N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 V02S0101
arc: B3 H02E0301
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 H02E0301
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H02E0401
arc: C5 V00T0000
arc: C6 V02S0201
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D3 V02N0201
arc: D4 N1_V02S0401
arc: D6 V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H02E0201 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: S1_V02S0601 F4
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V01S0000 F1
arc: V01S0100 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 0000001010001010
word: SLICED.K1.INIT 0000000001001111
word: SLICEC.K1.INIT 0000110000001100
word: SLICEA.K0.INIT 0010111100000000
word: SLICEB.K1.INIT 1111000000110000
word: SLICEB.K0.INIT 1100110011001000
word: SLICEA.K1.INIT 0010000011110000
word: SLICEC.K0.INIT 0000000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C37:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 W1_H02E0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 W1_H02E0501
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: B1 H02W0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 H02E0101
arc: B5 H02E0301
arc: B6 H02E0101
arc: C0 H02E0601
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 V02S0001
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 H02E0001
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 V02S0401
arc: E1_H01E0001 Q7
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: M2 W1_H02E0601
arc: M4 H02E0401
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q7
word: SLICEB.K0.INIT 0111001101111111
word: SLICEB.K1.INIT 0100000001001100
word: SLICEC.K0.INIT 0011101101111111
word: SLICEC.K1.INIT 0000100001001100
word: SLICED.K0.INIT 0000100001001100
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000001000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C38:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 V02S0601
arc: A0 H02E0701
arc: A1 S1_V02N0501
arc: B1 V02S0101
arc: B3 V02N0101
arc: B4 H02E0101
arc: C0 H02E0601
arc: C1 F4
arc: C3 H02E0601
arc: C4 H02W0401
arc: C6 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 F0
arc: D3 V00T0100
arc: D4 H02E0201
arc: D6 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F1
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: S3_V06S0003 F3
arc: V01S0100 F6
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 1111000011000000
word: SLICEA.K1.INIT 1111111100001110
word: SLICEC.K0.INIT 0000001100001111
word: SLICEA.K0.INIT 0000101000000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R11C39:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0501
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: V00B0000 H02E0401
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 F7
arc: A2 H01E0001
arc: A4 E1_H01W0000
arc: B0 H02E0101
arc: B1 W1_H02E0101
arc: B2 E1_H01W0100
arc: B3 W1_H02E0301
arc: B7 V02S0501
arc: C0 W1_H02E0601
arc: C2 F4
arc: C3 F4
arc: C4 H02E0401
arc: C7 N1_V02S0201
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V00B0100
arc: D2 V00T0100
arc: D4 E1_H01W0100
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: M0 H02W0601
arc: M2 H02E0601
arc: M4 E1_H02W0401
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
arc: S1_V02S0501 Q7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V00B0100 F7
arc: V00T0000 F2
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111011001110
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1110111011111010
word: SLICEB.K1.INIT 0011000000110000
word: SLICEC.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C40:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 V02N0301
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0601 V02N0601
arc: B0 V02N0301
arc: C1 N1_V02S0601
arc: CE0 V02N0201
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V02N0001
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 F1
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F0
arc: V01S0100 F0
arc: W3_H06W0003 Q3
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C41:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 H02W0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0101 Q1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0101011111110111
word: SLICEA.K1.INIT 0000001010100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C42:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 H02W0401
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 H02W0501
arc: A5 H02W0701
arc: A7 F5
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H02E0101
arc: B7 H01E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 F4
arc: C3 F4
arc: C4 V02S0201
arc: C5 H02W0601
arc: C7 W1_H02E0401
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 H02E0201
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: M2 V00T0000
arc: V00T0000 F0
word: SLICEC.K1.INIT 0010000001110000
word: SLICED.K1.INIT 1111101111001000
word: SLICEB.K0.INIT 0010001000100011
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000001010001010
word: SLICEA.K0.INIT 0101011111110111
word: SLICEA.K1.INIT 0000001010100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C43:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: H00L0100 N1_V02S0301
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02E0501
arc: A1 H00L0100
arc: A2 W1_H02E0501
arc: A4 V00B0000
arc: A5 H02W0701
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H02E0301
arc: B4 V01S0000
arc: B5 H02E0301
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 F4
arc: C4 E1_H02W0401
arc: C5 H02E0601
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D4 V02S0601
arc: D5 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00T0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00B0000 Q4
arc: V01S0000 Q5
arc: V01S0100 Q4
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000100000101010
word: SLICEB.K0.INIT 1111101111001000
word: SLICEC.K1.INIT 1111101100000000
word: SLICEA.K0.INIT 0000000010101011
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C44:PLC2
arc: H00L0100 V02S0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0501
arc: A1 H00L0100
arc: A2 F5
arc: A4 N1_V02S0101
arc: A5 H02W0501
arc: B0 N1_V02S0101
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02S0501
arc: B5 W1_H02E0301
arc: C0 N1_V02S0601
arc: C1 F4
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: D0 V02N0001
arc: D1 F0
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M2 E1_H02W0601
arc: N1_V02N0001 F2
arc: W1_H02W0101 F1
word: SLICEC.K0.INIT 0101000101000000
word: SLICEA.K0.INIT 1100100001000000
word: SLICEA.K1.INIT 1100110011000100
word: SLICEC.K1.INIT 1100110100000000
word: SLICEB.K0.INIT 1010111110101100
word: SLICEB.K1.INIT 1111111111111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R11C45:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 W1_H02E0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02W0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A3 S1_V02N0501
arc: A4 N1_V01S0100
arc: B0 V00B0000
arc: B1 V00B0000
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: C0 V02S0601
arc: C1 V02S0601
arc: C3 F4
arc: C4 V00B0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 1111101100000000
word: SLICEC.K0.INIT 0001000000010011
word: SLICEA.K0.INIT 0101011111011111
word: SLICEA.K1.INIT 0000001010001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C46:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 E1_H02W0301
arc: A0 H02E0501
arc: A1 H00L0100
arc: A3 H02E0501
arc: A4 V00T0100
arc: B0 H02E0101
arc: B1 H02W0301
arc: B3 H00R0100
arc: B4 F3
arc: B5 H02W0101
arc: C0 H02E0601
arc: C1 E1_H02W0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 E1_H01E0101
arc: D0 H00R0000
arc: D1 V02N0201
arc: D3 V02S0201
arc: D4 S1_V02N0601
arc: D5 F0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: M4 H02E0401
arc: V00T0000 F0
arc: W1_H02W0101 F1
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 1111111001010100
word: SLICEC.K1.INIT 1111111111111100
word: SLICEB.K1.INIT 0000100000101010
word: SLICEA.K0.INIT 0001000000010101
word: SLICEA.K1.INIT 1010101100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C47:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A2 F5
arc: A3 F5
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A7 E1_H02W0501
arc: B2 V02N0101
arc: B4 V00B0100
arc: B5 V00B0100
arc: B7 V02S0701
arc: C2 F4
arc: C3 N1_V01N0001
arc: C4 V02S0001
arc: C5 H02E0401
arc: C7 E1_H02W0401
arc: D2 V01S0100
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 H02E0001
arc: D7 V02S0401
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M2 E1_H02W0601
arc: N1_V01N0001 F7
arc: V01S0100 F7
word: SLICEB.K0.INIT 1111001111100010
word: SLICEB.K1.INIT 1111111111111010
word: SLICEC.K0.INIT 0000000101000101
word: SLICEC.K1.INIT 0000100001001100
word: SLICED.K1.INIT 0001000000010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C48:PLC2
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0501
arc: B2 H02E0101
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: C2 F4
arc: C3 H02E0401
arc: C4 H02W0401
arc: D2 E1_H02W0201
arc: D3 F2
arc: D4 V02S0601
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 0000000101010001
word: SLICEB.K0.INIT 0001000100010011
word: SLICEB.K1.INIT 1010101100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C49:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100

.tile R11C50:PLC2
arc: E1_H02E0301 H01E0101
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H06E0203
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E1_H02W0501
arc: A4 F7
arc: A7 H02E0501
arc: B4 H02E0301
arc: B7 V02S0701
arc: C4 E1_H02W0601
arc: C7 H02E0401
arc: D4 H02W0001
arc: D7 H02W0201
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
word: SLICEC.K0.INIT 1111000010110000
word: SLICED.K1.INIT 0000000100001011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C51:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R11C52:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: V00B0000 H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A3 H02E0501
arc: A5 V00B0000
arc: B3 W1_H02E0301
arc: B5 H02W0101
arc: C3 V02S0401
arc: C5 E1_H01E0101
arc: D3 V02S0001
arc: D5 E1_H02W0001
arc: E1_H01E0101 F3
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1010101010101000
word: SLICEB.K1.INIT 0000010000010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C53:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0501
arc: A1 V02S0701
arc: A2 E1_H02W0501
arc: A3 W1_H02E0501
arc: A4 E1_H02W0701
arc: A5 H02W0701
arc: A6 F5
arc: A7 H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B5 N1_V02S0701
arc: B6 H02W0301
arc: B7 N1_V02S0701
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 V02S0601
arc: C3 E1_H02W0401
arc: C4 H02E0601
arc: C5 H02W0401
arc: C6 F4
arc: C7 V00T0100
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 H02W0201
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 F2
arc: D6 F0
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F1
arc: V00T0100 F3
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0011001100110010
word: SLICEC.K1.INIT 0011001100110010
word: SLICED.K0.INIT 1010101010100010
word: SLICEA.K0.INIT 0000100000101010
word: SLICEC.K0.INIT 0000000101000101
word: SLICEB.K1.INIT 0001000000010101
word: SLICEA.K1.INIT 0001000000010011
word: SLICEB.K0.INIT 0000001000010011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C54:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 H01E0101
arc: A1 N1_V02S0701
arc: A2 V02S0701
arc: A3 N1_V02S0701
arc: A4 V02S0101
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B3 H02E0101
arc: B4 H02W0301
arc: C1 F4
arc: C2 E1_H02W0401
arc: C3 N1_V01N0001
arc: C4 H02W0401
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F2
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1010101010101000
word: SLICEB.K1.INIT 1010101010101000
word: SLICEC.K0.INIT 0100000001001100
word: SLICEB.K0.INIT 0100000001110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C55:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 V02S0501
arc: A6 W1_H02E0701
arc: A7 V02S0301
arc: B0 H02W0301
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B6 N1_V02S0701
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C3 H02W0601
arc: C6 V00T0000
arc: C7 E1_H01E0101
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D6 E1_H02W0001
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: V00T0000 F2
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100110011001000
word: SLICED.K1.INIT 0100000001001100
word: SLICEA.K0.INIT 0000100000101010
word: SLICEB.K0.INIT 0000100000101010
word: SLICEA.K1.INIT 0000100000101010
word: SLICEB.K1.INIT 0100000001110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C56:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E3_H06E0203 H01E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100

.tile R11C57:PLC2
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 V02S0501
arc: A3 W1_H02E0701
arc: A4 H02W0701
arc: A7 W1_H02E0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C3 E1_H02W0401
arc: C4 W1_H02E0601
arc: C7 V02S0001
arc: D0 H02E0001
arc: D1 H02W0001
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0501 F7
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 0000000100110001
word: SLICEC.K0.INIT 0001000000010011
word: SLICEA.K0.INIT 0001000000010011
word: SLICEB.K1.INIT 0000001000010011
word: SLICED.K1.INIT 0000001000010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C58:PLC2
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701

.tile R11C59:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203

.tile R11C5:PLC2
arc: N1_V02N0201 E3_H06W0103

.tile R11C60:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: A1 E1_H02W0701
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: B1 E1_H01W0100
arc: B4 H02W0301
arc: B5 H02W0301
arc: C1 V02S0401
arc: C4 V02S0001
arc: C5 E1_H02W0601
arc: D1 N1_V02S0001
arc: D4 H02W0001
arc: D5 V02S0601
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000001010001010
word: SLICEA.K1.INIT 0000100000101010
word: SLICEC.K0.INIT 0000100000101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C61:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203

.tile R11C62:PLC2
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N1_V01S0000

.tile R11C63:PLC2
arc: H01W0000 E3_H06W0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E3_H06W0203

.tile R11C64:PLC2
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: W3_H06W0003 E3_H06W0003

.tile R11C65:PLC2
arc: W1_H02W0201 V02S0201
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203

.tile R11C66:PLC2
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H02W0501

.tile R11C67:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W3_H06W0203 E1_H02W0701

.tile R11C68:PLC2
arc: W1_H02W0001 V02S0001
arc: W1_H02W0501 V02S0501
arc: W3_H06W0103 E1_H01W0100

.tile R11C69:PLC2
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 N1_V01S0100
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A7 W1_H02E0701
arc: B3 W1_H02E0101
arc: B4 W1_H02E0101
arc: B7 W1_H02E0101
arc: C3 H02W0401
arc: C4 W1_H02E0401
arc: C7 V02S0001
arc: D3 V02S0201
arc: D4 V02S0401
arc: D7 E1_H02W0001
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000100000101010
word: SLICEB.K1.INIT 0000010010001100
word: SLICEC.K0.INIT 0100000001001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C70:PLC2
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E1_H02W0001

.tile R11C71:PLC2
arc: W1_H02W0001 E1_H02W0501
arc: W3_H06W0203 N1_V01S0000

.tile R11C72:PLC2
arc: W1_H02W0001 V02S0001

.tile R11C73:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0501 V02S0501

.tile R11C8:PLC2
arc: N1_V02N0601 H06W0303

.tile R11C9:PLC2
arc: N1_V02N0201 E1_H02W0201

.tile R12C12:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: W3_H06W0003 E3_H06W0303

.tile R12C14:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: H01W0100 Q1
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0601 Q4
arc: V00T0100 Q3
arc: V01S0100 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C15:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H06W0103
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q5
arc: S1_V02S0001 Q2
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0100 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C16:PLC2
arc: E1_H02E0001 H01E0001
arc: H00R0000 S1_V02N0601
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 S1_V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: A0 H02E0701
arc: A4 H02E0701
arc: B7 E1_H02W0101
arc: C4 S1_V02N0201
arc: C6 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
word: SLICEA.K0.INIT 0101010111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1100110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C17:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 N3_V06S0003
arc: V00B0100 V02N0301
arc: C2 E1_H01W0000
arc: C3 S1_V02N0601
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: E1_H02E0701 Q7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111000011111111
word: SLICEB.K1.INIT 0000111111111111
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 V02N0701
arc: A6 H02E0701
arc: A7 Q7
arc: B1 E1_H02W0101
arc: B2 F3
arc: C1 E1_H02W0601
arc: C2 H02E0401
arc: C3 V02S0401
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D2 H02W0001
arc: D3 N1_V02S0001
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0501 Q7
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0011110001010101
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000101000000000
word: SLICED.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C19:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V01N0001
arc: A1 H01E0001
arc: A4 N1_V01N0101
arc: A6 N1_V01N0101
arc: B3 Q3
arc: B4 S1_V02N0701
arc: B6 S1_V02N0501
arc: C1 V02N0601
arc: C3 V02N0601
arc: C4 S1_V02N0001
arc: C6 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D6 S1_V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: S1_V02S0501 F5
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001100
word: SLICEC.K0.INIT 0000001110000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000010000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C20:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06N0203
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02N0701
arc: A5 W1_H02E0501
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B5 F1
arc: C1 V02N0601
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D5 V02S0601
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 W1_H02E0601
arc: M1 H00L0100
arc: M2 W1_H02E0601
arc: M3 H00L0000
arc: M4 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F4
arc: V01S0000 Q3
arc: W1_H02W0101 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000010000
word: SLICEA.K0.INIT 0000000000100010
word: SLICEA.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C21:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N1_V01S0100
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: A1 F5
arc: A4 F5
arc: A5 V02S0301
arc: A7 V02N0101
arc: B1 H00R0100
arc: B4 V02S0701
arc: B6 E1_H02W0301
arc: B7 W1_H02E0301
arc: C1 V02N0401
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C6 V02S0001
arc: D1 S1_V02N0201
arc: D4 H02W0201
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0011000000000000
word: SLICEC.K0.INIT 0000111100001101
word: SLICED.K1.INIT 1000100000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 1110111111111111
word: SLICEC.K1.INIT 1010101010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R12C22:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A4 E1_H02W0701
arc: A6 E1_H02W0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B4 H01E0101
arc: B6 H01E0101
arc: C0 H00R0100
arc: C2 H00R0100
arc: C4 V00B0100
arc: C5 H01E0001
arc: C6 V00B0100
arc: C7 H01E0001
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: S1_V02S0301 F3
word: SLICED.K1.INIT 0000111100001111
word: SLICED.K0.INIT 0010001100100011
word: SLICEC.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0010001100100011
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011110101
word: SLICEA.K1.INIT 0000000010111011
word: SLICEA.K0.INIT 0000000010110001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R12C23:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02E0401
arc: V00B0100 V02S0301
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N3_V06S0303
arc: A0 H00R0000
arc: A2 W1_H02E0701
arc: B0 V02S0101
arc: B2 E1_H02W0301
arc: C0 V02S0601
arc: C2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 V02S0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000110100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C24:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A1 H02E0501
arc: A2 F7
arc: A3 V02S0501
arc: A4 V00B0000
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 H00R0000
arc: B6 V02S0501
arc: C0 V02N0401
arc: C1 W1_H02E0601
arc: C2 E1_H01W0000
arc: C3 S1_V02N0601
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: C6 V00T0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 F2
arc: D4 H02E0001
arc: D5 V02S0601
arc: D6 F0
arc: D7 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q5
arc: M0 V00T0100
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0401 F6
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 F5
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0010101010101010
word: SLICEA.K0.INIT 1111101000000000
word: SLICEB.K1.INIT 0000000001000101
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C25:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V01N0001
arc: A0 N1_V02S0501
arc: A1 F5
arc: A2 F7
arc: A3 V02N0501
arc: A4 W1_H02E0501
arc: A5 F7
arc: A6 V02S0101
arc: A7 E1_H02W0501
arc: B0 H01W0100
arc: B1 S1_V02N0101
arc: B2 H02W0301
arc: B4 H02W0101
arc: B6 F3
arc: C0 V02S0601
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 E1_H02W0401
arc: C4 H02E0601
arc: C5 V00T0000
arc: C6 F4
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D2 W1_H02E0001
arc: D3 V02S0001
arc: D4 S1_V02N0601
arc: D5 E1_H01W0100
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0000 F1
arc: H01W0100 F2
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0401 F6
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0100 F4
arc: W1_H02W0701 Q7
word: SLICEA.K1.INIT 0000000000010101
word: SLICED.K0.INIT 0100110000000000
word: SLICEC.K1.INIT 0000101010101010
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0100110000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0101000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C26:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: A1 F5
arc: A2 W1_H02E0501
arc: A5 S1_V02N0101
arc: A7 W1_H02E0701
arc: B1 H00R0100
arc: B2 V02N0101
arc: B5 F3
arc: B7 V02S0701
arc: C1 W1_H02E0401
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C5 H01E0001
arc: C7 V00T0000
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 F0
arc: D3 W1_H02E0001
arc: D5 V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: M0 H02W0601
arc: N3_V06N0003 F3
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V01S0000 F7
word: SLICEC.K1.INIT 1110001000000000
word: SLICEB.K1.INIT 0000111111111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1000110011001100
word: SLICEB.K0.INIT 1101110111011000
word: SLICED.K1.INIT 0011000100010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C27:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0203 H06W0203
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02N0501
arc: A3 V00B0000
arc: A4 N1_V01N0101
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 N1_V01N0101
arc: B0 E1_H01W0100
arc: B2 H02W0101
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V00B0100
arc: C0 H02E0401
arc: C2 V02S0401
arc: C3 W1_H02E0601
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: D0 W1_H02E0001
arc: D2 V02S0201
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 E1_H01W0100
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: M0 V00T0000
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0100 F7
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 0000110000000000
word: SLICED.K0.INIT 0000000001010001
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1100110010000000
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C28:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02W0001
arc: H00R0100 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 H01E0001
arc: V00B0000 W1_H02E0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 N1_V02S0701
arc: A1 V01N0101
arc: A2 F7
arc: A3 V01N0101
arc: A5 E1_H01W0000
arc: A6 H02W0701
arc: A7 H02W0501
arc: B1 E1_H01W0100
arc: B2 H00L0000
arc: B3 H02W0301
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 S1_V02N0601
arc: C2 H00R0100
arc: C3 S1_V02N0601
arc: C5 E1_H02W0401
arc: C6 H02E0401
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F0
arc: D2 V02N0001
arc: D3 H02W0001
arc: D5 H02E0201
arc: D6 V01N0001
arc: D7 F0
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
arc: V01S0100 F7
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000001000001010
word: SLICED.K0.INIT 0111000001110111
word: SLICEA.K0.INIT 0000101010101010
word: SLICED.K1.INIT 0010001000000000
word: SLICEB.K0.INIT 1110101010101010
word: SLICEA.K1.INIT 1110110011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000100011111000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C29:PLC2
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N3_V06S0203
arc: A0 H01E0001
arc: A2 S1_V02N0701
arc: A4 F7
arc: A5 S1_V02N0101
arc: A6 F7
arc: B0 S1_V02N0101
arc: B3 H02E0301
arc: B5 H01E0101
arc: B6 V01S0000
arc: C0 H02W0401
arc: C2 H00L0000
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C5 H02W0401
arc: C6 V02N0201
arc: C7 H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 E1_H02W0201
arc: D4 W1_H02E0001
arc: D5 H00R0100
arc: D6 V02S0401
arc: D7 H02W0001
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F5
arc: LSR0 W1_H02E0501
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 F0
arc: S1_V02S0201 Q2
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: V01S0000 Q2
arc: V01S0100 F7
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101011110000
word: SLICED.K0.INIT 0111011100000111
word: SLICEB.K1.INIT 0011001100001111
word: SLICEC.K1.INIT 1100110010000000
word: SLICEA.K0.INIT 1101010100000000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R12C30:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 W1_H02E0701
arc: B3 S1_V02N0101
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 V02S0001
arc: CE0 V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D5 V02S0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q1
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: M1 V01S0100
arc: M2 H02W0601
arc: M3 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0301 Q3
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F5
arc: V01S0100 F2
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 0000111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C31:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: H00R0100 V02S0501
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 V01N0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 H06W0103
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0701
arc: A2 H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: C1 S1_V02N0401
arc: C3 H02E0601
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F0
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 1100110001010101
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1100110001010101
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C32:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N1_V01S0000
arc: A0 H02E0701
arc: A1 H02E0701
arc: A5 E1_H02W0501
arc: B1 H02E0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: C0 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: CE1 V02S0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 V00B0100
arc: D5 H02W0201
arc: E1_H01E0101 F5
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0100 F2
arc: M0 H02E0601
arc: M2 H02E0601
arc: M3 H01W0100
arc: M6 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: V01S0100 Q6
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1010000010101111
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1100000011001111
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 0101010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C33:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N3_V06N0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0501
arc: W1_H02W0201 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A2 S1_V02N0701
arc: B1 V02N0301
arc: C0 V02S0401
arc: C1 H02E0601
arc: C2 H02W0601
arc: C4 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D4 V02N0401
arc: E1_H01E0001 F0
arc: E1_H02E0501 Q5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: M0 W1_H02E0601
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S3_V06S0203 F4
word: SLICEB.K0.INIT 1111111110100000
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R12C34:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0401 H01E0001
arc: W3_H06W0103 E1_H02W0101
arc: A1 H02E0501
arc: A2 F7
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02N0301
arc: C1 H00L0000
arc: C2 V02N0601
arc: C5 S1_V02N0201
arc: C7 S1_V02N0001
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D5 V01N0001
arc: D7 H00R0100
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: M0 V00T0000
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0201 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S3_V06S0203 F4
arc: V01S0100 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110011001000
word: SLICEC.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111110000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100110011101100
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R12C35:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: N1_V02N0301 N1_V01S0100
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0000
arc: A2 H02W0701
arc: A7 H02E0701
arc: B2 V02N0301
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C2 V02N0401
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 V02N0001
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 E1_H02W0001
arc: D4 H01W0000
arc: D5 E1_H02W0201
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0203 F4
arc: S1_V02S0201 Q0
arc: S1_V02S0701 F5
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0001000100000011
word: SLICEA.K0.INIT 0000010101010101
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000110001000100
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0000111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A2 V02N0501
arc: A3 V02N0501
arc: A6 V02N0301
arc: B0 H00R0100
arc: B1 V01N0001
arc: B3 F1
arc: B5 H02E0301
arc: B6 V02N0701
arc: C0 W1_H02E0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 V02N0001
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 E1_H02W0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: S3_V06S0003 Q0
arc: V00B0000 F6
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 1111001100000000
word: SLICEA.K0.INIT 1110101000000000
word: SLICED.K0.INIT 0000101000001000
word: SLICEA.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1111101010101010
word: SLICEB.K1.INIT 1111001010100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C37:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H06E0203
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0303 E1_H01W0100
arc: V00T0100 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A4 V02N0101
arc: A5 Q5
arc: B2 V02N0301
arc: B3 H01W0100
arc: B6 H01E0101
arc: C2 H00L0000
arc: C3 S1_V02N0401
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 H01E0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: V00T0000 F2
arc: V01S0000 F4
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1100111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R12C38:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 H02E0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 V02N0701
arc: A4 E1_H02W0501
arc: A5 S1_V02N0101
arc: B1 V01N0001
arc: B2 V02N0101
arc: B4 V01S0000
arc: B5 E1_H02W0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 W1_H02E0401
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C5 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 H01E0101
arc: D4 V01N0001
arc: D5 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 F2
arc: V00B0000 F4
arc: V00T0100 F3
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0001 F0
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0010001000110000
word: SLICEC.K1.INIT 0000000000001110
word: SLICEA.K1.INIT 0000000011100010
word: SLICEB.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0011110011110000
word: SLICEA.K0.INIT 1111111110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C39:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0100 V02S0701
arc: N1_V02N0601 H02E0601
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 F7
arc: A1 F7
arc: A3 S1_V02N0701
arc: A4 V02N0101
arc: A5 H02W0701
arc: A7 H02E0701
arc: B0 V02S0301
arc: B1 W1_H02E0301
arc: B3 H02W0101
arc: B4 V02N0701
arc: B5 H01E0101
arc: C0 V02S0601
arc: C2 H02E0601
arc: C3 F4
arc: C4 V02N0201
arc: C5 H02W0401
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 V02N0601
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: E1_H02E0401 Q6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0303 Q6
arc: V00T0000 F0
arc: V01S0100 Q1
arc: W1_H02W0401 Q6
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000011001010
word: SLICEB.K1.INIT 0000010100000100
word: SLICEA.K0.INIT 1111111011001110
word: SLICEA.K1.INIT 0010001000100010
word: SLICEC.K1.INIT 0001000100010000
word: SLICED.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V01N0101
arc: A0 H00L0100
arc: A2 H02W0701
arc: A3 S1_V02N0701
arc: A7 W1_H02E0701
arc: B0 V02S0301
arc: B2 V02S0101
arc: B3 V02N0101
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: C2 E1_H01W0000
arc: C3 V02N0601
arc: C7 V02S0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 E1_H02W0201
arc: D3 H00R0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: V00B0100 F7
arc: V00T0100 F3
arc: V01S0100 F7
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 0001000100010000
word: SLICEA.K0.INIT 1111110111101100
word: SLICEA.K1.INIT 0000111100000000
word: SLICED.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 0000001101000111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R12C41:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: H01W0000 W3_H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0101110101111111
word: SLICEA.K1.INIT 0000100000101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C42:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 W1_H02E0001
arc: H00R0100 V02N0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: A2 V02S0701
arc: A3 V02S0501
arc: B1 H01W0100
arc: B2 H02W0301
arc: B3 V02S0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 H01E0101
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: V01S0000 F0
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q5
word: SLICEB.K1.INIT 1111101111001000
word: SLICEB.K0.INIT 0000000100100011
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R12C43:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 V02N0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A1 H00R0000
arc: A2 H02W0501
arc: A3 W1_H02E0701
arc: A4 V00T0100
arc: A5 E1_H01W0000
arc: A6 V02S0301
arc: B0 S1_V02N0101
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 F3
arc: B5 W1_H02E0301
arc: B6 W1_H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 E1_H02W0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 H01E0101
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 V00B0000
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 Q3
arc: M0 H02E0601
arc: M3 H02W0201
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F0
arc: V00B0000 F4
arc: V00T0000 F2
arc: V01S0100 Q6
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 1111110100000000
word: SLICEB.K0.INIT 1101110110001000
word: SLICEC.K0.INIT 1111101011011000
word: SLICED.K0.INIT 1010001010000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1011100010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C44:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02W0201
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: A1 H00L0000
arc: A2 V01N0101
arc: A4 H02W0701
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H02E0301
arc: C1 V02N0401
arc: C2 F4
arc: C3 F4
arc: C4 H02E0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02W0001
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V02N0001 F2
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1011101110111000
word: SLICEB.K1.INIT 1111111111111100
word: SLICEC.K0.INIT 0000010000000111
word: SLICEA.K1.INIT 1011101010001010
word: SLICEA.K0.INIT 1010101011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R12C45:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: S1_V02S0001 E1_H02W0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 H01E0001
arc: A6 F7
arc: A7 V02S0101
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 V02N0601
arc: C6 H02W0601
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D6 H00R0100
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1111110100000000
word: SLICED.K0.INIT 1111110010111000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C46:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0601 V06S0303
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: LSR0 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S3_V06S0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C47:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V06S0003

.tile R12C6:PLC2
arc: N1_V02N0001 E3_H06W0003

.tile R13C13:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 V02N0701
arc: CLK0 G_HPBX0100
arc: H01W0100 Q1
arc: M1 H00R0100
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C14:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q6
arc: M1 H02W0001
arc: M2 V00B0000
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 Q2
arc: V00B0100 Q5
arc: V01S0000 Q1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C15:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02N0101
arc: A0 E1_H02W0701
arc: A1 H02E0501
arc: B0 V02S0101
arc: B1 H00R0100
arc: C0 H02W0401
arc: C1 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00R0000 Q4
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0501 Q7
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q5
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000110001011100
word: SLICEA.K1.INIT 0000110001011100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C16:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: S3_V06S0103 H06W0103
arc: V00B0100 S1_V02N0101
arc: W1_H02W0401 V06N0203
arc: A3 V02S0501
arc: A4 H02E0701
arc: C0 V02N0401
arc: C2 H00R0100
arc: C4 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D4 S1_V02N0601
arc: D6 H00R0100
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C17:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 S1_V02N0701
arc: A5 S1_V02N0301
arc: C4 E1_H02W0601
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D4 V01N0001
arc: D5 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000011111111
word: SLICEC.K1.INIT 0101010100001111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C18:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: A0 V02N0501
arc: A2 S1_V02N0701
arc: A3 V00B0000
arc: A4 S1_V02N0101
arc: A5 Q5
arc: A6 F5
arc: B0 V02S0301
arc: B2 S1_V02N0301
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: B6 S1_V02N0501
arc: C0 F4
arc: C2 W1_H02E0601
arc: C3 N1_V01S0100
arc: C4 V02S0201
arc: C5 N1_V02S0201
arc: C6 E1_H02W0601
arc: C7 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02N0001
arc: D3 N1_V02S0201
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 W1_H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F0
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M1 H00L0100
arc: M4 H02W0401
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: S1_V02S0101 F3
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00B0000 Q4
arc: V00T0100 F3
arc: V01S0000 Q4
arc: V01S0100 Q5
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q4
word: SLICEC.K1.INIT 0000000010000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000100000000000
word: SLICEB.K0.INIT 0011000001110100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C19:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02S0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 N1_V01S0100
arc: A0 F7
arc: A3 F5
arc: A4 V02S0301
arc: A5 V02N0101
arc: A6 F5
arc: A7 V02N0301
arc: B3 E1_H02W0301
arc: B4 W1_H02E0301
arc: B5 V02N0501
arc: B6 H02E0101
arc: B7 V02N0701
arc: C3 S1_V02N0401
arc: C4 V01N0101
arc: C5 S1_V02N0201
arc: C6 W1_H02E0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 F0
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H01W0000 F7
arc: M0 W1_H02E0601
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q4
arc: V01S0000 F7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001001100
word: SLICED.K1.INIT 0000000000000100
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICEC.K0.INIT 0000000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R13C20:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: H00L0000 V02N0201
arc: H00L0100 H02W0101
arc: H00R0100 H02W0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 H01E0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: A1 F5
arc: A4 V02S0101
arc: A5 Q5
arc: A6 F7
arc: A7 W1_H02E0701
arc: B1 H00R0100
arc: B4 W1_H02E0301
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 W1_H02E0301
arc: C1 V02N0401
arc: C4 W1_H02E0601
arc: C5 H02E0401
arc: C6 F4
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D4 H02E0001
arc: D5 S1_V02N0601
arc: D6 V02S0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 H02W0601
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: N1_V02N0701 Q5
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S3_V06S0303 Q5
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000100000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101111111111111
word: SLICED.K1.INIT 0000000000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C21:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 N3_V06S0203
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: A1 W1_H02E0701
arc: A3 W1_H02E0701
arc: B1 E1_H02W0301
arc: B3 E1_H02W0101
arc: C1 H02W0601
arc: C2 H02W0401
arc: C3 H02W0401
arc: C6 H02W0601
arc: C7 V02N0001
arc: D0 V02N0001
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 H01E0101
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 H02W0201
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00T0000
word: SLICEC.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1100100111000011
word: SLICEB.K0.INIT 1111000000001111
word: SLICEA.K1.INIT 0011100100110011
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K0.INIT 1111000000001111
word: SLICED.K1.INIT 1111000000001111
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R13C22:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06E0303
arc: V00B0000 V02N0001
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: A0 V01N0101
arc: A2 S1_V02N0501
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 V02S0101
arc: B2 V02N0301
arc: B3 V02S0301
arc: B4 W1_H02E0301
arc: B5 H01E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0601 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: MUXCLK3 CLK0
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 N3_V06S0003
arc: H00R0100 V02S0701
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: A5 H02W0501
arc: A6 F5
arc: B4 V02S0501
arc: B6 V00B0100
arc: B7 H02E0301
arc: C3 F4
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: C6 V02S0201
arc: C7 V02N0001
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 W1_H02E0001
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0601 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F7
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V01S0100 F3
word: SLICEC.K0.INIT 0000001100000000
word: SLICED.K0.INIT 1000001001000001
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 1010000010101111
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R13C24:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N1_V01S0100
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 V02N0101
arc: A7 V02S0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: B5 H01E0101
arc: B7 V02N0501
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 H02W0401
arc: C7 V02S0201
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 H02E0601
arc: N3_V06N0103 F1
arc: S1_V02S0101 F1
arc: V00B0100 F7
arc: V01S0000 F7
word: SLICEC.K0.INIT 1010000001010000
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K1.INIT 1000011110110100
word: SLICEB.K1.INIT 1111111010101110
word: SLICEB.K0.INIT 1110111010101110
word: SLICEA.K1.INIT 0101000010101010
word: SLICEA.K0.INIT 0000000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R13C25:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 V02S0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0401 V06S0203
arc: A0 F7
arc: A1 F7
arc: A3 V02S0501
arc: A6 V00T0100
arc: A7 V02S0101
arc: B1 H02W0301
arc: B3 E1_H02W0101
arc: B6 V02S0501
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C3 N1_V02S0401
arc: C6 V02N0001
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D3 S1_V02N0001
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 F0
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V01S0000 F6
arc: V01S0100 Q7
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000010110101111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000000100011
word: SLICEA.K0.INIT 0000000010101111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C26:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06S0103
arc: H00L0000 V02S0001
arc: H00R0100 H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 N3_V06S0203
arc: A0 H00L0100
arc: A1 V02N0501
arc: A2 V02S0501
arc: A3 E1_H02W0701
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: B0 E1_H02W0101
arc: B2 H02W0301
arc: B4 V02N0501
arc: B5 V02S0701
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 H01E0001
arc: C5 V00B0100
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 N1_V02S0401
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0301 F1
arc: N3_V06N0103 F1
arc: V01S0100 F6
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111001100000011
word: SLICEB.K1.INIT 0101010111110000
word: SLICEA.K0.INIT 1010111110101100
word: SLICEB.K0.INIT 0000101111111011
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0101010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R13C27:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0401
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02S0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V01N0001
arc: A1 V02S0701
arc: A3 F5
arc: A4 V02N0101
arc: A5 E1_H02W0701
arc: A6 W1_H02E0501
arc: A7 H00L0000
arc: B0 H02E0101
arc: B1 V02N0301
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B6 S1_V02N0701
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 H02W0401
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 H02W0601
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F2
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 F2
arc: D6 F2
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 F6
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: V00B0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0401 F4
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000110111011101
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0011110011110000
word: SLICEC.K1.INIT 1000101011001111
word: SLICED.K1.INIT 1100101000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0001001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R13C28:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 V01N0101
arc: V00B0000 H02E0401
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0701
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 V02S0101
arc: A5 V02N0101
arc: A6 V02S0301
arc: A7 F5
arc: B0 H01W0100
arc: B1 H02E0301
arc: B2 E1_H01W0100
arc: B3 V02N0301
arc: B4 V02S0501
arc: B5 V02N0701
arc: B6 V01S0000
arc: C0 H00R0100
arc: C1 N1_V01S0100
arc: C2 V02S0401
arc: C3 V02N0401
arc: C4 W1_H02E0601
arc: C5 V00T0000
arc: C6 Q6
arc: C7 H02W0401
arc: CE0 V02N0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 H02W0201
arc: D3 H00R0000
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0101 F6
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F3
arc: V01S0000 Q1
word: SLICEB.K0.INIT 1000000010101010
word: SLICED.K0.INIT 1010111100100011
word: SLICEC.K0.INIT 1111000011111011
word: SLICEA.K1.INIT 1111001111110000
word: SLICEA.K0.INIT 1111111110100010
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0010101000000000
word: SLICED.K1.INIT 0000010101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R13C29:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: A1 N1_V02S0701
arc: A2 V02N0701
arc: A6 V02S0301
arc: B1 S1_V02N0101
arc: B2 V02N0301
arc: B4 W1_H02E0101
arc: B6 V02N0501
arc: C1 W1_H02E0601
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C6 S1_V02N0201
arc: C7 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 H02E0001
arc: D4 H00R0100
arc: D6 V01N0001
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F7
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0701 F7
arc: V00B0000 F6
arc: W1_H02W0201 F0
arc: W1_H02W0401 Q4
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0011001000100010
word: SLICED.K0.INIT 0010001110101111
word: SLICEC.K0.INIT 1111111111000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C30:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 V06S0103
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0701
arc: W1_H02W0501 N3_V06S0303
arc: A0 W1_H02E0701
arc: B0 V02N0301
arc: B1 E1_H01W0100
arc: B2 V02S0301
arc: B3 E1_H02W0301
arc: B4 W1_H02E0101
arc: C1 H02W0601
arc: C2 S1_V02N0601
arc: C3 V02S0601
arc: C4 W1_H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F3
arc: H01W0100 F1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0601 F4
arc: N3_V06N0003 F0
arc: N3_V06N0203 Q4
arc: S1_V02S0301 Q1
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R13C31:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0303 E3_H06W0303
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0003
arc: A1 S1_V02N0701
arc: A3 H01E0001
arc: A6 V02N0101
arc: A7 V00T0100
arc: B0 H02W0101
arc: B3 H02E0101
arc: B6 H02E0301
arc: B7 V02N0501
arc: C0 H02E0601
arc: C1 E1_H01W0000
arc: C3 H02E0401
arc: C6 H01E0001
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D3 H02E0001
arc: D6 H02E0201
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: S1_V02S0401 F6
arc: V00B0100 F7
arc: V01S0000 F2
arc: V01S0100 F0
word: SLICED.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C32:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02E0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N3_V06S0203
arc: A4 V02N0101
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: B4 H02W0301
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C4 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D4 H02E0201
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: M0 H02E0601
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: W1_H02W0101 Q3
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1100110000001111
word: SLICEC.K0.INIT 0001000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R13C33:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: H00L0000 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 W3_H06E0303
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: B0 H02W0101
arc: B2 W1_H02E0301
arc: B3 V02N0301
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02E0601
arc: M4 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C34:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 V02N0501
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E3_H06W0103
arc: A6 V02S0301
arc: A7 V02N0101
arc: B2 V02N0301
arc: B4 E1_H02W0101
arc: B6 V02N0701
arc: C3 H02E0401
arc: C6 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 V01S0100
arc: D3 H02E0201
arc: D4 H00R0100
arc: D6 V01N0001
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F3
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: S1_V02S0601 Q4
arc: S3_V06S0003 F3
arc: V01S0000 Q2
word: SLICEC.K0.INIT 1100110011111111
word: SLICEB.K0.INIT 1100110011111111
word: SLICED.K0.INIT 1111111111011100
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R13C35:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02S0201
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A2 W1_H02E0701
arc: A3 H01E0001
arc: A4 V02S0301
arc: A5 E1_H01W0000
arc: B0 H02E0101
arc: B1 H01W0100
arc: B4 F3
arc: B5 W1_H02E0301
arc: C0 W1_H02E0401
arc: C1 H00L0000
arc: C2 W1_H02E0601
arc: C4 V01N0101
arc: C5 F4
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02E0201
arc: D2 N1_V02S0201
arc: D3 V00T0100
arc: D4 E1_H02W0201
arc: D5 V02S0401
arc: D6 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 F2
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111110011001100
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1100000011100000
word: SLICEC.K1.INIT 0011001000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R13C36:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02N0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 E1_H02W0401
arc: A0 H00L0000
arc: A1 H02E0701
arc: A3 H02E0701
arc: A6 V02N0301
arc: A7 E1_H02W0501
arc: B0 V00T0000
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H01E0101
arc: B6 F3
arc: B7 V02S0701
arc: C0 E1_H02W0601
arc: C4 V02S0001
arc: C6 V00T0100
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 H02E0001
arc: D4 F2
arc: D6 V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR0 V00B0000
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F4
arc: N1_V02N0501 Q5
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0601 F4
word: SLICEB.K1.INIT 0000000000100010
word: SLICEA.K1.INIT 0000000010001000
word: SLICEB.K0.INIT 1100110000110011
word: SLICEC.K0.INIT 1100001100000000
word: SLICEA.K0.INIT 0010000000000010
word: SLICED.K1.INIT 1111111011001100
word: SLICED.K0.INIT 1010001010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C37:PLC2
arc: E1_H02E0601 V02S0601
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 W3_H06E0203
arc: A2 V02N0701
arc: A3 V00B0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: C0 H00L0100
arc: C1 V02N0401
arc: C3 V02N0401
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V01S0100
arc: D2 H00R0000
arc: D3 V00T0100
arc: E1_H01E0001 Q6
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F0
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V00T0000 F2
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R13C38:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: A3 H01E0001
arc: A4 W1_H02E0701
arc: A7 V00T0100
arc: B0 N1_V02S0301
arc: B1 V00B0000
arc: B3 V01N0001
arc: B4 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02W0401
arc: C3 H00L0000
arc: C4 V02S0001
arc: C7 H02E0601
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 F2
arc: D4 F2
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q4
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: S1_V02S0201 F2
arc: V00B0000 Q4
arc: V00T0000 F0
arc: V01S0000 Q4
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 0000101000001100
word: SLICED.K1.INIT 0011000000100010
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R13C39:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H06E0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E1_H02W0001
arc: A0 H02W0501
arc: B5 E1_H02W0101
arc: B6 V02S0701
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C40:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A5 V02N0301
arc: B5 H00L0000
arc: C4 H02E0601
arc: C5 V02S0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D4 E1_H02W0201
arc: D5 W1_H02E0201
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: V01S0100 Q4
word: SLICEC.K1.INIT 1010000011000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C41:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 V01N0101
arc: A2 V00T0000
arc: A4 V00B0000
arc: B0 V01N0001
arc: B2 H00R0000
arc: B4 H02W0101
arc: C0 V02N0601
arc: C2 W1_H02E0401
arc: C4 V00B0100
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V02N0001
arc: D4 H02E0201
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1010000011000000
word: SLICEA.K0.INIT 1110111011110000
word: SLICEB.K0.INIT 1111110010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 F7
arc: A5 V00T0000
arc: A7 V00T0100
arc: B5 V02S0701
arc: B7 W1_H02E0301
arc: C0 V02N0401
arc: C1 V02N0601
arc: C5 H02E0601
arc: C7 H02E0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D5 V00B0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: W1_H02W0001 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 1110001010101010
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1010101011100010
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C43:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W3_H06W0303 N1_V01S0100
arc: A0 F5
arc: A3 H02E0701
arc: A5 H02E0701
arc: A7 V02S0301
arc: B1 H02W0101
arc: B3 V02N0101
arc: B5 H00L0000
arc: B7 E1_H02W0101
arc: C0 V02N0601
arc: C1 H00L0100
arc: C3 N1_V01N0001
arc: C5 V00T0000
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D3 V02S0001
arc: D5 V00B0000
arc: D7 E1_H02W0201
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 1110010011001100
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1101100011110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K1.INIT 1110111101000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C44:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: H00L0100 S1_V02N0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H02W0001
arc: W3_H06W0303 E1_H01W0100
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H00L0100
arc: M2 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0301 Q1
arc: W1_H02W0201 Q2
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C45:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H01W0000
arc: A0 W1_H02E0701
arc: B0 H02W0301
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1010101011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R13C46:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00R0100 V02N0701
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0501 N3_V06S0303
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: A0 F5
arc: A1 F5
arc: A4 V02S0301
arc: A5 V02S0301
arc: B1 Q1
arc: B2 W1_H02E0301
arc: C0 H00L0000
arc: C2 F4
arc: C4 V02N0201
arc: C5 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 Q2
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q2
arc: S1_V02S0601 F4
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K0.INIT 0000101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R13C47:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 V02S0001
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: C0 V02N0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C48:PLC2
arc: H00R0100 H02W0501
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0401
arc: B0 W1_H02E0301
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R13C49:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 N3_V06S0303

.tile R13C53:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R13C59:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R13C65:PLC2
arc: W3_H06W0003 V06S0003

.tile R14C13:PLC2
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02N0301
arc: V00B0100 V02S0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q6
arc: H00R0100 Q5
arc: M0 V00T0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 Q3
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C14:PLC2
arc: E1_H02E0401 V01N0001
arc: H00L0100 V02N0301
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0501 H06W0303
arc: A0 V02N0701
arc: B0 E1_H02W0301
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0401 Q4
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000110001011100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C15:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V06S0203
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: V00B0000 V02S0001
arc: B4 V02S0701
arc: C0 V02N0401
arc: C4 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0011001100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C16:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 E1_H02W0301
arc: A4 H02E0701
arc: C0 H02E0401
arc: C4 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C17:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02S0701
arc: A3 V02S0701
arc: B1 V01N0001
arc: B3 Q3
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D3 H02W0201
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q3
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0401 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100010000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C18:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06N0103
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 V01N0101
arc: H00L0100 H02W0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V06N0303
arc: A4 N1_V01N0101
arc: A6 F7
arc: A7 H02W0501
arc: B0 H00R0100
arc: B3 Q3
arc: B4 V02S0701
arc: B6 N1_V02S0501
arc: B7 H02W0101
arc: C0 V02N0601
arc: C3 V02N0601
arc: C4 V00T0100
arc: C6 N1_V02S0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 H02W0201
arc: D4 V02N0401
arc: D6 E1_H01W0100
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q5
arc: S1_V02S0101 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111100111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111001111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C19:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 S1_V02N0501
arc: A1 V02S0501
arc: A2 V02S0701
arc: A4 F5
arc: A5 V02N0301
arc: A6 V02N0101
arc: A7 V00T0100
arc: B0 W1_H02E0301
arc: B2 W1_H02E0101
arc: B4 N1_V02S0701
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 V02S0601
arc: C1 N1_V02S0401
arc: C2 S1_V02N0601
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 S1_V02N0001
arc: D2 N1_V01S0000
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0000 F6
arc: H01W0100 F7
arc: M2 V00B0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
word: SLICED.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000000100000000
word: SLICEC.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0111011101111111
word: SLICEA.K1.INIT 0000111101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C20:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 N3_V06S0103
arc: H00R0100 N1_V02S0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 N1_V01S0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V06S0303
arc: A0 F5
arc: A1 H02E0701
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 V02S0301
arc: A5 W1_H02E0501
arc: A6 V02S0101
arc: A7 V02N0301
arc: B0 H01W0100
arc: B1 H02E0301
arc: B2 F1
arc: B3 V02N0101
arc: B4 S1_V02N0501
arc: B5 V02N0501
arc: B6 V02S0501
arc: B7 H02E0301
arc: C0 F4
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 H00R0100
arc: C4 E1_H01E0101
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 F0
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F2
arc: M2 V00B0000
arc: M4 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0201 F0
arc: S1_V02S0101 F1
arc: S1_V02S0701 F7
arc: S3_V06S0103 F1
arc: V00B0000 Q4
arc: V00T0000 Q2
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000010000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0011000001110100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 V02N0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 N1_V02S0401
arc: A1 V01N0101
arc: A4 H02W0501
arc: A5 H02W0701
arc: A6 H02W0701
arc: A7 H02W0701
arc: B1 E1_H01W0100
arc: B5 E1_H02W0301
arc: C0 E1_H01W0000
arc: C1 H00R0100
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 V01N0101
arc: D1 V02N0201
arc: D4 E1_H01W0100
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
word: SLICEA.K1.INIT 0011100100110011
word: SLICED.K0.INIT 1010101001010101
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0000111100001111
word: SLICED.K1.INIT 1010101001010101
word: SLICEA.K0.INIT 0000111100001111
word: SLICEC.K1.INIT 1100100110011001
word: SLICEC.K0.INIT 1010101001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R14C22:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: V00B0100 V02N0101
arc: A0 V02N0701
arc: A1 F7
arc: A2 F5
arc: A3 H02E0701
arc: A6 V02S0301
arc: A7 V02S0101
arc: B0 W1_H02E0301
arc: B2 H00R0100
arc: B6 V02S0501
arc: C0 V02N0401
arc: C1 H02E0401
arc: C2 N1_V02S0601
arc: C3 N1_V02S0401
arc: C5 V02S0001
arc: C6 W1_H02E0601
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 V02N0201
arc: D5 V02S0401
arc: D6 H02E0001
arc: D7 V01N0001
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: N3_V06N0003 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 1111101000001010
word: SLICED.K1.INIT 0101111111110000
word: SLICEB.K1.INIT 0000010100001111
word: SLICEB.K0.INIT 0110110000111001
word: SLICEA.K0.INIT 0000110001011100
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R14C23:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0501
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V06S0303
arc: A1 H00R0000
arc: A3 V02S0501
arc: A4 H02W0701
arc: A5 H02W0501
arc: A6 H02E0701
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 V02S0101
arc: B3 V01N0001
arc: B5 S1_V02N0701
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C3 E1_H01W0000
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: C7 F4
arc: D0 V00T0100
arc: D1 V00T0100
arc: D3 V02S0001
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M2 V00T0000
arc: M4 V00B0100
arc: V00T0000 F0
arc: V01S0000 F6
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000010100001111
word: SLICEA.K0.INIT 0000111100111111
word: SLICEA.K1.INIT 0000010100010101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010011101011111
word: SLICED.K0.INIT 0101111100000000
word: SLICEC.K0.INIT 1111000010100000
word: SLICEC.K1.INIT 1111111111001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C24:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 V06N0303
arc: H00R0000 H02E0401
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401
arc: A0 N1_V02S0701
arc: A2 F5
arc: A3 V02N0501
arc: B1 H02E0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C5 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 W1_H02E0201
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 F0
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F5
arc: M2 V00B0000
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: V01S0100 Q4
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0011000000110011
word: SLICEA.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0011000000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0011000100000011
word: SLICEB.K0.INIT 1111111100010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R14C25:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H02E0701
arc: A3 H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 H02W0201
arc: D3 E1_H02W0201
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1010101010000000
word: SLICEB.K0.INIT 1010101010001010
word: SLICEA.K0.INIT 1111010111000101
word: SLICEA.K1.INIT 0000010111000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C26:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: V00T0000 H02E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 F5
arc: A5 S1_V02N0301
arc: B0 H00R0100
arc: B6 E1_H02W0301
arc: C0 H02E0601
arc: C2 H02E0401
arc: C5 V02S0201
arc: C7 N1_V02S0001
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 W1_H02E0001
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 V02S0601
arc: E1_H02E0001 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: V01S0000 F7
word: SLICED.K0.INIT 0000000011001100
word: SLICEB.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 1111010100000101
word: SLICEA.K0.INIT 0101111101011100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C27:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 V01N0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 N1_V02S0701
arc: A1 F7
arc: A5 W1_H02E0701
arc: B1 H00R0100
arc: B2 H01W0100
arc: B3 Q3
arc: B4 V02S0501
arc: B7 E1_H02W0301
arc: C1 E1_H02W0401
arc: C6 W1_H02E0401
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 Q2
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F0
arc: N1_V02N0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICED.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0011001111001100
word: SLICEB.K1.INIT 0011001100110011
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 1100100010001000
word: SLICEA.K0.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C28:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: A1 V01N0101
arc: A3 V02S0501
arc: A4 V00B0000
arc: A5 W1_H02E0701
arc: B1 V00B0000
arc: B3 N1_V02S0301
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: B7 H02W0101
arc: C1 H02E0601
arc: C3 H02E0601
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 V02N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 H00L0100
arc: D6 E1_H01W0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: N1_V02N0601 F6
arc: S1_V02S0701 F7
arc: V00B0000 Q4
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0100110001011111
word: SLICEC.K0.INIT 0011000010111000
word: SLICEC.K1.INIT 0111001001010000
word: SLICED.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R14C29:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A2 W1_H02E0701
arc: A3 H00L0100
arc: A4 W1_H02E0701
arc: A6 H00R0000
arc: B0 V02N0301
arc: B3 H02W0101
arc: B6 H02W0101
arc: B7 H01E0101
arc: C0 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 H02W0401
arc: C4 W1_H02E0401
arc: C5 H02E0601
arc: C6 H02W0401
arc: C7 H02E0601
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 Q2
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 V00B0000
arc: D6 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 Q6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0201 Q2
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1111111111000000
word: SLICEB.K0.INIT 1111101010101010
word: SLICEB.K1.INIT 0010001011110000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111101010101010
word: SLICED.K0.INIT 0010001011110000
word: SLICED.K1.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C30:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0001
arc: H00R0000 H02E0601
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: A2 E1_H02W0701
arc: A5 N1_V01N0101
arc: A7 N1_V01N0101
arc: B1 Q1
arc: B4 W1_H02E0101
arc: B5 H02E0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 E1_H02W0601
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: E1_H02E0501 F7
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N3_V06N0203 F4
arc: V01S0000 F7
arc: V01S0100 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000000001010101
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1111000111110011
word: SLICEA.K1.INIT 0000001100001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C31:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0401 W1_H02E0401
arc: V00B0100 H02W0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 V01N0101
arc: A3 S1_V02N0501
arc: B1 V02N0101
arc: B3 S1_V02N0101
arc: C1 H02E0601
arc: C3 V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D3 S1_V02N0201
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00T0100 F3
arc: V01S0000 Q5
arc: V01S0100 Q4
arc: W1_H02W0301 Q3
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C32:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 N3_V06S0003
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 H02W0701
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 W1_H02E0501
arc: B0 H02W0101
arc: C0 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0100010001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E3_H06W0103
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 F5
arc: A5 V02N0101
arc: B2 H02W0101
arc: B3 W1_H02E0301
arc: B5 F1
arc: B6 H02E0101
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 E1_H01W0000
arc: C3 V02S0401
arc: C4 W1_H02E0401
arc: C5 V00B0100
arc: C6 V02N0001
arc: C7 H02E0601
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 S1_V02N0201
arc: D2 F0
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 H02E0201
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N3_V06N0103 F1
arc: S1_V02S0301 F3
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 F3
arc: V01S0100 F6
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1111110100110001
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000011
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000010000000
word: SLICEB.K1.INIT 0000000000000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C34:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: A2 H02E0701
arc: A3 V00B0000
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: A6 V02N0301
arc: A7 H00R0000
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H01W0100
arc: B4 N1_V01S0000
arc: B5 H01E0101
arc: B7 N1_V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 E1_H01E0101
arc: C6 H01E0001
arc: C7 S1_V02N0001
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 H00R0100
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: M0 H01E0001
arc: M1 V01S0100
arc: M2 H02E0601
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0401 Q6
arc: S1_V02S0501 F5
arc: V00B0000 Q6
arc: V01S0000 F1
arc: V01S0100 F5
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0001000101010101
word: SLICED.K0.INIT 1111010111110101
word: SLICEC.K1.INIT 0000010100000001
word: SLICEA.K0.INIT 1100000011110000
word: SLICEA.K1.INIT 1100000011110000
word: SLICEB.K0.INIT 1101000010000000
word: SLICEB.K1.INIT 1010000011110000
word: SLICED.K1.INIT 0000000000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C35:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0201
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 V02S0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02S0501
arc: A1 W1_H02E0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A5 H02E0701
arc: A7 H02E0701
arc: B2 H02W0101
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 N1_V02S0501
arc: B6 H02E0301
arc: B7 V02S0701
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 N1_V02S0601
arc: C4 S1_V02N0001
arc: C6 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 H02W0201
arc: D3 W1_H02E0201
arc: D4 E1_H02W0001
arc: D5 S1_V02N0401
arc: D6 H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M4 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F6
arc: V01S0000 Q7
arc: V01S0100 F1
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1111000000110000
word: SLICEC.K1.INIT 1101110100000000
word: SLICEB.K1.INIT 0000001010001010
word: SLICED.K0.INIT 0000001100110011
word: SLICED.K1.INIT 0010001010101010
word: SLICEB.K0.INIT 0000100000101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C36:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0701
arc: A3 V02N0501
arc: A4 W1_H02E0701
arc: A6 W1_H02E0701
arc: A7 W1_H02E0701
arc: B2 H01W0100
arc: B4 N1_V02S0501
arc: B6 H02E0301
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C2 N1_V02S0401
arc: C4 V02N0201
arc: C6 H02E0601
arc: C7 N1_V02S0201
arc: D0 V01S0100
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H00L0100
arc: D6 H00L0100
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: S1_V02S0101 F1
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V01S0100 F4
word: SLICED.K0.INIT 0010001000001010
word: SLICED.K1.INIT 0000101000100010
word: SLICEC.K0.INIT 0010001000001010
word: SLICEA.K0.INIT 0101010100000101
word: SLICEA.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0000110111011101
word: SLICEB.K1.INIT 0101010111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R14C37:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H02W0601
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A4 V02S0301
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 H01W0100
arc: B4 H00R0000
arc: B6 H02W0101
arc: B7 N1_V02S0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 E1_H02W0401
arc: C3 H02W0601
arc: C4 E1_H02W0401
arc: C6 V02S0001
arc: C7 E1_H02W0401
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 H02E0201
arc: D4 V02S0601
arc: D6 N1_V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: M0 V00T0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: V01S0000 F2
arc: V01S0100 F6
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1010101000001010
word: SLICEB.K1.INIT 1010000011110000
word: SLICEC.K0.INIT 0101000000110000
word: SLICED.K0.INIT 0000010010001100
word: SLICED.K1.INIT 0101000000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C38:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 V06S0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: A0 V02N0501
arc: A2 E1_H02W0501
arc: A3 F7
arc: A4 W1_H02E0701
arc: A5 V02S0101
arc: A6 H02W0501
arc: A7 V02S0101
arc: B0 V02N0101
arc: B2 H00R0100
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 F6
arc: C1 F6
arc: C2 E1_H02W0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 H02E0201
arc: D7 H02W0201
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F4
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 H02E0601
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F0
arc: V01S0000 F2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICED.K1.INIT 0100000001001100
word: SLICEB.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 1010000011110000
word: SLICEC.K1.INIT 1010000011110000
word: SLICED.K0.INIT 0100000001001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C39:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 V01N0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: A1 H02E0501
arc: A2 V02N0501
arc: A3 W1_H02E0501
arc: A4 F5
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B0 H02E0101
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 N1_V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H02E0201
arc: D3 V02S0001
arc: D4 W1_H02E0001
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0701 F7
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q2
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0001 F0
word: SLICEB.K1.INIT 0001000010110000
word: SLICED.K1.INIT 1011000010000000
word: SLICEB.K0.INIT 0000110000001010
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICED.K0.INIT 0010011100000000
word: SLICEC.K1.INIT 0001101100000000
word: SLICEC.K0.INIT 0101010001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R14C40:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H01E0001
arc: A1 H00R0000
arc: A2 V00B0000
arc: A4 E1_H02W0701
arc: A6 V02S0101
arc: A7 H02W0501
arc: B0 H02E0301
arc: B1 H00R0100
arc: B2 W1_H02E0301
arc: B4 V02S0501
arc: B6 H02W0301
arc: B7 E1_H02W0101
arc: C0 H02E0401
arc: C1 F6
arc: C2 H00L0000
arc: C4 V02S0201
arc: C6 V02S0201
arc: C7 N1_V02S0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 W1_H02E0001
arc: D2 E1_H02W0001
arc: D4 H02E0201
arc: D6 H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V02N0701 F7
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1010000011000000
word: SLICEB.K0.INIT 1010100000001000
word: SLICEA.K0.INIT 1111110010111000
word: SLICEC.K0.INIT 0000000011001010
word: SLICED.K0.INIT 1100101000000000
word: SLICEA.K1.INIT 1111101011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C41:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A3 V02N0701
arc: A7 N1_V02S0101
arc: B1 E1_H02W0301
arc: B3 H02E0301
arc: B5 H02E0101
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 H02W0601
arc: C3 H02E0601
arc: C5 H02W0601
arc: C7 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0201
arc: D3 V00B0100
arc: D5 E1_H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 F1
word: SLICEC.K1.INIT 1111000000110000
word: SLICED.K1.INIT 1010001010000000
word: SLICEB.K1.INIT 0000000011100010
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1100000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C42:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02S0401
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02E0301
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A3 H02E0501
arc: A4 V00T0100
arc: A7 H00L0000
arc: B1 V00B0000
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 V02S0701
arc: B7 N1_V02S0701
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C2 H00R0100
arc: C4 H02E0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02W0001
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: H01W0100 Q5
arc: M2 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V00B0000 F4
arc: V00T0100 Q1
arc: V01S0000 F2
arc: V01S0100 Q1
arc: W1_H02W0301 Q1
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 1110001010101010
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1010101011100010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1010101011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C43:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: A1 F7
arc: A2 E1_H01E0001
arc: A4 V02S0101
arc: A7 W1_H02E0501
arc: B0 S1_V02N0301
arc: B1 V02S0301
arc: B3 N1_V02S0101
arc: B4 H00L0000
arc: B7 V00B0000
arc: C0 F4
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V02S0001
arc: D4 H00R0100
arc: D7 H00L0100
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M2 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 1010110011001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111101100001000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C44:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V06S0303
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 H06E0003
arc: V00B0100 H02W0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 H00L0000
arc: A3 H02W0701
arc: A5 W1_H02E0701
arc: A6 S1_V02N0101
arc: A7 N1_V01N0101
arc: B1 E1_H02W0301
arc: B2 F3
arc: B3 E1_H02W0301
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 H00R0100
arc: C2 H02W0601
arc: C3 N1_V01N0001
arc: C5 V02S0001
arc: C6 V02S0201
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02W0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0001 F5
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: S3_V06S0303 F6
arc: V01S0000 Q2
arc: W1_H02W0001 Q2
word: SLICEC.K1.INIT 1111011110000000
word: SLICED.K1.INIT 1010101011001010
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1101111110000000
word: SLICED.K0.INIT 1100101010101010
word: SLICEB.K1.INIT 1111000011011000
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
arc: A2 H01E0001
arc: B0 H02E0101
arc: B2 E1_H02W0101
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V02N0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q7
arc: V01S0100 Q5
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1010101011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C46:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 W3_H06E0303
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 N1_V01S0100
arc: V00B0000 H02W0401
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02E0501
arc: B1 Q1
arc: B2 V02N0301
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 V02S0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 W1_H02E0201
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R14C47:PLC2
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: V00T0000 V02S0401
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V02S0401
arc: W3_H06W0303 V01N0101
arc: B0 F3
arc: B2 F3
arc: B3 W1_H02E0301
arc: C0 H00L0000
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 H02E0001
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R14C48:PLC2
arc: N1_V02N0601 W1_H02E0601

.tile R14C49:PLC2
arc: W1_H02W0101 N1_V01S0100

.tile R15C12:PLC2
arc: E1_H02E0601 E1_H01W0000

.tile R15C13:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 V01N0101
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: CLK0 G_HPBX0100
arc: E1_H02E0701 Q5
arc: H00R0000 Q6
arc: H01W0000 Q4
arc: M1 H02W0001
arc: M2 H02E0601
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0301 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C14:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 H02E0701
arc: A0 V02S0501
arc: B0 H01W0100
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: E1_H01E0001 Q7
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: V00T0100 Q3
arc: V01S0000 Q6
arc: W1_H02W0001 Q0
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0000101000111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C15:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: S1_V02S0201 E1_H02W0201
arc: V00B0100 E1_H02W0701
arc: B4 S1_V02N0701
arc: C0 S1_V02N0401
arc: C4 V02N0001
arc: C6 V00B0100
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 H02E0201
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0011001100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C16:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06W0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0301
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0701 E1_H01W0100
arc: A4 H02E0701
arc: C0 H02E0401
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D4 H02W0201
arc: D6 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C17:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A3 H02W0501
arc: A5 Q5
arc: B0 V02N0101
arc: B1 V00T0000
arc: B3 Q3
arc: B5 E1_H02W0101
arc: C0 H02W0401
arc: C1 S1_V02N0601
arc: C3 N1_V02S0601
arc: C5 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H02W0201
arc: D5 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q1
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F4
arc: N1_V02N0601 Q6
arc: V01S0000 F2
arc: V01S0100 Q5
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000010000000
word: SLICEA.K0.INIT 0010001000101110
word: SLICEA.K1.INIT 0000110001011100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C18:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 V01N0001
arc: H00L0100 H02E0301
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: A0 H00R0000
arc: A4 V02S0301
arc: A5 H02E0501
arc: A6 V02S0301
arc: A7 V00T0100
arc: B3 Q3
arc: B4 N1_V02S0501
arc: B5 E1_H02W0301
arc: B6 N1_V02S0501
arc: B7 V01S0000
arc: C0 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: C5 H02E0601
arc: C6 V02N0001
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D3 H02W0201
arc: D4 N1_V02S0401
arc: D5 S1_V02N0401
arc: D6 N1_V02S0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F5
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0100 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000001000000000
word: SLICEA.K0.INIT 0000101000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0000010000000000
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 1010100010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00L0000
arc: A2 N1_V02S0701
arc: A3 V00T0000
arc: A5 H02W0501
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 Q1
arc: B2 S1_V02N0301
arc: B3 V02S0101
arc: B4 F3
arc: B5 F3
arc: B6 F3
arc: B7 F3
arc: C0 N1_V02S0601
arc: C1 N1_V01S0100
arc: C2 H02W0401
arc: C3 N1_V01S0100
arc: C4 V00B0100
arc: C5 V00B0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 N1_V01S0000
arc: D2 H01E0101
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: M1 H02E0001
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 F5
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q3
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V01S0000 F3
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 0010001000101110
word: SLICEC.K0.INIT 0000000000111111
word: SLICEC.K1.INIT 0000000000010101
word: SLICED.K0.INIT 0011001111111111
word: SLICED.K1.INIT 0000000001110111
word: SLICEB.K1.INIT 0000000000010000
word: SLICEA.K0.INIT 0000001111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R15C20:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0501
arc: A2 V02N0501
arc: A3 F5
arc: A4 H02E0701
arc: A5 V02S0301
arc: A7 V02S0101
arc: B0 W1_H02E0101
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H02E0301
arc: B5 H02E0301
arc: B7 H01E0101
arc: C0 W1_H02E0601
arc: C2 E1_H01W0000
arc: C3 F4
arc: C4 H02E0401
arc: C5 V02S0001
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 V02S0201
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0201 F0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N3_V06N0203 Q4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 Q7
arc: V00B0100 Q7
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0501 Q5
word: SLICEC.K1.INIT 0000001000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C21:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02N0101
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: A1 F7
arc: A4 H02E0501
arc: A6 S1_V02N0301
arc: A7 V02S0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H01W0100
arc: B3 Q3
arc: B4 W1_H02E0101
arc: B6 F1
arc: B7 V01S0000
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 H02E0401
arc: C6 F4
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0601
arc: D6 H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F1
arc: N1_V02N0601 F4
arc: S1_V02S0501 F7
arc: S1_V02S0701 Q7
arc: V00B0100 F7
arc: V01S0100 Q3
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000000000010011
word: SLICEB.K0.INIT 0011001111111111
word: SLICEB.K1.INIT 0000001100110011
word: SLICED.K1.INIT 0010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C22:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 H02W0101
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: A1 V02S0701
arc: A3 V02S0701
arc: A4 E1_H02W0501
arc: A5 Q5
arc: A7 F5
arc: B1 H02W0301
arc: B3 H02W0301
arc: B5 V02N0501
arc: C1 V02N0401
arc: C3 V02N0401
arc: C5 V02N0201
arc: C7 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D4 W1_H02E0001
arc: D5 V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0100 F7
arc: W1_H02W0501 Q5
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0001010101010101
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1011111111111111
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0000000001010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R15C23:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 N3_V06S0203
arc: V00B0100 V02N0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: A0 V02N0501
arc: A2 V02S0501
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: A6 W1_H02E0701
arc: A7 H00R0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H02W0301
arc: B3 V02S0101
arc: B5 F3
arc: B6 W1_H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 V02S0201
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 E1_H02W0201
arc: D3 N1_V02S0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 N1_V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 W1_H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0701 Q7
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000010100001111
word: SLICEC.K0.INIT 1111000010100000
word: SLICEB.K0.INIT 0011001100000010
word: SLICEC.K1.INIT 1110111111101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0001001100110011
word: SLICEA.K0.INIT 0000000000011111
word: SLICEA.K1.INIT 0000000000111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R15C24:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: H00R0100 H02E0701
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 N3_V06S0103
arc: A0 H02W0701
arc: A1 H02W0701
arc: B0 H01W0100
arc: B1 H01W0100
arc: B7 V02S0701
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C7 H02W0401
arc: D0 V02N0201
arc: D1 V02N0201
arc: D7 H00R0100
arc: E1_H02E0001 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 H02E0601
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICEA.K0.INIT 1101110100011101
word: SLICEA.K1.INIT 0001000100011101
word: SLICED.K1.INIT 0011001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R15C25:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 V06N0203
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 N1_V02S0501
arc: A3 H02W0701
arc: A7 H02E0501
arc: B0 V00T0000
arc: B7 F3
arc: C0 E1_H02W0401
arc: C3 V02N0401
arc: C7 H02W0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 V02S0201
arc: D7 H00R0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V00B0100 F7
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K1.INIT 0010011100000000
word: SLICEA.K0.INIT 1111111101000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C26:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: A0 H02W0501
arc: A3 V02S0501
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B3 V02S0101
arc: B5 H02E0101
arc: C0 H02E0601
arc: C1 H00R0100
arc: C2 H02W0401
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 F2
arc: D2 H02W0001
arc: D3 N1_V02S0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0101 F1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F7
arc: V00T0000 Q2
arc: W1_H02W0401 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111010001000100
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0011000000110011
word: SLICEB.K1.INIT 0001001100000010
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010100010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C27:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02E0701
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: A4 N1_V01S0100
arc: B0 H02E0101
arc: B4 H02E0101
arc: B7 H02E0101
arc: C0 N1_V01S0100
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 H00R0100
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F7
arc: S1_V02S0701 F7
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0011111100111111
word: SLICEC.K0.INIT 1111111110111011
word: SLICED.K1.INIT 0011111100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1

.tile R15C28:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 E1_H02W0101
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: A2 V02N0701
arc: A3 V00T0000
arc: A5 V02S0101
arc: A6 V00T0100
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 V01N0001
arc: B2 V02S0101
arc: B3 H01W0100
arc: B4 W1_H02E0301
arc: B5 V00B0100
arc: B6 V02N0701
arc: B7 W1_H02E0301
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 W1_H02E0601
arc: C5 E1_H01E0101
arc: C6 Q6
arc: C7 W1_H02E0601
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 Q2
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 H02W0001
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q6
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0501 F7
arc: N1_V02N0601 Q6
arc: S1_V02S0601 F4
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0000 F4
word: SLICEA.K1.INIT 1101100011011000
word: SLICEA.K0.INIT 0010001011110000
word: SLICEC.K0.INIT 0011001100000000
word: SLICEB.K0.INIT 0111001001010000
word: SLICEC.K1.INIT 0100111101000000
word: SLICED.K0.INIT 0010001011100010
word: SLICED.K1.INIT 0000110111011101
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C29:PLC2
arc: E1_H02E0301 V02S0301
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 H02E0401
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 N3_V06S0303
arc: A0 W1_H02E0701
arc: A1 H00L0100
arc: A2 V02S0501
arc: A5 V00T0100
arc: A7 H02E0701
arc: B1 V02N0101
arc: B2 V02N0101
arc: B5 N1_V02S0701
arc: C0 H00L0000
arc: C1 H02W0401
arc: C2 H02W0401
arc: C5 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02S0001
arc: D2 Q2
arc: D5 H01W0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 Q2
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0701 F7
arc: V00T0100 Q1
arc: V01S0000 F7
arc: W1_H02W0501 F7
word: SLICEC.K1.INIT 0011000111110101
word: SLICEA.K0.INIT 1111101010101010
word: SLICEA.K1.INIT 0010001011110000
word: SLICEB.K0.INIT 0111001001010000
word: SLICED.K1.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C30:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 N1_V01S0000
arc: A0 V02S0501
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: C0 E1_H02W0601
arc: C1 H02W0601
arc: C2 E1_H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H00R0000
arc: D2 V02S0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q2
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R15C31:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 H02W0501
arc: A2 V01N0101
arc: A3 F7
arc: B2 H02E0301
arc: B3 H01W0100
arc: B7 S1_V02N0501
arc: C0 H02W0601
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C3 E1_H01W0000
arc: C7 V00T0000
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 F2
arc: D7 H02E0001
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N3_V06N0103 F1
arc: V00T0100 Q1
word: SLICEA.K0.INIT 0000101000001010
word: SLICEA.K1.INIT 1111010110100000
word: SLICED.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000001000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C32:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 S1_V02N0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 N3_V06S0203
arc: A0 H01E0001
arc: A7 S1_V02N0301
arc: B1 V02S0301
arc: B7 S1_V02N0501
arc: C1 H00L0000
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D7 H02W0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0203 F7
word: SLICEA.K0.INIT 0000000010101010
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0000111100000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C33:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02S0101
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: A2 F5
arc: A3 F5
arc: A4 W1_H02E0501
arc: A5 V02N0101
arc: A6 N1_V01S0100
arc: A7 V02S0301
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: B4 W1_H02E0101
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 W1_H02E0301
arc: C0 N1_V01N0001
arc: C2 H00L0100
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: C6 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00B0000 F4
arc: V00B0100 F7
word: SLICED.K0.INIT 1111010011110000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1000100010001000
word: SLICEC.K1.INIT 0000010000000000
word: SLICEB.K0.INIT 0000010000000000
word: SLICEB.K1.INIT 0001000100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R15C34:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: A1 H00L0000
arc: A2 V00T0000
arc: A4 F7
arc: A5 H02E0501
arc: A6 V02S0301
arc: A7 F5
arc: B0 F3
arc: B1 H02W0301
arc: B2 W1_H02E0301
arc: B3 H01W0100
arc: B4 H02W0101
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 W1_H02E0401
arc: C4 H01E0001
arc: C5 H02E0401
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q0
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: S1_V02S0701 F5
arc: V00B0000 F6
arc: V01S0100 F7
word: SLICEB.K1.INIT 0000000000110011
word: SLICED.K0.INIT 0101010111111111
word: SLICEA.K0.INIT 0000001100110011
word: SLICEB.K0.INIT 0101010000010000
word: SLICEA.K1.INIT 0010111100001111
word: SLICEC.K0.INIT 0000101100001111
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K1.INIT 0000000001111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C35:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06E0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: A5 H02W0701
arc: B1 N1_V02S0101
arc: B4 W1_H02E0101
arc: B5 F1
arc: C1 E1_H02W0601
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D5 V01N0001
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: S1_V02S0101 F1
arc: S1_V02S0701 F5
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0011000000110000
word: SLICEC.K1.INIT 1000100010101000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0011001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R15C36:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0701 N3_V06S0203
arc: A1 H00R0000
arc: A4 N1_V02S0101
arc: A6 S1_V02N0101
arc: A7 N1_V02S0301
arc: B1 H02W0101
arc: B4 N1_V02S0701
arc: B5 H01E0101
arc: B6 S1_V02N0701
arc: B7 V00B0000
arc: C1 E1_H01W0000
arc: C4 V02S0001
arc: C5 W1_H02E0401
arc: C6 S1_V02N0201
arc: C7 H02E0601
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 E1_H02W0001
arc: D6 H02W0201
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: N1_V02N0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: V01S0100 F5
arc: W1_H02W0301 F1
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0001101100000000
word: SLICED.K1.INIT 0010011100000000
word: SLICED.K0.INIT 0000000011101010
word: SLICEC.K1.INIT 0011000000110011
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R15C37:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 N1_V01S0100
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: C0 H02E0401
arc: C2 H02W0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C7 H02W0401
arc: D0 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 S1_V02N0601
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 H02W0601
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0101010101000000
word: SLICEA.K0.INIT 0010000000110011
word: SLICEA.K1.INIT 0011001100110011
word: SLICEB.K1.INIT 1100100011000000
word: SLICEC.K0.INIT 0000000011000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R15C38:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V01S0000
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 V02S0501
arc: A4 V02S0101
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: B1 H00R0100
arc: B2 H02E0101
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: B5 W1_H02E0101
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C4 H02W0401
arc: C5 H02W0601
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 W1_H02E0201
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: M0 H02E0601
arc: M3 H00L0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V02N0301 Q3
arc: N3_V06N0003 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q3
arc: S1_V02S0601 F6
arc: S3_V06S0003 Q3
arc: V00T0100 Q3
arc: V01S0000 F4
arc: V01S0100 F3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 0101010000010000
word: SLICEB.K0.INIT 0101001100000000
word: SLICEC.K1.INIT 1100000011100000
word: SLICEC.K0.INIT 0100000001010101
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1000100011001100
word: SLICED.K1.INIT 1100000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R15C39:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: V00B0100 H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A1 S1_V02N0701
arc: A2 W1_H02E0501
arc: A3 F7
arc: A4 N1_V02S0101
arc: A7 F5
arc: B1 H02W0101
arc: B2 H00L0000
arc: B5 H00R0000
arc: B6 H02E0301
arc: B7 V02S0701
arc: C0 S1_V02N0601
arc: C1 V02S0401
arc: C2 F6
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 F6
arc: C6 H02E0601
arc: C7 E1_H01E0101
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 E1_H02W0201
arc: D6 H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0100 F3
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 F1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111110000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0100000001000100
word: SLICEB.K1.INIT 1010000010101010
word: SLICEA.K1.INIT 0101000000110000
word: SLICEC.K0.INIT 1010111100000000
word: SLICED.K0.INIT 1100000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R15C40:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06W0303
arc: V00B0000 H02E0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A1 V02S0501
arc: A4 E1_H02W0501
arc: A6 E1_H01W0000
arc: A7 F5
arc: B2 V02S0301
arc: B3 H02E0301
arc: B4 F3
arc: B5 H02W0101
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 H02W0601
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: C7 F4
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 F2
arc: D5 F2
arc: D6 H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F7
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M1 V01S0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0701 Q5
arc: V01S0000 F6
arc: V01S0100 F0
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 0000000010110000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1100000011110000
word: SLICEB.K1.INIT 1100000011110000
word: SLICEC.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0100000001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C41:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A2 F5
arc: A3 N1_V02S0501
arc: A6 V02S0101
arc: A7 N1_V01N0101
arc: B0 H00R0100
arc: B3 H02E0101
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B6 F3
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 N1_V02S0601
arc: C2 H00R0100
arc: C5 V02S0001
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 E1_H02W0001
arc: D2 H02W0201
arc: D3 V02S0001
arc: D4 W1_H02E0001
arc: D5 H02E0201
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q1
arc: V00B0000 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
word: SLICEC.K1.INIT 1100000011110000
word: SLICEB.K0.INIT 1111101000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1011101100000000
word: SLICED.K0.INIT 1110111000000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C42:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V02N0501
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 W3_H06E0303
arc: A1 H02E0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H00R0100
arc: B3 V02S0301
arc: C0 H02E0601
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H00R0100 Q7
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M6 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0701 Q7
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R15C43:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: B1 V02S0301
arc: B2 H02W0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: W1_H02W0101 Q3
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C44:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W3_H06W0003 N1_V01S0000
arc: A1 S1_V02N0701
arc: B1 V02S0101
arc: C1 H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 Q4
arc: V01S0100 Q2
arc: W1_H02W0601 Q6
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1110000000100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: H00R0100 H02W0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N3_V06N0303 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 F5
arc: A3 F5
arc: B1 Q1
arc: B2 H01W0100
arc: B5 E1_H02W0301
arc: C0 H00L0000
arc: C1 V02N0601
arc: C2 W1_H02E0401
arc: C3 H02E0601
arc: C5 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V01S0100
arc: D5 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0001 Q0
arc: S1_V02S0001 Q0
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R15C46:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H06E0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0401
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E1_H01W0000
arc: B0 W1_H02E0301
arc: B1 Q1
arc: B2 E1_H01W0100
arc: B4 H02W0301
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 F4
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 W1_H02E0201
arc: D2 Q2
arc: D4 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 0000000011000000
word: SLICEB.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R15C47:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E1_H02W0401
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: A0 F7
arc: B1 Q1
arc: B3 H01W0100
arc: B4 V02N0701
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C1 F4
arc: C3 F4
arc: C4 V02S0001
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0301 Q1
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K1.INIT 0000000011000000
word: SLICEC.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R15C48:PLC2
arc: H00R0100 H02W0501
arc: V00B0000 H02E0401
arc: A0 H01E0001
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R15C49:PLC2
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V02S0501

.tile R15C56:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R16C12:PLC2
arc: E1_H02E0401 E1_H01W0000

.tile R16C13:PLC2
arc: V00B0100 H02W0701
arc: CLK0 G_HPBX0100
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q2
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0100 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C14:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0203 V01N0001
arc: H00R0000 V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: A4 H02W0501
arc: C0 H02W0401
arc: C4 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H02W0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C15:PLC2
arc: E1_H02E0501 V02N0501
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 V01N0101
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: B4 E1_H02W0301
arc: C0 V02N0401
arc: C4 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V02N0401
arc: D6 H02W0201
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H02E0201
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000001111111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C16:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 V06S0103
arc: A0 S1_V02N0501
arc: A1 V02S0701
arc: A2 N1_V02S0501
arc: A3 V02N0501
arc: A4 F5
arc: A7 N1_V02S0101
arc: B0 V02N0301
arc: B1 H02W0101
arc: B2 N1_V02S0101
arc: B3 S1_V02N0301
arc: B5 N1_V02S0501
arc: B6 E1_H02W0301
arc: B7 N1_V02S0501
arc: C0 V02S0401
arc: C1 F4
arc: C3 V02N0401
arc: C4 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H02W0201
arc: D4 E1_H02W0001
arc: D5 H00L0100
arc: D6 F2
arc: D7 E1_H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N3_V06N0203 F7
arc: S1_V02S0301 F3
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0101 F3
word: SLICEC.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1010100010001000
word: SLICED.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 1000100010001000
word: SLICED.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0100010001001110
word: SLICEA.K1.INIT 0000110001011100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C17:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V01N0101
arc: A3 V02N0501
arc: B4 H02E0301
arc: C0 V02N0401
arc: C2 H00R0100
arc: C4 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D4 V02N0401
arc: D6 H00R0100
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 0000001111111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C18:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 N1_V01S0000
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 V01N0101
arc: A1 F7
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 S1_V02N0101
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: A7 N1_V01S0100
arc: B1 V02S0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 N1_V02S0501
arc: B5 F3
arc: B6 E1_H02W0301
arc: B7 F3
arc: C1 H02E0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V02S0201
arc: C5 F4
arc: C6 E1_H01E0101
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 N1_V02S0601
arc: D5 E1_H02W0001
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M0 V00B0000
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: V00B0000 F6
arc: V00T0100 Q3
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0000001000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001000001010
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00L0100
arc: A4 S1_V02N0101
arc: A6 N1_V01S0100
arc: A7 N1_V01S0100
arc: B0 H01W0100
arc: B1 H00R0100
arc: B3 Q3
arc: B4 V02N0501
arc: B6 V00B0000
arc: B7 V00B0000
arc: C0 H00R0100
arc: C1 N1_V01N0001
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H01E0001
arc: C6 N1_V02S0201
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 F6
arc: H00R0100 Q5
arc: H01W0100 Q7
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 W1_H02E0201
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 W1_H02E0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0401 F6
arc: S3_V06S0003 Q3
arc: V01S0000 Q6
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
word: SLICED.K1.INIT 0000000000001000
word: SLICED.K0.INIT 0000000000100000
word: SLICEA.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000000100000101
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0000001100110011
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C20:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: H00L0100 H02E0301
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0001
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: A1 H02E0701
arc: A5 F7
arc: A6 W1_H02E0501
arc: A7 V00T0100
arc: B0 V02S0301
arc: B1 S1_V02N0101
arc: B5 F1
arc: B6 V02S0701
arc: B7 N1_V02S0701
arc: C5 H01E0001
arc: C6 V02S0201
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0010000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000010001000
word: SLICEA.K1.INIT 0000000010001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C21:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06E0203
arc: S1_V02S0701 N1_V01S0100
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0501 V02S0501
arc: A1 N1_V02S0701
arc: B1 H02E0101
arc: C1 H02E0401
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110111111111111
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R16C22:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V01S0100
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: S1_V02S0401 H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 N1_V02S0301
arc: A1 N1_V02S0701
arc: A5 V00T0100
arc: B1 H00R0100
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 N1_V02S0701
arc: B7 N1_V02S0701
arc: C1 V02N0401
arc: C5 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 H00R0100
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F3
word: SLICED.K1.INIT 1100110000110011
word: SLICED.K0.INIT 1100110000110011
word: SLICEC.K1.INIT 1010100110011001
word: SLICEC.K0.INIT 1100110000110011
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0110001100110011
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C23:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 H02W0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: B4 H02W0301
arc: C0 V02N0401
arc: C4 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02E0201
arc: D6 H02E0001
arc: D7 H02E0001
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0011001100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C24:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: A0 V01N0101
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 W1_H02E0501
arc: A5 V02S0301
arc: B0 V01N0001
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B7 V02S0701
arc: C0 N1_V02S0401
arc: C1 H00L0000
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02W0601
arc: C5 H02W0601
arc: C7 H02E0601
arc: D0 N1_V02S0001
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 H02E0001
arc: D4 H00L0100
arc: D5 H00R0100
arc: D7 V02S0401
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: S1_V02S0501 F7
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 1100010111110101
word: SLICEB.K1.INIT 0000010100110101
word: SLICEC.K0.INIT 1101000111011101
word: SLICEC.K1.INIT 0000010000110111
word: SLICEA.K1.INIT 1111101011111111
word: SLICEA.K0.INIT 0101111100011011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R16C25:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 V01N0001
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A5 N1_V01S0100
arc: C6 V02N0201
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D5 V01N0001
arc: D6 V02N0401
arc: E3_H06E0203 Q7
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 F6
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V00B0100 F5
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K0.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R16C26:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A1 W1_H02E0501
arc: A2 H02E0701
arc: A3 W1_H02E0701
arc: A7 N1_V02S0301
arc: B0 V02S0101
arc: B1 H02W0301
arc: B2 H02W0301
arc: C0 V02S0601
arc: C1 S1_V02N0401
arc: C2 H02E0601
arc: C3 H00L0000
arc: C5 H02E0401
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D5 H00R0100
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q0
arc: V01S0000 Q1
arc: V01S0100 F7
arc: W1_H02W0001 Q0
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000101000001010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEA.K0.INIT 1011000100110011
word: SLICEA.K1.INIT 1000101100001111
word: SLICEB.K0.INIT 1000101100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R16C27:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0301 V02S0301
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0701
arc: A3 H01E0001
arc: A6 H00L0000
arc: A7 H02E0701
arc: B0 V00T0000
arc: B3 H00R0000
arc: B4 H02E0101
arc: B6 V02N0501
arc: B7 H02W0101
arc: C0 H00R0100
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 H02E0401
arc: C6 F4
arc: C7 V00B0100
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 V02S0001
arc: D3 H02E0201
arc: D4 H00L0100
arc: D6 H02E0201
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: V00T0000 Q0
arc: V01S0000 F3
arc: V01S0100 F6
word: SLICED.K0.INIT 0110100110010110
word: SLICEC.K0.INIT 1100000000001100
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111110001111
word: SLICED.K1.INIT 1010110011111100
word: SLICEB.K1.INIT 1110100010001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C28:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H01E0101
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 H01E0001
arc: B0 H02E0301
arc: C0 V02N0401
arc: C1 V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02N0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M2 V00T0000
arc: M3 H02W0201
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N3_V06N0303 Q6
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
word: SLICEA.K1.INIT 0101010100000101
word: SLICEA.K0.INIT 1000111100000111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R16C29:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06S0003
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: A0 F7
arc: A2 H02E0701
arc: A7 H02E0701
arc: B0 H02W0101
arc: B2 H02W0101
arc: B3 V01N0001
arc: B6 H02E0101
arc: B7 F3
arc: C0 H00L0000
arc: C2 H02W0401
arc: C3 H00L0000
arc: C6 W1_H02E0601
arc: C7 H02W0401
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 Q2
arc: D3 V02N0001
arc: D6 H02E0201
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: V01S0000 F6
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0111010101010101
word: SLICEB.K0.INIT 0111001001010000
word: SLICED.K0.INIT 0011111100000000
word: SLICED.K1.INIT 1010111111001100
word: SLICEB.K1.INIT 0000110000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R16C30:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 H02W0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: B0 E1_H02W0301
arc: B1 H02E0301
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 W1_H02E0001
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F1
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R16C31:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H00L0000 V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 V01N0001
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: W1_H02W0401 V01N0001
arc: W3_H06W0203 E3_H06W0103
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: C0 H02E0601
arc: C1 H02W0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N3_V06N0003 F0
word: SLICEA.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R16C32:PLC2
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 V02S0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: C0 N1_V01S0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R16C33:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 V01N0101
arc: V00T0100 V02S0501
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0501
arc: A6 H00L0000
arc: B0 H02W0301
arc: B4 N1_V01S0000
arc: B6 H02W0301
arc: C0 V02N0401
arc: C6 V00T0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D4 V02S0601
arc: D6 V02N0601
arc: E1_H02E0001 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 0001000100010000
word: SLICED.K0.INIT 0000000100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C34:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H06W0203
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C35:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 V06S0303
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 W1_H02E0401
arc: W1_H02W0401 V06S0203
arc: A0 V01N0101
arc: A2 H02E0701
arc: A4 N1_V02S0301
arc: A6 F7
arc: A7 V02S0101
arc: B0 V02S0101
arc: B4 H00L0000
arc: B7 S1_V02N0701
arc: C0 H02W0601
arc: C4 W1_H02E0401
arc: C6 N1_V02S0201
arc: C7 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 E1_H02W0001
arc: D4 H02W0201
arc: D6 V00B0000
arc: D7 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 E1_H02W0301
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: V01S0100 Q6
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 1100000011100000
word: SLICEC.K0.INIT 0000101100000000
word: SLICED.K1.INIT 1000100011001000
word: SLICED.K0.INIT 0000000011110101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R16C36:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: H00L0000 V02N0001
arc: H00R0100 V02S0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: A0 H02E0701
arc: A2 H01E0001
arc: A3 V01N0101
arc: A4 F5
arc: A5 V02S0301
arc: A6 H00L0000
arc: B0 V00T0000
arc: B2 V02S0301
arc: B3 V01N0001
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 N1_V02S0701
arc: C0 N1_V02S0601
arc: C2 H00R0100
arc: C3 H02E0601
arc: C4 E1_H01E0101
arc: C5 H01E0001
arc: C6 V01N0101
arc: C7 S1_V02N0201
arc: D0 V00T0100
arc: D2 W1_H02E0201
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D5 W1_H02E0001
arc: D6 V01N0001
arc: D7 H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: V00B0000 F6
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111001101010001
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100110010000000
word: SLICEB.K0.INIT 1101000011000000
word: SLICEB.K1.INIT 0000000011101100
word: SLICEC.K1.INIT 1000110010001000
word: SLICEC.K0.INIT 0000110111011101
word: SLICED.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R16C37:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02E0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0701
arc: A4 V02S0101
arc: A7 V02N0301
arc: B1 V00B0000
arc: B4 V00B0100
arc: B7 V02S0701
arc: C1 F4
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: C7 S1_V02N0001
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02S0601
arc: D5 S1_V02N0601
arc: D7 H02E0001
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 H02E0601
arc: V00B0100 F7
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000001110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000010000001111
word: SLICED.K1.INIT 0100110001111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R16C38:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 V02S0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 N1_V01S0100
arc: A0 V02S0701
arc: A3 H02W0501
arc: A4 V02N0101
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 F5
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B3 H02W0101
arc: B4 V02N0501
arc: B5 V02S0501
arc: B6 E1_H02W0301
arc: B7 W1_H02E0301
arc: C0 E1_H01W0000
arc: C1 V02S0401
arc: C3 H02E0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 N1_V02S0001
arc: C7 F4
arc: D0 V02N0201
arc: D1 V02N0201
arc: D3 E1_H02W0201
arc: D4 V02S0601
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00T0100
arc: V00B0100 F7
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000000000000100
word: SLICEA.K0.INIT 0100010100000001
word: SLICEA.K1.INIT 0000110000000000
word: SLICED.K0.INIT 0000100000001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1010110011111111
word: SLICEC.K0.INIT 1111100000000000
word: SLICEC.K1.INIT 0100000001000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C39:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0401
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 H06W0003
arc: V00B0000 V02N0201
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: A0 H02E0501
arc: A3 F5
arc: A4 V00T0100
arc: A5 N1_V02S0101
arc: A7 S1_V02N0301
arc: B0 V00T0000
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 H01E0101
arc: B7 N1_V01S0000
arc: C0 F4
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: C7 V02N0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 V02N0401
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F0
arc: V00T0000 Q2
arc: V01S0100 F4
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0100000001001100
word: SLICEA.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0101010001010000
word: SLICEB.K1.INIT 0000011100000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0011001000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C40:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E3_H06W0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: A0 V02N0701
arc: A2 V01N0101
arc: A3 H02E0701
arc: A4 H02W0501
arc: B0 V02N0101
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: C0 S1_V02N0401
arc: C1 H02E0601
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0501 Q5
arc: W1_H02W0301 F3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 0000000010001010
word: SLICEA.K0.INIT 1111100010001000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C41:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0601 H02E0601
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: A2 F5
arc: B5 H00R0000
arc: C0 V02S0601
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H02W0401
arc: C5 V02S0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 V02S0201
arc: D5 W1_H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 F0
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0301 F3
arc: S1_V02S0001 Q2
arc: V01S0000 Q2
arc: V01S0100 F3
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
word: SLICEC.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R16C42:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 H01E0101
arc: H00R0100 H02W0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H01E0101
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V01N0001
arc: A1 F5
arc: A2 F7
arc: A3 F7
arc: A4 F5
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: B5 V02N0501
arc: B7 V02S0701
arc: C0 E1_H01W0000
arc: C2 H00L0000
arc: C4 V02N0001
arc: C5 V00T0000
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: N3_V06N0003 Q0
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: V01S0100 Q0
arc: W1_H02W0101 Q3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000110000000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R16C43:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V06S0203
arc: H00R0100 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: B1 Q1
arc: B2 H01W0100
arc: B7 W1_H02E0301
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 H00L0000
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00T0100
arc: D2 V00B0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N3_V06N0103 Q2
arc: S1_V02S0201 Q2
arc: S3_V06S0103 Q2
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R16C44:PLC2
arc: E1_H02E0201 V02S0201
arc: H00L0000 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 V06S0303
arc: A6 H02E0701
arc: A7 N1_V02S0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B4 H02W0301
arc: B6 V02N0501
arc: C1 N1_V01S0100
arc: C4 S1_V02N0201
arc: C6 H02W0601
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 N1_V01S0000
arc: D6 S1_V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0601 F6
arc: V01S0100 F7
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0111000000000000
word: SLICED.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1100000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C45:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 N1_V02S0701
arc: A1 H02W0701
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H01E0101
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C46:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 N1_V01S0100
arc: A2 S1_V02N0501
arc: C0 V02N0401
arc: C5 V02N0001
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D2 V02N0201
arc: E1_H01E0001 F0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000111100001111
word: SLICEC.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C47:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: A2 H02W0501
arc: A3 H01E0001
arc: A4 E1_H01W0000
arc: A5 H02E0501
arc: B0 V00B0000
arc: B2 V01N0001
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 H00R0000
arc: CLK0 G_HPBX0100
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 W1_H02E0501
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0601 F4
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C48:PLC2
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0501 V01N0101
arc: W3_H06W0203 V01N0001
arc: CLK0 G_HPBX0100
arc: D6 V02N0601
arc: E1_H01E0101 Q2
arc: E1_H02E0401 Q4
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 F6
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q3
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0701 Q7
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C49:PLC2
arc: H00R0000 V02N0601
arc: CLK0 G_HPBX0100
arc: H00R0100 Q5
arc: M0 V00B0000
arc: M4 H02E0401
arc: M5 H00R0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q4
arc: W1_H02W0201 Q0
arc: W1_H02W0701 Q7
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C13:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 H06W0303

.tile R17C14:PLC2
arc: E1_H02E0201 V02S0201
arc: H00R0100 V02N0501
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H02W0601
arc: V00B0000 V02N0001
arc: A0 E1_H02W0501
arc: B0 H02W0101
arc: C0 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: F0 F0_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: M1 H00R0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0001 Q2
arc: V00B0100 Q7
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0010001000101110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C15:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 E1_H02W0301
arc: A0 V02S0701
arc: A4 N1_V01N0101
arc: C4 V02N0201
arc: C6 V00B0100
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 H02W0601
arc: M1 H02W0001
arc: M2 H02W0601
arc: M3 H02E0201
arc: M4 H02W0401
arc: M5 H02W0001
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
word: SLICEA.K0.INIT 0101010111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C16:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A4 H02E0701
arc: C0 H02E0401
arc: C4 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02W0201
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0101010101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C17:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 E3_H06W0103
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02N0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: A0 H02E0701
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V01N0101
arc: A4 H02E0701
arc: A6 H02E0501
arc: B0 H02E0301
arc: B2 V02S0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 V02S0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0601
arc: C4 V02S0001
arc: C5 V00T0000
arc: C6 V02N0001
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F4
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0000 F1
arc: H01W0100 F7
arc: M0 V00T0100
arc: M1 H00R0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0301 F3
arc: W1_H02W0601 Q4
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000001000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0100000000000000
word: SLICEA.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 1000100000000000
word: SLICED.K0.INIT 0000001000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C18:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 N1_V02S0301
arc: A1 E1_H02W0701
arc: A2 H00L0100
arc: A3 S1_V02N0501
arc: A5 W1_H02E0701
arc: A6 V02N0101
arc: A7 W1_H02E0701
arc: B1 Q1
arc: B2 H02E0101
arc: B3 Q3
arc: B5 W1_H02E0301
arc: B6 S1_V02N0501
arc: B7 W1_H02E0301
arc: C1 N1_V02S0401
arc: C2 V02S0401
arc: C3 F4
arc: C4 N1_V02S0201
arc: C5 V02S0001
arc: C6 F4
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 H02E0001
arc: D6 E1_H01W0100
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0601 Q4
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0501 F5
arc: W1_H02W0201 Q2
arc: W3_H06W0303 Q5
word: SLICEB.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0100000000000000
word: SLICED.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 1111101011001010
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C19:PLC2
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: W1_H02W0501 N3_V06S0303
arc: A2 H00L0100
arc: A4 N1_V01N0101
arc: B2 N1_V02S0101
arc: B4 S1_V02N0701
arc: C2 H00R0100
arc: C4 V02S0001
arc: CLK0 G_HPBX0100
arc: D2 N1_V02S0201
arc: D4 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0501 Q5
arc: V01S0000 Q5
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1000100011000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C20:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02W0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0100
arc: A3 V02S0501
arc: C0 W1_H02E0601
arc: C3 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 V02N0201
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0701 Q5
arc: S1_V02S0301 Q3
word: SLICEA.K0.INIT 0000101000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C21:PLC2
arc: E1_H02E0201 V01N0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H06E0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 H02E0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H01W0000
arc: A0 V02N0701
arc: A2 V02S0701
arc: A3 S1_V02N0501
arc: A6 H02E0701
arc: B0 W1_H02E0101
arc: B2 E1_H02W0301
arc: B3 V02N0101
arc: B6 F3
arc: C0 H00R0100
arc: C2 E1_H02W0601
arc: C3 V02N0601
arc: C6 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V02N0201
arc: D3 V00B0100
arc: D6 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: M0 W1_H02E0601
arc: M1 V01S0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 F6
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0001000000000000
word: SLICED.K0.INIT 0000000100000011
word: SLICEB.K0.INIT 1111101011001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C22:PLC2
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02E0301
arc: A1 E1_H02W0701
arc: A4 V02N0301
arc: B1 H00R0100
arc: B4 H01E0101
arc: C1 V02N0601
arc: C4 H01E0001
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D4 V02S0401
arc: E1_H01E0001 F4
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0203 F4
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: M0 V00T0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 V01S0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1110111011100100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C23:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A5 E1_H02W0501
arc: B5 V02S0701
arc: C5 H02W0401
arc: CLK0 G_HPBX0100
arc: D5 V02N0401
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0100 Q7
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000011100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C24:PLC2
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 E1_H01W0100
arc: V00T0000 H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 W3_H06E0203
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 H02E0501
arc: A6 N1_V02S0101
arc: A7 H02W0701
arc: B0 V00T0000
arc: B2 H00L0000
arc: B3 H00R0100
arc: B4 V01S0000
arc: B6 N1_V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 E1_H01W0000
arc: C4 H02W0601
arc: C5 V02N0001
arc: C6 H02E0601
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02W0201
arc: D2 H02E0201
arc: D3 F0
arc: D4 S1_V02N0401
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F2
arc: N3_V06N0303 Q5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00B0000 F6
arc: V01S0000 F2
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000001100001111
word: SLICED.K0.INIT 0000000000100000
word: SLICEA.K0.INIT 1000100010000000
word: SLICEA.K1.INIT 1010101000001010
word: SLICEB.K1.INIT 0000000000101010
word: SLICEB.K0.INIT 0000000010001000
word: SLICED.K1.INIT 0000010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R17C25:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 E1_H01W0100
arc: V00B0100 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V02N0501
arc: A3 H01E0001
arc: A4 V02S0101
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 H00R0000
arc: B4 H00R0000
arc: B5 H00R0000
arc: B7 V00B0100
arc: C3 W1_H02E0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 E1_H02W0601
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: N1_V01N0001 F3
arc: N1_V02N0101 F3
arc: S3_V06S0003 F3
arc: V01S0100 F3
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000010010001100
word: SLICEC.K1.INIT 0000001010001010
word: SLICEC.K0.INIT 0000100000101010
word: SLICEB.K1.INIT 1111111110100000
word: SLICED.K0.INIT 0000101001011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R17C26:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A4 H02E0501
arc: A6 N1_V02S0301
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 F3
arc: B3 S1_V02N0301
arc: B4 S1_V02N0501
arc: B5 E1_H02W0101
arc: B6 N1_V01S0000
arc: B7 S1_V02N0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 S1_V02N0401
arc: C5 F4
arc: C7 V02N0001
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F6
arc: M0 V00T0100
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V00B0100 F7
arc: V00T0100 F3
arc: V01S0000 F6
word: SLICEB.K0.INIT 0000001111110011
word: SLICED.K0.INIT 1001100101100110
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1010111010111111
word: SLICEA.K1.INIT 0000010000010101
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1100110010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R17C27:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02E0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 S1_V02N0601
arc: A0 F5
arc: A1 F5
arc: A2 V00T0000
arc: A5 H02E0501
arc: A6 H02E0701
arc: A7 N1_V01N0101
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H02E0101
arc: B5 H00L0000
arc: B6 V01S0000
arc: B7 N1_V01S0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01N0001
arc: C5 H01E0001
arc: C6 V02N0001
arc: C7 V02S0001
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 N1_V01S0000
arc: D5 H02E0001
arc: D6 F0
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: V00T0000 Q2
arc: V01S0000 F7
arc: V01S0100 F2
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0111011101110100
word: SLICEB.K0.INIT 0000000010010110
word: SLICEA.K1.INIT 0001000011110000
word: SLICEA.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 1000000010110000
word: SLICED.K1.INIT 1110100010001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C28:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A0 V02S0701
arc: B0 V00T0000
arc: C0 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0101000011011000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C29:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06W0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: A0 V02S0501
arc: A3 N1_V02S0501
arc: B0 V02S0301
arc: C0 N1_V02S0401
arc: C1 N1_V01S0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D3 N1_V02S0201
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0000 Q6
arc: M0 V00T0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0100000011001100
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0101010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C30:PLC2
arc: E1_H02E0201 V01N0001
arc: H00L0000 H02W0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 V06S0103
arc: A1 S1_V02N0501
arc: B0 H02E0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 E1_H02W0201
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0103 F1
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R17C31:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H01W0000
arc: A1 V01N0101
arc: A2 H02W0701
arc: B0 V01N0001
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V00T0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F2
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R17C32:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00L0100 V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 H02E0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: B0 E1_H02W0101
arc: B2 V02S0101
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: B5 H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: N1_V02N0201 Q2
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0701 Q5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C33:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02E0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: A2 F7
arc: A4 H02E0701
arc: A6 H02E0501
arc: A7 H02E0701
arc: B2 V02N0101
arc: B4 H01E0101
arc: B6 V00B0000
arc: B7 H01E0101
arc: C2 E1_H02W0401
arc: C4 H02E0401
arc: C6 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0001
arc: D4 V00B0000
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q5
arc: M2 V00B0100
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F6
arc: S1_V02S0401 F6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F4
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICEB.K0.INIT 1000000010101010
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C34:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 H06E0003
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0101 V01N0101
arc: A1 N1_V02S0501
arc: A2 F5
arc: B0 N1_V02S0101
arc: B1 V02S0301
arc: B3 V02N0301
arc: B5 H02E0101
arc: B7 W1_H02E0101
arc: C0 N1_V02S0601
arc: C1 E1_H02W0601
arc: C2 V02N0401
arc: C4 V00T0000
arc: C6 H02E0401
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H00R0000
arc: D3 F2
arc: D4 H02E0001
arc: D5 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F3
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V00T0100 F3
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 0000111100001111
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 1010000010100000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 0101010101110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C35:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06W0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0401 E1_H02W0401
arc: A0 V01N0101
arc: A1 F5
arc: A2 F7
arc: A4 V02N0101
arc: A5 N1_V01S0100
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 H02E0301
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 V02S0501
arc: B7 H01E0101
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 F4
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 W1_H02E0601
arc: C7 E1_H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 N1_V02S0001
arc: D2 E1_H02W0201
arc: D4 N1_V02S0401
arc: D5 E1_H02W0001
arc: D6 W1_H02E0201
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0601 F6
arc: V01S0000 F1
arc: V01S0100 F6
word: SLICED.K0.INIT 0000000010000000
word: SLICED.K1.INIT 0001001100110011
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0101110111111111
word: SLICEA.K0.INIT 1111111111110100
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000011111011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C36:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 S1_V02N0001
arc: H00R0100 V02S0701
arc: N1_V02N0201 V01N0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A1 F7
arc: A2 W1_H02E0701
arc: A3 W1_H02E0501
arc: A5 V00T0100
arc: A7 N1_V01S0100
arc: B0 V02N0301
arc: B1 F3
arc: B2 H02W0301
arc: B3 V02N0101
arc: B4 V02N0501
arc: B5 W1_H02E0301
arc: B6 N1_V01S0000
arc: B7 S1_V02N0701
arc: C0 W1_H02E0601
arc: C1 N1_V01S0100
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 F6
arc: C5 S1_V02N0201
arc: C6 H02E0601
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 F2
arc: D2 V02S0001
arc: D3 V00B0100
arc: D4 F2
arc: D5 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0701 F7
arc: S3_V06S0203 F4
arc: V01S0100 F4
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111011111100
word: SLICEB.K0.INIT 0000000010000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000010100000100
word: SLICEA.K1.INIT 0001000000010001
word: SLICED.K0.INIT 1100000011000000
word: SLICEC.K0.INIT 0011000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R17C37:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02E0701
arc: A2 V02S0501
arc: A3 V00T0000
arc: B2 V01N0001
arc: B3 H02E0301
arc: B4 H02W0101
arc: C0 H02E0401
arc: C2 H02W0601
arc: C3 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 H02W0001
arc: D3 H01E0101
arc: D4 W1_H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 F3
arc: V00T0000 Q0
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0101000011111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C38:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02N0501
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: A2 H02W0701
arc: A3 V01N0101
arc: A5 V02N0101
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 V02S0101
arc: B3 W1_H02E0301
arc: B5 H01E0101
arc: B6 V00T0000
arc: B7 W1_H02E0101
arc: C0 V02S0401
arc: C1 N1_V02S0401
arc: C3 V02N0601
arc: C5 V02N0201
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 V00B0100
arc: D5 S1_V02N0601
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q5
arc: S3_V06S0303 Q5
arc: V01S0000 F2
arc: W1_H02W0001 F2
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 1111000010000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111110000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 0000000000001111
word: SLICED.K1.INIT 1110000011000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C39:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 H02W0601
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: B3 H02W0101
arc: B5 H02E0301
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 H00R0100
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F5
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
word: SLICED.K1.INIT 1100110010001000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C40:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 H01E0001
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: A0 V01N0101
arc: A2 W1_H02E0501
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: A5 V02N0301
arc: A6 H00R0000
arc: A7 H02W0501
arc: B2 S1_V02N0301
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: B7 V00B0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E1_H02E0001 F2
arc: F2 F2_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: S1_V02S0501 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q2
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C41:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H06E0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H02W0201
arc: A0 H02E0701
arc: A1 V02N0701
arc: A2 H00L0100
arc: A3 H01E0001
arc: A4 V00B0000
arc: A5 H02W0501
arc: B0 H02W0101
arc: B1 H02E0301
arc: B2 E1_H02W0301
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 V01S0000
arc: CE0 W1_H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0701 Q5
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M2 E1_H02W0601
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 F6
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V01S0000 Q0
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C42:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A7 V02N0301
arc: B0 F3
arc: B1 F3
arc: B2 H00R0000
arc: B3 N1_V02S0301
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C2 W1_H02E0401
arc: C3 H02E0601
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D7 V01N0001
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0101 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: W1_H02W0201 Q0
word: SLICEB.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110010101010
word: SLICED.K1.INIT 1000010000100001
word: SLICEB.K0.INIT 1000001001000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C43:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 H01E0001
arc: A0 W1_H02E0701
arc: B1 V01N0001
arc: C2 V02N0401
arc: C3 V02N0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0100 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C44:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 N1_V01S0100
arc: A0 H02E0701
arc: A1 F5
arc: A5 H02E0501
arc: A7 F5
arc: B1 H02W0301
arc: B5 V02N0501
arc: C0 V02S0601
arc: C5 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 N1_V02S0201
arc: D5 H00R0100
arc: D7 V02N0401
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1110111001000100
word: SLICED.K1.INIT 1010101011111111
word: SLICEC.K1.INIT 0001001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R17C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 H02E0101
arc: S3_V06S0003 N1_V02S0001
arc: V00T0000 H02W0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 V06S0303
arc: A2 V00T0000
arc: B0 S1_V02N0101
arc: B2 E1_H01W0100
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: E1_H02E0501 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 F2
arc: V01S0100 F4
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C46:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0103 V06S0103
arc: A2 H02E0501
arc: B6 H01E0101
arc: C2 N1_V02S0401
arc: C6 H02E0601
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D6 V02N0401
arc: E1_H01E0001 Q2
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEB.K0.INIT 1111000010101010
word: SLICED.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C47:PLC2
arc: E1_H02E0601 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E1_H01W0000
arc: B0 V02S0301
arc: C0 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V00B0100
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R17C48:PLC2
arc: H00L0000 S1_V02N0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0601 N1_V01S0000
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q5
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: V01S0000 Q6
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C49:PLC2
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q2
arc: M0 W1_H02E0601
arc: M2 V00T0000
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C50:PLC2
arc: V00T0000 H02E0201
arc: CLK0 G_HPBX0100
arc: H00R0000 Q4
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: W1_H02W0701 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C14:PLC2
arc: N1_V02N0501 E1_H01W0100
arc: CLK0 G_HPBX0100
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: M0 V00B0100
arc: M3 H00R0000
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q0
arc: V00B0100 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C15:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 V02S0401
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 E1_H02W0201
arc: V00B0000 S1_V02N0001
arc: V00T0100 E1_H02W0301
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: H00R0100 Q7
arc: H01W0100 Q4
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: V01S0000 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C16:PLC2
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02W0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 E1_H01W0000
arc: B4 H02W0101
arc: C0 H02E0401
arc: C4 H02E0401
arc: C6 V00T0100
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000111100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C17:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 H06W0203
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V02S0501
arc: A0 H00L0100
arc: A1 H02W0701
arc: A2 H02E0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0101
arc: C0 V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V01S0100
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: S1_V02S0001 Q2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111101011001010
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111101011001010
word: SLICEB.K0.INIT 1111101011001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C18:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0701 E1_H02W0701
arc: B0 V00B0000
arc: B1 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0201
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q5
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: V00B0000 Q4
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C19:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 V02S0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: A5 V02S0101
arc: C2 V02S0601
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D5 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111000011111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0000101001011111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C20:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0000 H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: A0 N1_V02S0701
arc: A1 W1_H02E0501
arc: A2 E1_H02W0701
arc: A4 H02W0701
arc: B0 N1_V02S0101
arc: B1 V00B0000
arc: B2 V02S0101
arc: B4 H02W0101
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 V02S0001
arc: D4 H02W0201
arc: D5 H01W0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: H01W0100 Q6
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: W1_H02W0101 Q3
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0011001100000001
word: SLICEA.K0.INIT 1110111011100100
word: SLICEA.K1.INIT 1110111011100100
word: SLICEB.K0.INIT 1110111011100010
word: SLICEC.K1.INIT 1111111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R18C21:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: V00B0000 S1_V02N0201
arc: V00T0100 H02W0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: A0 H02W0501
arc: A1 W1_H02E0501
arc: B0 V02S0301
arc: B1 H00R0100
arc: C0 H02E0401
arc: C1 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00R0000 Q6
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: V01S0000 Q0
arc: W1_H02W0001 Q2
word: SLICEA.K0.INIT 1111101011001010
word: SLICEA.K1.INIT 1110111011100100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C22:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0203 V06S0203
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 W1_H02E0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: H00R0100 Q5
arc: M0 V00T0100
arc: M1 V01S0100
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q0
arc: V01S0100 Q7
arc: W1_H02W0101 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C23:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W1_H02E0401
arc: W1_H02W0301 N3_V06S0003
arc: A1 S1_V02N0701
arc: A5 H02W0701
arc: C1 S1_V02N0601
arc: C5 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D5 S1_V02N0601
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: M0 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0100 Q0
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 0101111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C24:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 V02S0501
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0101 N1_V02S0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0701
arc: A3 V02S0701
arc: A4 F5
arc: A6 V02S0301
arc: A7 F5
arc: B0 F3
arc: B1 F3
arc: B2 E1_H02W0301
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: C0 F4
arc: C1 F4
arc: C2 S1_V02N0401
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 N1_V02S0201
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D3 N1_V02S0001
arc: D4 F2
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: V01S0000 F3
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 1111110000001100
word: SLICED.K1.INIT 0100000001001100
word: SLICEC.K0.INIT 0011001000000010
word: SLICEA.K0.INIT 1010101000000011
word: SLICEA.K1.INIT 1111111100000011
word: SLICED.K0.INIT 0001000001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C25:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 H02E0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0701 V01N0101
arc: A0 F7
arc: A1 F7
arc: A2 H01E0001
arc: A3 N1_V02S0701
arc: A5 V00B0000
arc: A6 H02E0701
arc: A7 N1_V01N0101
arc: B0 V02S0101
arc: B2 H02E0101
arc: B4 N1_V02S0501
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 S1_V02N0601
arc: C1 H02W0401
arc: C2 H00R0100
arc: C3 S1_V02N0401
arc: C4 V02N0201
arc: C5 F4
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 N1_V02S0001
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 F3
arc: M0 V00T0000
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F4
arc: N3_V06N0203 Q4
arc: S1_V02S0401 Q4
arc: S1_V02S0601 F4
arc: V01S0000 F6
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0000010000000111
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 0000001010001010
word: SLICEB.K0.INIT 0100011100000000
word: SLICED.K1.INIT 0000000100001101
word: SLICEA.K1.INIT 1111111111111010
word: SLICEA.K0.INIT 1111001111100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R18C26:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00R0000
arc: A1 F7
arc: A2 W1_H02E0501
arc: A3 F5
arc: A4 S1_V02N0301
arc: A6 F5
arc: A7 H02W0501
arc: B0 H02W0101
arc: B1 F3
arc: B2 V02S0101
arc: B3 H00L0000
arc: B5 V02S0501
arc: B6 N1_V01S0000
arc: B7 S1_V02N0501
arc: C0 N1_V01N0001
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 V02S0401
arc: C4 H02E0401
arc: C5 F4
arc: C6 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0201
arc: D2 F0
arc: D3 V02S0001
arc: D4 V02N0401
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q5
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 E1_H02W0601
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F3
arc: S1_V02S0501 Q5
arc: V00B0100 F7
arc: V01S0000 Q5
arc: V01S0100 F6
word: SLICED.K0.INIT 1100100000001000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEB.K1.INIT 1000000010110000
word: SLICED.K1.INIT 0000000011001010
word: SLICEA.K0.INIT 0000000000001000
word: SLICEA.K1.INIT 0001000011110000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 0111011101110100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C27:PLC2
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: A0 F7
arc: A1 F7
arc: A2 H02E0701
arc: A6 S1_V02N0301
arc: A7 V02N0301
arc: B0 V01N0001
arc: B1 V01N0001
arc: B3 S1_V02N0101
arc: B4 F3
arc: B5 F3
arc: B6 V02S0701
arc: B7 V00T0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 F4
arc: C3 V02N0401
arc: C4 H01E0001
arc: C5 V00T0100
arc: C6 V02N0001
arc: C7 H02E0401
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H02E0201
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H02W0201
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0001 F0
arc: S1_V02S0201 F2
arc: V00B0000 F4
arc: V01S0000 Q4
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 0000111101010101
word: SLICED.K0.INIT 0010001100100000
word: SLICEA.K1.INIT 0000000011101111
word: SLICEA.K0.INIT 0000000011100000
word: SLICED.K1.INIT 0000000100001101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R18C28:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 N1_V02S0201
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 S1_V02N0601
arc: A0 S1_V02N0501
arc: A1 V02N0701
arc: A2 F5
arc: A3 V00B0000
arc: A4 F5
arc: A5 F7
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B2 F3
arc: B3 S1_V02N0101
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 N1_V02S0201
arc: C7 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 N1_V02S0201
arc: D2 W1_H02E0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 E1_H02W0001
arc: D7 H02W0201
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
arc: S1_V02S0601 F4
arc: S1_V02S0701 Q5
arc: V00B0100 F7
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1000100011000000
word: SLICEA.K1.INIT 1101100011111111
word: SLICEC.K0.INIT 0101000001011111
word: SLICEB.K0.INIT 0011001101010101
word: SLICEC.K1.INIT 1010111110100000
word: SLICEB.K1.INIT 1110010011011000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C29:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 V02S0701
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: M0 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q0
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C30:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N3_V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 N3_V06S0303

.tile R18C31:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V01S0000 N3_V06S0103
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q4
arc: M1 V01S0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q3
arc: V00T0100 Q1
arc: V01S0100 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C32:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0203 V06S0203
arc: A0 N1_V02S0501
arc: B0 S1_V02N0301
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0101111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C33:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: A1 H00L0100
arc: A2 V02N0701
arc: A3 F5
arc: A5 N1_V02S0301
arc: A6 V00T0100
arc: B1 V00T0000
arc: B2 V01N0001
arc: B3 H02W0101
arc: B5 V02S0701
arc: B6 H02W0101
arc: C1 H00L0000
arc: C2 H02E0401
arc: C3 S1_V02N0401
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: D5 V02S0601
arc: D6 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 W1_H02E0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 Q1
arc: V01S0000 F6
word: SLICEB.K0.INIT 1111000000010001
word: SLICEC.K1.INIT 1100000010000000
word: SLICEB.K1.INIT 0001010101010101
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C34:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06S0203
arc: A1 V02N0701
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 V02S0101
arc: A6 N1_V01S0100
arc: B0 F3
arc: B1 F3
arc: B2 S1_V02N0301
arc: B3 H02W0101
arc: B5 N1_V01S0000
arc: B6 V02N0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C3 N1_V02S0401
arc: C5 S1_V02N0001
arc: C6 F4
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H02E0201
arc: D5 H00R0100
arc: D6 F0
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 F2
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V00T0000 F2
arc: V01S0000 F2
arc: W1_H02W0401 F4
word: SLICEC.K1.INIT 1010100010100000
word: SLICEC.K0.INIT 0000000010101010
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000000000010011
word: SLICED.K0.INIT 1000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 H06W0203
arc: V00B0000 H02E0601
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 E1_H02W0301
arc: A0 F7
arc: A1 H01E0001
arc: A2 V02S0701
arc: A3 V02N0701
arc: A4 V00T0000
arc: A6 F5
arc: A7 V02N0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 N1_V02S0501
arc: B5 H02E0101
arc: B6 V00B0000
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 E1_H02W0601
arc: C6 S1_V02N0001
arc: C7 V00T0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 F2
arc: D7 H00L0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F1
arc: S1_V02S0601 F4
arc: V01S0100 F4
arc: W1_H02W0401 F4
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000001100110011
word: SLICED.K0.INIT 0000010001010101
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000100000001100
word: SLICEA.K0.INIT 1111101011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R18C36:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 V06S0103
arc: A0 H02E0501
arc: A1 H02W0701
arc: A3 V01N0101
arc: A4 F5
arc: A6 F5
arc: B0 V01N0001
arc: B1 H00R0100
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 W1_H02E0301
arc: B6 W1_H02E0301
arc: C0 F6
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0100
arc: C5 V02S0001
arc: C6 S1_V02N0001
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: LSR1 H02E0301
arc: M2 E1_H02W0601
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
word: SLICEB.K0.INIT 0011111111111111
word: SLICEB.K1.INIT 0001010101010101
word: SLICEA.K0.INIT 1111111111110010
word: SLICEA.K1.INIT 1101111111011111
word: SLICED.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1110101000000000
word: SLICEC.K0.INIT 1110101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C37:PLC2
arc: E1_H02E0101 V02S0101
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 V01N0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 V01N0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 F5
arc: A2 W1_H02E0701
arc: A3 V02S0701
arc: A7 F5
arc: B1 F3
arc: B3 H01W0100
arc: B7 V02N0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 W1_H02E0601
arc: C3 N1_V01S0100
arc: C5 W1_H02E0601
arc: C7 H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 V02S0201
arc: D5 E1_H02W0201
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0601 Q6
arc: V00T0100 F3
arc: V01S0000 F0
arc: V01S0100 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 1100000010000000
word: SLICEA.K0.INIT 0000000001011111
word: SLICEA.K1.INIT 0000000000010011
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R18C38:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 V06S0003
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: A1 V02S0701
arc: A2 V02S0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 N1_V01N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 W1_H02E0201
arc: D7 V02S0401
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q2
arc: N1_V02N0701 F7
arc: N3_V06N0203 F7
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0001010101010101
word: SLICEB.K0.INIT 0100111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C39:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 H01E0101
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02S0401
arc: W3_H06W0203 E1_H01W0000
arc: A2 V00T0000
arc: B2 N1_V02S0301
arc: C0 H02E0601
arc: C2 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 Q2
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0001 Q2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C40:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 E1_H02W0601
arc: W1_H02W0201 W3_H06E0103
arc: A5 H02E0501
arc: A7 E1_H01W0000
arc: B0 W1_H02E0301
arc: B5 V02S0701
arc: B7 H02W0101
arc: C0 H02E0401
arc: C5 H02W0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02S0001
arc: D5 E1_H02W0001
arc: D7 V00B0000
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: M0 H01E0001
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: V01S0000 F7
word: SLICED.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 1100000011110011
word: SLICEA.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C41:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0101
arc: B2 E1_H02W0101
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0501 Q7
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C42:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0701 W1_H02E0701
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q6
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q5
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C43:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V01N0101
arc: W3_H06W0103 N1_V01S0100
arc: C2 V02N0601
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H02W0001
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: S1_V02S0001 F2
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 0000111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C44:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02E0201
arc: H00R0000 V02N0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 H01E0101
arc: A2 H00L0100
arc: A3 V02S0701
arc: A4 V02S0301
arc: A5 V02S0101
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 H02E0301
arc: B3 H01W0100
arc: B5 N1_V01S0000
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 S1_V02N0601
arc: C5 S1_V02N0201
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 V02N0401
arc: D7 W1_H02E0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N3_V06N0303 F5
arc: V00T0100 Q1
word: SLICEC.K1.INIT 0010001000101010
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R18C45:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 V02N0601
arc: S1_V02S0401 H06E0203
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 W3_H06E0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: B1 V02S0101
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1101110110001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R18C46:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 H01E0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02W0001
arc: A2 V00T0000
arc: A4 N1_V01S0100
arc: B0 W1_H02E0301
arc: B2 W1_H02E0101
arc: B4 H00R0000
arc: B6 H02E0101
arc: C0 H02E0601
arc: C2 F4
arc: C4 S1_V02N0001
arc: C6 E1_H01E0101
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 V02N0201
arc: D4 V02N0601
arc: D6 E1_H02W0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0103 F2
arc: S1_V02S0601 Q6
arc: W1_H02W0201 Q2
word: SLICEC.K0.INIT 0000000101000101
word: SLICEB.K0.INIT 0100010001001100
word: SLICED.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R18C47:PLC2
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: B0 V00T0000
arc: C0 S1_V02N0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0501 Q7
arc: V00B0000 Q4
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R18C48:PLC2
arc: H00R0100 H02E0501
arc: V00T0100 H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 W3_H06E0103
arc: CLK0 G_HPBX0100
arc: H01W0000 Q0
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q5
arc: V00B0100 Q7
arc: V01S0000 Q1
arc: V01S0100 Q2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C14:PLC2
arc: E1_H02E0201 E1_H01W0000

.tile R19C15:PLC2
arc: H00R0000 V02N0401
arc: V00T0100 H02W0301
arc: CLK0 G_HPBX0100
arc: H01W0000 Q4
arc: M4 V00T0100
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 Q7
arc: V01S0000 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C16:PLC2
arc: E1_H02E0601 V06S0303
arc: H00L0100 E1_H02W0101
arc: V00T0100 H02W0301
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q2
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: S1_V02S0001 Q0
arc: V00B0100 Q5
arc: W1_H02W0301 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C17:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 N1_V02S0401
arc: H00R0000 H02W0401
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0201
arc: A0 H00R0000
arc: A1 E1_H02W0501
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: C0 V02S0401
arc: C1 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02S0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00R0100 Q5
arc: M3 H02W0201
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: V01S0000 Q6
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1110111011100010
word: SLICEA.K1.INIT 1111101011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C18:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 N1_V02S0401
arc: A0 H00L0100
arc: A1 H02W0501
arc: A2 N1_V02S0501
arc: A3 V00T0000
arc: B0 H02E0101
arc: B1 H00R0100
arc: B2 N1_V02S0301
arc: B3 H00R0000
arc: C0 V02S0601
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q1
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0201 Q2
arc: V00B0000 Q6
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111110010101010
word: SLICEB.K0.INIT 1110111011100100
word: SLICEA.K1.INIT 1111101011001100
word: SLICEB.K1.INIT 1110111011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C19:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: H00R0100 V02N0501
arc: N1_V02N0401 N3_V06S0203
arc: V00T0000 V02S0401
arc: W1_H02W0301 V06S0003
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 H02E0701
arc: A5 H02W0701
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 H02W0101
arc: B5 V02S0501
arc: C0 F4
arc: C1 N1_V02S0401
arc: C2 H02E0601
arc: C3 F4
arc: C4 V02S0001
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0000 F4
arc: H01W0100 Q4
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0000000000000101
word: SLICEC.K1.INIT 0001000011110000
word: SLICEA.K0.INIT 1111101011001100
word: SLICEA.K1.INIT 1111110010101100
word: SLICEB.K0.INIT 1111110010101100
word: SLICEB.K1.INIT 1111101111001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C20:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: H00L0100 H02E0101
arc: H00R0100 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 H01E0001
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0701 V02S0701
arc: A0 N1_V02S0501
arc: A1 H02E0701
arc: B0 V00B0000
arc: B1 H02E0301
arc: C0 H00R0100
arc: C1 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q4
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 Q0
arc: S1_V02S0101 Q1
arc: V00T0100 Q3
word: SLICEA.K0.INIT 1110111011100100
word: SLICEA.K1.INIT 1111110010101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C21:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: H00R0000 H02E0401
arc: N1_V02N0501 H06E0303
arc: W1_H02W0001 E1_H02W0501
arc: A0 W1_H02E0501
arc: B0 H02E0301
arc: C0 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: M2 V00T0000
arc: M3 W1_H02E0201
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: V00T0000 Q0
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1111101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C22:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q3
arc: H00L0000 Q2
arc: H00R0100 Q5
arc: M2 V00B0000
arc: M3 H00R0100
arc: M5 H02E0001
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V00B0000 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C23:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 N1_V01S0100
arc: V00T0100 H02E0301
arc: W1_H02W0501 V06S0303
arc: CLK0 G_HPBX0100
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: M0 H02E0601
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q4
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C24:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0301 E3_H06W0003
arc: V00B0000 E1_H02W0401
arc: V00T0100 V02S0501
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00R0000
arc: A4 V02S0101
arc: B0 H02W0101
arc: B1 V00B0000
arc: B4 E1_H02W0301
arc: C0 F4
arc: C1 F4
arc: C4 V02S0201
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D4 H00R0100
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
word: SLICEC.K0.INIT 0011001000010000
word: SLICEA.K1.INIT 1100110011001111
word: SLICEA.K0.INIT 1000100010001101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R19C25:PLC2
arc: E1_H02E0101 V02S0101
arc: H00L0100 H02W0301
arc: H00R0000 V02S0601
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: A0 H02E0501
arc: A1 H00R0000
arc: A2 V02N0501
arc: A4 V02N0101
arc: A5 V00T0100
arc: A6 V00T0100
arc: A7 V00T0100
arc: B0 E1_H02W0101
arc: B1 H02W0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 H00L0100
arc: C1 F4
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 F4
arc: C6 F4
arc: C7 F4
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H02W0201
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: M2 V00B0100
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: V00B0100 F7
arc: W1_H02W0101 F1
word: SLICED.K1.INIT 0000001010001010
word: SLICEA.K0.INIT 0100000001110000
word: SLICEB.K0.INIT 1010111110101100
word: SLICEB.K1.INIT 1111111111111100
word: SLICEC.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 0001000100000011
word: SLICEC.K1.INIT 0000010000010101
word: SLICED.K0.INIT 0000100000101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R19C26:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 V06S0003
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 F5
arc: A3 F5
arc: A4 H02W0501
arc: A5 V02S0301
arc: A6 H00L0000
arc: A7 E1_H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C6 H01E0001
arc: C7 N1_V02S0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 F2
arc: D5 E1_H02W0201
arc: D6 F0
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q5
arc: M0 E1_H02W0601
arc: M2 V00B0000
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V02N0501 Q5
arc: N1_V02N0601 F6
arc: S1_V02S0501 Q5
word: SLICEC.K1.INIT 0011001000010000
word: SLICEA.K0.INIT 0010000001110000
word: SLICEA.K1.INIT 0010111101111111
word: SLICED.K0.INIT 0011001000010000
word: SLICEC.K0.INIT 0111011101110010
word: SLICED.K1.INIT 0010001100100000
word: SLICEB.K1.INIT 0000010011001100
word: SLICEB.K0.INIT 0000010000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R19C27:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 N1_V02S0501
arc: A1 N1_V02S0701
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 F5
arc: A5 V00B0000
arc: A6 V02N0301
arc: A7 N1_V02S0101
arc: B0 N1_V02S0101
arc: B1 E1_H02W0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 N1_V02S0501
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 E1_H02W0101
arc: C0 F6
arc: C1 E1_H01W0000
arc: C2 V02S0401
arc: C3 H00R0100
arc: C4 E1_H01E0101
arc: C5 H02W0401
arc: C7 V00T0000
arc: D0 V02S0201
arc: D1 H02E0001
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 V02N0601
arc: D5 F0
arc: D6 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M2 V00B0100
arc: N1_V01N0001 F1
arc: N1_V02N0601 F4
word: SLICED.K1.INIT 1010100000001000
word: SLICEB.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0000000100110011
word: SLICED.K0.INIT 0001000111011101
word: SLICEA.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 0011001011111110
word: SLICEA.K1.INIT 0010001000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C28:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0701 H02W0701
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N1_V01S0000
arc: A1 F5
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 H02E0701
arc: B0 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: C0 F4
arc: C1 F4
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C5 V01N0101
arc: C6 Q6
arc: C7 E1_H01E0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02E0201
arc: D2 H02W0201
arc: D3 W1_H02E0001
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 W1_H02E0201
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: M2 H02W0601
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S3_V06S0303 Q6
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1000110110101111
word: SLICEB.K1.INIT 0001000100001111
word: SLICED.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R19C29:PLC2
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0501 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 H02E0701
arc: A1 F7
arc: A2 V00T0000
arc: A3 F5
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: A6 F5
arc: A7 N1_V01N0101
arc: B3 H02E0301
arc: C0 N1_V01S0100
arc: C1 F4
arc: C2 N1_V01N0001
arc: C4 Q4
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 V01S0100
arc: D3 F0
arc: D4 W1_H02E0001
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 F6
arc: H01W0100 F6
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F2
arc: S1_V02S0501 Q7
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W1_H02W0501 Q7
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1110111000100010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C30:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 V02S0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R19C31:PLC2
arc: E1_H02E0101 V01N0101
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02S0201
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: C0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: M3 H00L0000
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R19C32:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0201 N1_V02S0201
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 H01E0101
arc: C1 N1_V01S0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q1
arc: E1_H02E0101 F1
arc: E1_H02E0501 Q7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 Q3
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C33:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0201
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 H01E0001
arc: A0 H00R0000
arc: A1 H00R0000
arc: A3 V00T0000
arc: A5 V02N0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B3 S1_V02N0101
arc: B4 F3
arc: C0 H00L0000
arc: C1 H00L0000
arc: C3 V02N0601
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: CE0 W1_H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D3 S1_V02N0001
arc: D4 H02E0001
arc: D5 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: N1_V02N0501 Q5
arc: S1_V02S0701 F5
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1001111110111111
word: SLICEA.K1.INIT 0001011100110111
word: SLICEB.K1.INIT 0010000000000000
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 0000000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R19C34:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V02S0601
arc: V00T0000 V02S0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0601 N1_V01S0000
arc: A0 F7
arc: A2 V00B0000
arc: A3 H02E0701
arc: A4 N1_V02S0101
arc: A5 Q5
arc: A6 N1_V02S0301
arc: B0 N1_V02S0301
arc: B1 N1_V02S0101
arc: B2 V02S0301
arc: B4 V02N0501
arc: B6 V00B0100
arc: C0 H02E0401
arc: C2 E1_H01W0000
arc: C3 F4
arc: C4 V02S0201
arc: C5 E1_H02W0401
arc: C6 H02W0601
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V01S0100
arc: D4 N1_V02S0601
arc: D5 V00B0000
arc: D6 E1_H01W0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 H00L0000
arc: M6 W1_H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0401 F6
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 F4
arc: V01S0100 Q1
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1110000010100000
word: SLICEA.K1.INIT 1100110011001100
word: SLICED.K0.INIT 1110000011000000
word: SLICEB.K0.INIT 0001000000010001
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 1010000010100000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C35:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 H02E0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V02S0601
arc: A2 N1_V02S0501
arc: A3 W1_H02E0501
arc: A4 V00B0000
arc: A5 H02W0701
arc: A6 E1_H01W0000
arc: A7 E1_H02W0501
arc: B0 E1_H02W0301
arc: B2 H00L0000
arc: B3 V02N0301
arc: B4 W1_H02E0301
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 V02N0701
arc: CE0 N1_V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0301 F3
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0701 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0501 Q7
arc: S3_V06S0203 F4
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C36:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: A0 V02S0501
arc: A1 W1_H02E0701
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A6 N1_V02S0101
arc: A7 V02S0301
arc: B0 V02S0101
arc: B1 V00T0000
arc: B4 H01E0101
arc: B5 H01E0101
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 E1_H02W0401
arc: C7 N1_V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 H02W0001
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q1
arc: N1_V02N0501 Q7
arc: S1_V02S0001 F0
arc: S1_V02S0401 Q6
arc: S3_V06S0203 Q7
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 1111111111111011
word: SLICEC.K1.INIT 0101111111111011
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1010000010100011
word: SLICED.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C37:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: A0 V02S0701
arc: A4 V00T0100
arc: A5 N1_V02S0301
arc: A6 F5
arc: B0 S1_V02N0101
arc: B4 V01S0000
arc: C0 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 W1_H02E0401
arc: C6 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D4 H00R0100
arc: D5 V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H02E0201
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F4
arc: N3_V06N0003 F0
arc: N3_V06N0303 Q6
arc: S1_V02S0701 F5
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0111011100000111
word: SLICEC.K0.INIT 0000000000000100
word: SLICEC.K1.INIT 0000010100000000
word: SLICED.K0.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C38:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 W3_H06E0203
arc: CLK0 G_HPBX0100
arc: H01W0000 Q2
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: W3_H06W0103 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C39:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101

.tile R19C40:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 N3_V06S0103
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 V00T0100
arc: A6 H02W0501
arc: A7 E1_H02W0501
arc: B0 N1_V02S0301
arc: B2 V01N0001
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V02S0501
arc: B7 V00T0000
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: M0 V00B0000
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C41:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 S3_V06N0003
arc: A0 V02N0501
arc: A1 H00L0100
arc: A2 V02N0701
arc: A3 H02E0501
arc: A4 V02N0301
arc: A5 V00T0000
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 N1_V02S0501
arc: B5 H00R0000
arc: F6 F6_SLICE
arc: H01W0000 F6
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C42:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 H02E0201
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00T0100 V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 S1_V02N0501
arc: A1 N1_V02S0501
arc: A2 V02S0701
arc: A3 H02E0501
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 S1_V02N0301
arc: B4 N1_V01S0000
arc: B5 H02E0101
arc: B6 F3
arc: B7 V00B0000
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 S1_V02N0401
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: C7 H02E0601
arc: D0 V01S0100
arc: D1 N1_V02S0201
arc: D2 W1_H02E0201
arc: D3 H02E0001
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: M0 V00T0000
arc: N1_V01N0001 F5
arc: S1_V02S0601 F6
arc: V00T0000 F2
arc: V01S0100 F7
word: SLICEC.K1.INIT 1000001001000001
word: SLICEC.K0.INIT 1001000000001001
word: SLICEB.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000110011001111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1100010011001100
word: SLICEB.K1.INIT 1101000011011101
word: SLICED.K0.INIT 1100000000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R19C43:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H01E0001
arc: V00B0000 V02S0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C44:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W1_H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0401
arc: A1 H00R0000
arc: A3 V00T0000
arc: B1 V02N0301
arc: B3 N1_V02S0301
arc: C1 H02E0401
arc: C3 H02E0401
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D3 V02N0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F1
arc: E1_H02E0201 Q0
arc: E3_H06E0203 Q7
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q4
arc: M0 H02E0601
arc: M2 V00B0000
arc: M4 H02W0401
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: V01S0000 F1
word: SLICEA.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0100000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C45:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 H01E0001
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q5
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C46:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H02W0601
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: A2 H02E0501
arc: A3 F7
arc: A4 F7
arc: A7 E1_H01W0000
arc: B2 W1_H02E0101
arc: B4 V02N0501
arc: C2 H02E0601
arc: C4 V01N0101
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D2 H01E0101
arc: D3 V02S0001
arc: D4 V02N0401
arc: D6 V01N0001
arc: D7 F2
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: M0 V00B0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0001 Q2
arc: S1_V02S0601 F6
arc: V00T0100 Q3
arc: V01S0000 F4
arc: W1_H02W0001 Q2
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 0000010000000000
word: SLICED.K1.INIT 0000010100000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0010001000101000
word: SLICEB.K1.INIT 1010101011111111
word: SLICED.K0.INIT 1111000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R19C47:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: W1_H02W0601 V06N0303
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C48:PLC2
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0101 W3_H06E0103
arc: CLK0 G_HPBX0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: V00T0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C49:PLC2
arc: H00R0000 H02W0401
arc: CLK0 G_HPBX0100
arc: M0 V00B0100
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0000 Q0
arc: W1_H02W0701 Q5
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C50:PLC2
arc: W1_H02W0401 W3_H06E0203

.tile R20C11:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R20C12:PLC2
arc: H01W0100 E3_H06W0303

.tile R20C14:PLC2
arc: S3_V06S0003 E3_H06W0003

.tile R20C15:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: V00T0100 V02S0501
arc: CLK0 G_HPBX0100
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C16:PLC2
arc: H00L0000 V02S0001
arc: CLK0 G_HPBX0100
arc: E1_H02E0701 Q7
arc: H00L0100 Q1
arc: M1 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C17:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0100 Q2
arc: M2 V00B0000
arc: M3 H01W0100
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C18:PLC2
arc: H00L0100 V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: W3_H06W0303 E3_H06W0303
arc: CLK0 G_HPBX0100
arc: H00R0000 Q6
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: V01S0000 Q2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C19:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 V01N0101
arc: V00B0000 V02S0201
arc: A0 V02S0501
arc: B0 W1_H02E0101
arc: C0 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: M1 H00R0100
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0501 Q5
arc: V00T0100 Q1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111110010111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C20:PLC2
arc: N1_V02N0601 H06E0303
arc: V00T0000 N1_V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: A0 H02E0701
arc: B0 N1_V02S0301
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: M1 V01S0100
arc: M2 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0301 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111110010101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C21:PLC2
arc: H00R0100 H02E0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: A0 W1_H02E0701
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0201 Q2
arc: S1_V02S0101 Q3
arc: V00B0000 Q4
word: SLICEA.K0.INIT 1111111110101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R20C22:PLC2
arc: W1_H02W0401 S1_V02N0401

.tile R20C23:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003

.tile R20C24:PLC2
arc: E3_H06E0303 V06S0303
arc: H00L0000 E1_H02W0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0501 E1_H01W0100
arc: V00T0000 H02W0201
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: B1 V00T0000
arc: B2 V02N0101
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0201
arc: D2 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0201 Q2
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C25:PLC2
arc: E1_H02E0001 V06S0003
arc: H00R0100 H02W0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: S1_V02S0301 H02W0301
arc: W1_H02W0001 V01N0001
arc: A1 V01N0101
arc: A2 V02N0501
arc: B0 H02W0301
arc: B1 V02N0301
arc: B3 V02N0101
arc: C0 V02N0401
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: W1_H02W0201 Q2
word: SLICEA.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C26:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 H02W0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V01N0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0501
arc: A2 V02N0701
arc: A4 F5
arc: A5 Q5
arc: A6 S1_V02N0301
arc: B0 V01N0001
arc: B1 V00T0000
arc: B2 V02N0101
arc: B4 E1_H02W0301
arc: B5 N1_V01S0000
arc: B6 E1_H02W0301
arc: C1 V02N0601
arc: C2 V02N0401
arc: C4 N1_V02S0001
arc: C6 H02W0601
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02N0201
arc: D2 N1_V02S0201
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q2
arc: H01W0100 F4
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q4
arc: S1_V02S0001 F2
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q7
arc: V00T0000 F2
arc: V00T0100 Q3
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0000000101000101
word: SLICEC.K0.INIT 0000010000000111
word: SLICEC.K1.INIT 1110111000100010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R20C27:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0101
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00T0100 V02S0501
arc: W1_H02W0201 E1_H01W0000
arc: A0 E1_H02W0701
arc: A1 H02E0701
arc: A2 N1_V02S0701
arc: A3 F5
arc: A5 H02W0701
arc: A6 H02E0701
arc: B0 S1_V02N0101
arc: B1 H02W0101
arc: B2 H02E0301
arc: B4 H00R0000
arc: B7 H02W0301
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 V02S0401
arc: C3 F4
arc: C4 H02E0601
arc: C5 V00B0100
arc: C6 Q6
arc: C7 F4
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D2 F0
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q5
arc: E1_H02E0101 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F7
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H00L0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: N1_V02N0501 F5
arc: N3_V06N0303 Q5
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0701 Q5
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 Q6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0011000000100010
word: SLICEA.K1.INIT 1111111111100100
word: SLICEB.K0.INIT 0000111000000010
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R20C28:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V01S0100
arc: V00B0000 H02E0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00R0000
arc: A2 N1_V02S0701
arc: A4 S1_V02N0301
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B3 Q3
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: B6 H02E0301
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 H02W0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0100
arc: C5 H01E0001
arc: C6 V01N0101
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 H01E0101
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 H02W0201
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0101 F6
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M3 H01W0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q3
arc: S1_V02S0401 Q6
arc: V00B0100 F7
arc: V00T0100 F3
arc: V01S0000 F3
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1110111011110000
word: SLICEA.K1.INIT 1111110011111111
word: SLICED.K0.INIT 0111011101110100
word: SLICEC.K0.INIT 0000001000010011
word: SLICED.K1.INIT 0000010010001100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 0000000011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R20C29:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: W1_H02W0501 V02S0501
arc: A1 F5
arc: A2 F5
arc: A4 F5
arc: A6 F7
arc: A7 Q7
arc: B0 W1_H02E0101
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 Q3
arc: B4 F3
arc: B5 H02E0301
arc: B6 H02E0101
arc: B7 V02S0501
arc: C0 N1_V01S0100
arc: C1 V02N0401
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: C4 S1_V02N0001
arc: C5 N1_V02S0201
arc: C6 V02S0001
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D2 H02E0001
arc: D3 H00R0000
arc: D4 H02E0001
arc: D5 V02S0401
arc: D6 F0
arc: D7 V02S0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q5
arc: M3 H02E0201
arc: M5 H02W0001
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q3
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: S1_V02S0001 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0701 Q5
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K1.INIT 1010101011001100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0000110001000100
word: SLICEC.K0.INIT 0000001100000101
word: SLICED.K0.INIT 0001000011010000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 0001000000010011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C30:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: N1_V02N0101 H06E0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 E1_H01W0000
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 H01E0101
arc: W3_H06W0303 E1_H02W0501

.tile R20C31:PLC2
arc: E1_H02E0001 V06S0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: V00B0100 H02W0701
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0501
arc: A5 V00T0000
arc: B0 V00T0000
arc: B1 V01N0001
arc: B2 H00L0000
arc: B3 H00L0000
arc: B5 V02N0501
arc: C0 S1_V02N0401
arc: C1 H00L0000
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 V01N0101
arc: C5 S1_V02N0201
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 H02W0001
arc: D3 V02N0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D7 H02W0001
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F4
arc: V00T0000 Q0
arc: V01S0000 F7
word: SLICEB.K1.INIT 0010000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0001110011001100
word: SLICEB.K0.INIT 1111111000000000
word: SLICEA.K1.INIT 0000100000000001
word: SLICEC.K1.INIT 0000000000110110
word: SLICEC.K0.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C32:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02N0201
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0701 N1_V02S0701
arc: A5 E1_H01W0000
arc: A7 E1_H02W0501
arc: B5 E1_H02W0101
arc: B7 V00B0100
arc: C5 V02S0201
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D5 H02W0001
arc: D7 H02W0201
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0601 Q4
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: W1_H02W0501 F5
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1111000100000001
word: SLICED.K1.INIT 1100000011000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C33:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: A0 H00R0000
arc: A1 H00L0000
arc: A6 H02E0501
arc: A7 V02S0301
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 H02W0301
arc: B3 H02E0101
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 H00L0000
arc: C1 F6
arc: C2 H02W0601
arc: C4 E1_H01E0101
arc: C5 F4
arc: C6 H02W0601
arc: C7 F4
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 V02S0601
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: V00T0000 Q2
arc: V01S0000 F3
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111111111111110
word: SLICEA.K1.INIT 0111011111111110
word: SLICED.K0.INIT 0001001111011111
word: SLICEB.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C34:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0203 V06S0203
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02W0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 E3_H06W0203
arc: A1 E1_H02W0701
arc: A2 F5
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 F7
arc: A7 H02E0701
arc: B1 V02N0301
arc: B2 V01N0001
arc: B3 V02N0101
arc: B4 V02N0501
arc: B5 N1_V02S0501
arc: B6 V02S0701
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C2 E1_H02W0401
arc: C4 V02S0001
arc: C5 H02E0401
arc: C6 F4
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 F0
arc: D2 V02N0201
arc: D3 N1_V01S0000
arc: D4 H02W0201
arc: D5 H02W0001
arc: D6 E1_H01W0100
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E1_H02E0301 F1
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F0
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V02N0001 F2
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0100 Q4
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q4
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0111111100000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0100110011001100
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R20C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02N0001
arc: H00R0000 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A1 H02W0501
arc: A2 H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A6 F5
arc: A7 S1_V02N0301
arc: B1 V02N0101
arc: B2 W1_H02E0301
arc: B3 V02S0301
arc: B4 H02W0301
arc: B6 H02W0101
arc: B7 V00T0000
arc: C1 V02N0401
arc: C2 V02S0601
arc: C3 E1_H02W0401
arc: C4 H01E0001
arc: C5 N1_V02S0001
arc: C6 V01N0101
arc: C7 F4
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: D7 F2
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q1
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F7
arc: S1_V02S0001 Q2
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: V00T0000 F0
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q1
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1100100000001000
word: SLICED.K0.INIT 0000000001110000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 H02W0501
arc: A4 E1_H01W0000
arc: A5 E1_H02W0701
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 E1_H02W0301
arc: B1 V02N0301
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 H00L0000
arc: B5 W1_H02E0301
arc: B6 V01S0000
arc: B7 V02S0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02S0401
arc: C3 E1_H02W0601
arc: C4 Q4
arc: C5 F4
arc: C6 H01E0001
arc: C7 H01E0001
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: V00T0100 F3
arc: V01S0000 Q6
arc: V01S0100 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0401 F6
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1010011111111111
word: SLICEA.K1.INIT 0000011101011111
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000110001
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0010101010101010
word: SLICEC.K0.INIT 0000010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R20C37:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: A2 W1_H02E0701
arc: A4 E1_H01W0000
arc: A5 V02S0301
arc: A7 N1_V01S0100
arc: B0 E1_H01W0100
arc: B7 V02S0701
arc: C0 W1_H02E0601
arc: C2 H02E0601
arc: C4 V00B0100
arc: C5 H02E0601
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D4 V00B0000
arc: D5 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M3 H02E0201
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q3
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1010000010100000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C38:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: H00R0100 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 V02S0501
arc: B0 H01W0100
arc: B1 Q1
arc: B2 V02N0301
arc: B4 H00L0000
arc: C0 F4
arc: C1 F4
arc: C2 V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 Q2
arc: D4 V02N0401
arc: E1_H01E0101 F0
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0001101101011111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1111111111111110
word: SLICEA.K1.INIT 0111111101111110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C39:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 N1_V02S0001
arc: W1_H02W0001 V06S0003
arc: A2 H02E0701
arc: B2 H00R0100
arc: C2 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 H01E0101
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: H00R0100 Q5
arc: LSR1 H02E0501
arc: M5 H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
word: SLICEB.K0.INIT 0000110001011100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C40:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 V01N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00L0100
arc: A3 V01N0101
arc: A4 V00T0000
arc: A5 V00T0100
arc: A7 F5
arc: B0 V02N0101
arc: B1 N1_V02S0101
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 V02N0701
arc: B6 H02E0301
arc: B7 F1
arc: C0 H02W0401
arc: C1 V02N0401
arc: C3 N1_V02S0401
arc: C4 V02S0001
arc: C5 H02W0401
arc: C6 F4
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0201
arc: D2 Q2
arc: D3 H00R0000
arc: D4 F0
arc: D5 V02N0601
arc: D6 W1_H02E0201
arc: D7 H01W0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0601 F6
arc: V00B0000 F6
arc: V00B0100 F7
arc: V01S0100 F6
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 1000010000100001
word: SLICEA.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 1000001001000001
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011000011110011
word: SLICEC.K0.INIT 1111011100000000
word: SLICED.K0.INIT 1100111111111111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C41:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02E0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H02E0701
arc: V00T0000 H02E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02S0401
arc: A1 H00L0000
arc: A2 F5
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A7 H00R0000
arc: B1 V02N0101
arc: B2 H02E0301
arc: B3 V02N0101
arc: B4 V02S0501
arc: B5 V02N0701
arc: B6 H02E0101
arc: B7 V02S0501
arc: C1 H02E0401
arc: C2 S1_V02N0601
arc: C3 H02E0401
arc: C4 V02N0001
arc: C5 H02E0601
arc: C6 H01E0001
arc: C7 V00T0000
arc: D1 H01E0101
arc: D2 F0
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00B0000
arc: V00B0000 F4
word: SLICEC.K0.INIT 1000110010101111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000101011001111
word: SLICED.K1.INIT 1111010100110001
word: SLICEC.K1.INIT 1100001100000000
word: SLICEB.K0.INIT 1000001000000000
word: SLICED.K0.INIT 0000000011110011
word: SLICEB.K1.INIT 1001000000001001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C42:PLC2
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0001
arc: W1_H02W0401 H01E0001
arc: A1 H02W0701
arc: A3 V02N0501
arc: A4 H02E0501
arc: A5 V00T0000
arc: A6 W1_H02E0501
arc: A7 H02E0701
arc: B1 V02N0101
arc: B3 H02E0101
arc: B4 H01E0101
arc: B5 V00B0100
arc: B6 V02N0701
arc: B7 H02E0301
arc: C1 H02W0601
arc: C3 H02E0601
arc: C4 V02S0201
arc: C5 F4
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: D1 W1_H02E0001
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 F0
arc: D6 W1_H02E0001
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: N1_V01N0001 F6
arc: V00B0100 F7
arc: W1_H02W0201 F2
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101000011011101
word: SLICEC.K0.INIT 1000010000000000
word: SLICED.K1.INIT 1101000000001101
word: SLICEC.K1.INIT 0111111111111111
word: SLICED.K0.INIT 1001000000001001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000010000100001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C43:PLC2
arc: N1_V02N0301 E1_H02W0301
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701

.tile R20C44:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: A0 H00L0100
arc: A3 V00T0000
arc: B1 H00R0100
arc: B2 E1_H02W0301
arc: B3 H02W0301
arc: C0 H02W0601
arc: C1 W1_H02E0601
arc: C2 N1_V01N0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: V00T0000 Q0
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R20C45:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02E0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: V00B0100 H02E0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: B2 H01W0100
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0201
arc: D2 S1_V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0100 Q1
word: SLICEB.K0.INIT 1110111001000100
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111101001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R20C46:PLC2
arc: E1_H02E0301 V02S0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: V00T0000 N1_V02S0401
arc: W1_H02W0301 N3_V06S0003
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H01W0100
arc: B4 V00B0100
arc: B5 V00B0100
arc: B7 V00B0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 H00R0100
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 V00B0100
arc: C7 E1_H01E0101
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 F7
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V01S0100 Q4
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111110011111001
word: SLICEA.K1.INIT 1111110011101000
word: SLICEB.K0.INIT 0011001100010010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0110010001100110
word: SLICEC.K1.INIT 0110100010101010
word: SLICED.K0.INIT 0101101010101010
word: SLICED.K1.INIT 1111111111111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C47:PLC2
arc: E1_H02E0601 V01N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H06E0303
arc: A2 V01N0101
arc: B2 F3
arc: C0 E1_H01W0000
arc: C2 V02N0601
arc: C3 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V02N0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 F0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEB.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R20C48:PLC2
arc: W1_H02W0601 W3_H06E0303
arc: A1 V02N0501
arc: B1 V01N0001
arc: C1 H02E0601
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 H01E0001
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C4:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R20C51:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R20C57:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R20C5:PLC2
arc: H01W0100 E3_H06W0303

.tile R20C63:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R20C69:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C75:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C81:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R20C87:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R21C12:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R21C18:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: W3_H06W0203 E3_H06W0203
arc: CLK0 G_HPBX0100
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: M1 H00R0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: V01S0000 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C19:PLC2
arc: H00L0100 H02W0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: CLK0 G_HPBX0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: V00T0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C20:PLC2
arc: H00L0100 N1_V02S0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: CLK0 G_HPBX0100
arc: M1 V01S0100
arc: M2 V00B0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V01S0100 Q2
arc: W1_H02W0301 Q1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C21:PLC2
arc: H00L0100 V02S0101
arc: CLK0 G_HPBX0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: N1_V02N0301 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C23:PLC2
arc: E1_H02E0301 V02S0301
arc: B0 E1_H02W0301
arc: B1 V02S0101
arc: B2 V02S0101
arc: C0 E1_H02W0401
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0001
arc: D2 E1_H02W0201
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C24:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: V00B0000 V02S0201
arc: W1_H02W0001 N1_V01S0000
arc: W3_H06W0203 E3_H06W0203
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 N1_V01S0100
arc: A5 E1_H02W0501
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 N1_V02S0301
arc: B2 H00R0000
arc: B3 H02E0101
arc: B4 E1_H02W0301
arc: B5 V02S0501
arc: B6 H01E0101
arc: B7 N1_V01S0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C25:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0301 W1_H02E0301
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0301 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V02N0501
arc: A4 V02S0301
arc: A5 E1_H02W0501
arc: A6 E1_H01W0000
arc: A7 V02N0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B4 V02N0701
arc: B5 W1_H02E0301
arc: B6 V00B0100
arc: B7 H02W0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C26:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: A0 E1_H01E0001
arc: A1 H02W0701
arc: A3 V02N0701
arc: A4 V02N0101
arc: A5 E1_H02W0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q3
arc: N1_V02N0201 F0
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C27:PLC2
arc: E1_H02E0401 V02S0401
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 H01E0101
arc: A0 H02E0501
arc: A1 H02E0501
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B7 E1_H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C7 H02E0401
arc: D0 V02S0001
arc: D1 V02S0001
arc: D7 F0
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 E1_H02W0601
word: SLICEA.K0.INIT 0111001101111111
word: SLICEA.K1.INIT 0100000001001100
word: SLICED.K1.INIT 1110111111100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C28:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: A0 F5
arc: A1 F5
arc: A4 V02N0301
arc: A5 V02N0301
arc: A7 V02N0301
arc: B0 F3
arc: B1 F3
arc: B3 V02N0301
arc: B4 W1_H02E0301
arc: B7 N1_V01S0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 V02S0001
arc: C7 V02N0001
arc: D0 V02N0001
arc: D1 V02N0001
arc: D3 N1_V01S0000
arc: D4 N1_V02S0601
arc: D5 N1_V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: N1_V01N0001 F0
arc: N1_V01N0101 F7
word: SLICEC.K0.INIT 0000010010001100
word: SLICED.K1.INIT 0010000001110000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 0000001100000101
word: SLICEA.K0.INIT 1111001111110101
word: SLICEC.K1.INIT 1111101001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R21C29:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0401 H02E0401
arc: N3_V06N0203 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 N3_V06S0303
arc: A2 V02S0501
arc: A6 V02N0301
arc: A7 V02S0301
arc: B2 V02N0301
arc: B6 V02S0501
arc: B7 H02E0301
arc: C1 N1_V01N0001
arc: C2 N1_V01S0100
arc: C6 V02S0001
arc: C7 N1_V02S0001
arc: D1 N1_V01S0000
arc: D2 H02E0201
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F2
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0000000100001101
word: SLICED.K0.INIT 0000010100010001
word: SLICEB.K0.INIT 0100010000001100
word: SLICEA.K1.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R21C30:PLC2
arc: E1_H02E0001 V02S0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02W0701
arc: B1 E1_H01W0100
arc: C1 E1_H01W0000
arc: D1 V02S0201
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0110101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C31:PLC2
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: V00B0000 H02W0401
arc: A1 H00L0100
arc: A2 F7
arc: A3 E1_H01E0001
arc: A5 F7
arc: A6 V00T0100
arc: A7 V00T0100
arc: B1 V00T0000
arc: B2 F3
arc: B3 H01W0100
arc: B5 N1_V01S0000
arc: B6 V00T0000
arc: C1 H00R0100
arc: C2 E1_H01W0000
arc: C3 F4
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: C6 V02S0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 H02E0001
arc: D3 N1_V01S0000
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 V01S0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F6
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: V00B0100 F5
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 F0
arc: W1_H02W0501 F5
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K0.INIT 0000101000000001
word: SLICED.K1.INIT 0000101000000000
word: SLICEB.K1.INIT 0000000011001110
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0110011001000110
word: SLICEC.K1.INIT 0001000100010011
word: SLICEB.K0.INIT 0011001110110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C32:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 V02S0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W3_H06W0203 E3_H06W0203
arc: B0 H02W0101
arc: C0 V02N0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C33:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 H01E0001
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: D0 V02S0001
arc: D1 V02S0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
word: SLICEA.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0000110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R21C34:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 N1_V01S0000
arc: A0 H01E0001
arc: A2 V02S0501
arc: A3 V00B0000
arc: A5 V00T0000
arc: A6 F7
arc: A7 F5
arc: B0 E1_H02W0301
arc: B2 H00R0000
arc: B3 V02S0301
arc: B5 V02S0501
arc: B7 V02S0501
arc: C0 H00L0000
arc: C2 V02N0401
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V01S0100
arc: D3 S1_V02N0001
arc: D4 N1_V02S0401
arc: D5 E1_H02W0001
arc: D6 V02S0401
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M4 V00B0100
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: V00B0000 Q4
arc: V00T0100 F3
arc: V01S0000 Q4
arc: V01S0100 Q7
word: SLICED.K1.INIT 0000101000000010
word: SLICED.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 0001010000000100
word: SLICEB.K1.INIT 1100000010100000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R21C35:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 V02S0701
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0100 H02E0101
arc: A0 H02E0501
arc: A1 H00L0000
arc: A2 F5
arc: A3 F7
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: A6 N1_V01S0100
arc: A7 V00T0100
arc: B0 V02S0301
arc: B1 E1_H01W0100
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: B6 V01S0000
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 H02E0601
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 V02S0001
arc: C7 V02S0201
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 Q2
arc: D3 F0
arc: D4 H02W0001
arc: D5 H01W0000
arc: D6 H00R0100
arc: D7 H01W0000
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 F6
arc: H01W0000 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F1
arc: V00T0000 Q0
arc: V01S0000 Q2
word: SLICED.K0.INIT 0000001100000001
word: SLICEC.K0.INIT 0100100000001000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0011001000110000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 0000000010000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C36:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: H00L0000 V02S0201
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 H02E0701
arc: A5 V02S0101
arc: A7 F5
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00L0000
arc: B5 V02S0501
arc: B7 V02S0701
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 W1_H02E0401
arc: C5 E1_H01E0101
arc: C6 W1_H02E0601
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 S1_V02N0201
arc: D3 V01S0100
arc: D5 F2
arc: D6 N1_V02S0601
arc: D7 V02S0401
arc: E1_H01E0101 Q6
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 F6
arc: H00R0100 Q7
arc: H01W0000 F3
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M3 W1_H02E0201
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0601 F6
arc: V00T0000 F0
arc: V01S0100 Q6
arc: W1_H02W0301 Q3
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000001100000001
word: SLICEC.K1.INIT 0010110000000000
word: SLICED.K1.INIT 0000000011001000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C37:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0701 N1_V01S0100

.tile R21C38:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W3_H06W0203 E3_H06W0203

.tile R21C3:PLC2
arc: S3_V06S0203 H06W0203

.tile R21C40:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q6
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C41:PLC2
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0201 S1_V02N0201
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q6
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C42:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0303 N3_V06S0303
arc: A7 H00R0000
arc: B7 H02E0301
arc: C7 H02E0601
arc: D7 H00L0100
arc: F7 F7_SLICE
arc: V01S0000 F7
word: SLICED.K1.INIT 1011000010111011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C43:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R21C44:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: W1_H02W0101 N3_V06S0103
arc: A0 H00R0000
arc: A2 V00T0000
arc: A4 F7
arc: A5 S1_V02N0301
arc: A6 N1_V02S0101
arc: B0 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: C0 H00R0100
arc: C1 F4
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 Q4
arc: C5 V02N0001
arc: C6 N1_V02S0001
arc: C7 V00T0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 N1_V02S0001
arc: D2 V01S0100
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 E1_H02W0001
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR1 V00B0000
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 0000010000010101
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0000111111111111
word: SLICED.K0.INIT 1010111010101011
word: SLICEC.K0.INIT 1111111111110101
word: SLICEA.K0.INIT 1101111100011100
word: SLICEB.K0.INIT 0110101010001010
word: SLICEB.K1.INIT 0011110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C45:PLC2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: A0 H00L0000
arc: A2 V00T0000
arc: B0 H02E0301
arc: B2 H02E0301
arc: C0 H02E0401
arc: C2 H02E0401
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 Q2
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 0000110100001110
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000110111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C46:PLC2
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 H01E0001
arc: A6 S1_V02N0301
arc: B6 S1_V02N0501
arc: C6 V02N0201
arc: D6 V02N0601
arc: F6 F6_SLICE
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 0000000100100011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R21C47:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E1_H02W0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 E1_H02W0001
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H02W0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C48:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0501 H01E0101
arc: W1_H02W0101 N1_V02S0101
arc: B0 V00T0000
arc: B1 Q1
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D7 E1_H02W0001
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: V00B0100 F7
arc: V00T0000 Q0
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R21C49:PLC2
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R21C50:PLC2
arc: W1_H02W0001 W3_H06E0003

.tile R21C53:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R21C54:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C56:PLC2
arc: N3_V06N0303 H06E0303

.tile R21C60:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C66:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C6:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R21C72:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C78:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R21C84:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R21C87:PLC2
arc: S1_V02S0701 H06E0203

.tile R23C18:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R23C19:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R23C20:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R23C26:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R23C28:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R23C29:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R23C31:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R23C34:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 N3_V06S0203

.tile R23C36:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R23C37:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R23C41:PLC2
arc: N1_V02N0201 E3_H06W0103

.tile R23C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101

.tile R23C43:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R23C44:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N3_V06S0103

.tile R23C46:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R23C47:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R23C53:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R23C59:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R23C65:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R23C71:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R23C77:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R23C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R24C27:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R24C28:PLC2
arc: H00R0000 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E3_H06E0303 Q5
arc: M5 H00R0000
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C29:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R24C31:PLC2
arc: N3_V06N0303 H06E0303

.tile R24C32:PLC2
arc: E3_H06E0103 V06N0103
arc: N1_V02N0501 E1_H02W0501

.tile R24C34:PLC2
arc: N3_V06N0303 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303

.tile R24C35:PLC2
arc: N3_V06N0103 H06E0103

.tile R24C36:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R25C18:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R25C27:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R25C30:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R25C36:PLC2
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R25C41:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R25C42:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R25C44:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R25C45:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R26C14:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R26C21:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R26C27:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R26C28:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R26C36:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R26C87:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R27C18:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R27C19:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R27C20:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R27C25:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C26:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R27C27:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C28:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R27C29:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C30:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R27C32:PLC2
arc: H00R0000 V02N0401
arc: CLK0 G_HPBX0100
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C34:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R27C35:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R27C36:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R27C37:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C38:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R27C3:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R27C41:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R27C42:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: V01S0100 N3_V06S0303

.tile R27C43:PLC2
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R27C44:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R27C45:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R27C46:PLC2
arc: V01S0000 N3_V06S0103

.tile R27C47:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R28C18:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile R28C19:PLC2
arc: S3_V06S0303 N1_V01S0100

.tile R28C27:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R28C28:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100

.tile R28C29:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R28C30:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R28C31:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R28C32:PLC2
arc: N1_V02N0401 H02W0401

.tile R28C33:PLC2
arc: W1_H02W0401 S3_V06N0203

.tile R28C35:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N1_V01S0000

.tile R28C36:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R28C42:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100

.tile R28C43:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R28C44:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R28C45:PLC2
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003

.tile R28C46:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103

.tile R28C47:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R29C18:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R29C19:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C20:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R29C26:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R29C28:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R29C29:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C36:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R29C37:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R29C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R29C43:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R29C44:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R29C46:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R2C14:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203

.tile R2C15:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 V02N0701
arc: CLK0 G_HPBX0100
arc: H00R0000 Q6
arc: M1 V01S0100
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: V01S0000 Q2
arc: V01S0100 Q4
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C16:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: A0 F7
arc: A1 F7
arc: A7 V02N0101
arc: B1 H01W0100
arc: B7 E1_H02W0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C7 W1_H02E0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: D7 V01N0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
word: SLICEA.K0.INIT 1111101010101010
word: SLICEA.K1.INIT 1111101110111011
word: SLICED.K1.INIT 0000001000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C17:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: W1_H02W0301 E3_H06W0003
arc: B3 V02N0101
arc: D3 E1_H02W0201
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: S1_V02S0101 F3
arc: V01S0100 F3
word: SLICEB.K1.INIT 0000000000110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R2C18:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 W1_H02E0301
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0101 V02N0101
arc: A0 F7
arc: A3 H02E0501
arc: A7 F5
arc: B0 F3
arc: B3 E1_H02W0301
arc: C2 H02E0601
arc: C3 E1_H01W0000
arc: C5 V02N0001
arc: D0 H02E0001
arc: D2 H02W0001
arc: D3 H02E0201
arc: D5 F2
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: V01S0100 F0
word: SLICEB.K1.INIT 0000000000100011
word: SLICEA.K0.INIT 0100010011001100
word: SLICEB.K0.INIT 0000111100000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R2C19:PLC2
arc: E1_H02E0301 H01E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 H01E0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V02N0301
arc: B1 E1_H02W0301
arc: B3 V02N0101
arc: B7 H02E0301
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 F4
arc: C4 E1_H02W0601
arc: C7 V02N0001
arc: D0 H02W0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M2 H02E0601
arc: S3_V06S0103 F2
arc: V00B0000 F4
arc: V01S0000 F0
word: SLICED.K1.INIT 0000001100000000
word: SLICEA.K0.INIT 1111111110101010
word: SLICEA.K1.INIT 1100111111001111
word: SLICEB.K0.INIT 0000000010100000
word: SLICEB.K1.INIT 0011001110110011
word: SLICEC.K0.INIT 0000000000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R2C20:PLC2
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02N0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: B2 H02W0101
arc: B7 H02E0301
arc: C2 V02N0601
arc: C3 V02N0401
arc: C7 V00B0100
arc: D2 H01E0101
arc: D7 H01W0000
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0100
arc: V01S0100 F7
word: SLICED.K1.INIT 0000110011001100
word: SLICEB.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C21:PLC2
arc: S1_V02S0001 E3_H06W0003
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000

.tile R2C22:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02N0701
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 H00R0000
arc: A5 E1_H01W0000
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H01W0100
arc: B5 S1_V02N0501
arc: C0 N1_V01N0001
arc: C1 E1_H02W0401
arc: C2 N1_V01N0001
arc: C5 E1_H02W0401
arc: CE0 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D5 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: H01W0000 F0
arc: H01W0100 Q1
arc: M0 V00T0000
arc: M1 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S3_V06S0303 F5
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000111100110011
word: SLICEA.K0.INIT 0001000100000101
word: SLICEA.K1.INIT 1111001111110101
word: SLICEC.K1.INIT 0000000100110001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R2C23:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 H00L0100
arc: B0 V00B0000
arc: B1 Q1
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: CE0 V02N0201
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 Q2
arc: D3 H00R0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0000 F2
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M4 H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0101 F3
arc: S3_V06S0003 F0
arc: V00B0000 Q6
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1111010111110011
word: SLICEB.K0.INIT 0000010110101111
word: SLICEB.K1.INIT 0101000001011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R2C24:PLC2
arc: E1_H02E0501 V01N0101
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: S3_V06S0103 H06W0103
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: A0 E1_H01E0001
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V02S0701
arc: A4 H02W0501
arc: B0 V02N0301
arc: B1 Q1
arc: B2 V02S0301
arc: B3 Q3
arc: B6 V01S0000
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C4 Q4
arc: C6 Q6
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0601
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: S1_V02S0201 F2
arc: V00B0000 F6
arc: V01S0000 Q3
arc: V01S0100 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000111101010101
word: SLICEB.K0.INIT 0001000000010101
word: SLICEB.K1.INIT 1111010111110011
word: SLICED.K0.INIT 0011001100001111
word: SLICEA.K0.INIT 0000010000000111
word: SLICEA.K1.INIT 1011101110101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C25:PLC2
arc: E1_H02E0001 V02N0001
arc: S1_V02S0301 V01N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 H01E0101

.tile R2C26:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V01N0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H02W0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V02N0601
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 E1_H01E0001
arc: A3 V02N0501
arc: A6 V00T0100
arc: A7 Q7
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 V02N0101
arc: B3 Q3
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02E0001
arc: D3 H02E0001
arc: D6 V02S0401
arc: D7 H01W0000
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: S3_V06S0003 F0
arc: V00B0000 F6
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0100 Q5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0101000001011111
word: SLICEA.K0.INIT 0000000101010001
word: SLICEA.K1.INIT 1010101111111011
word: SLICED.K1.INIT 0101000001011111
word: SLICEB.K0.INIT 0000000000011101
word: SLICEB.K1.INIT 1111111100011011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C27:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 V06N0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: S1_V02S0201 H02W0201
arc: V00B0100 H02W0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S3_V06N0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 N1_V01N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 S1_V02N0201
arc: CE0 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00L0100
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q5
arc: V01S0100 Q5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1011101010111111
word: SLICEB.K0.INIT 0001000000010101
word: SLICEC.K0.INIT 0000010111110101
word: SLICEA.K1.INIT 1111000111111101
word: SLICEA.K0.INIT 0000000100001101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C28:PLC2
arc: H00L0000 H02E0001
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A3 V02S0701
arc: A4 V00T0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00B0000
arc: B1 V00B0000
arc: B4 W1_H02E0301
arc: B5 V02N0701
arc: B6 V00T0000
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C3 W1_H02E0401
arc: C4 E1_H02W0401
arc: C5 V00T0100
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M0 H01E0001
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q5
arc: W1_H02W0001 Q2
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 1100111111011101
word: SLICEC.K0.INIT 0000010000000111
word: SLICED.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 0000010111110101
word: SLICEA.K1.INIT 1111111100011101
word: SLICEA.K0.INIT 0000000000011101
word: SLICED.K1.INIT 0000010111110101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C29:PLC2
arc: W1_H02W0601 H01E0001

.tile R2C30:PLC2
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V02N0401

.tile R2C32:PLC2
arc: H00R0000 E1_H02W0401
arc: V00B0000 S1_V02N0001
arc: A0 S1_V02N0701
arc: A3 V00B0000
arc: A6 H02W0701
arc: A7 H00R0000
arc: B2 S1_V02N0301
arc: B4 E1_H02W0301
arc: B5 V02N0501
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C33:PLC2
arc: E1_H02E0701 V01N0101
arc: S1_V02S0401 V01N0001
arc: W1_H02W0701 V01N0101
arc: A1 V02N0501
arc: A2 V02N0701
arc: A4 E1_H01W0000
arc: A6 H02W0501
arc: B0 E1_H01W0100
arc: B3 V02N0101
arc: B5 S1_V02N0501
arc: B7 H02W0101
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C34:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 V01N0001
arc: D5 E1_H02W0201
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0101 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0103 F2
arc: V01S0000 Q4
arc: V01S0100 Q6
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q7
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C35:PLC2
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02E0701
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: A0 S1_V02N0701
arc: A4 V02N0101
arc: A5 W1_H02E0701
arc: A7 H02E0701
arc: B2 S1_V02N0301
arc: B3 H02E0301
arc: B6 H01E0101
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C36:PLC2
arc: E1_H02E0401 V06N0203
arc: H00R0000 S1_V02N0601
arc: V00B0000 W1_H02E0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06N0203
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 V01N0101
arc: A3 V00B0000
arc: A5 W1_H02E0501
arc: B4 H00R0000
arc: B6 S1_V02N0701
arc: B7 V00T0000
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C37:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R2C38:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0001
arc: C0 W1_H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R2C39:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H02W0501
arc: A3 V02N0501
arc: A4 E1_H02W0501
arc: A5 H02E0501
arc: A6 V02N0301
arc: A7 H02E0501
arc: B1 H02W0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 H02E0601
arc: C7 V02N0201
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 0101111100001111
word: SLICEA.K1.INIT 0111000000000000
word: SLICEB.K0.INIT 1011100011110000
word: SLICEB.K1.INIT 1101001000101001
word: SLICEC.K0.INIT 1101011100110011
word: SLICEC.K1.INIT 0101101110010111
word: SLICED.K0.INIT 0111110010001111
word: SLICED.K1.INIT 1111100111101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C40:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V06N0203
arc: V00B0000 H02W0601
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E1_H02W0601
arc: A0 F5
arc: A1 H02W0701
arc: A2 H02E0701
arc: A3 W1_H02E0501
arc: A4 H02E0701
arc: A5 H02W0501
arc: A6 V02S0301
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 S1_V02N0501
arc: B6 H01E0101
arc: B7 V02N0501
arc: C0 S1_V02N0601
arc: C1 E1_H02W0401
arc: C2 W1_H02E0601
arc: C3 H02E0401
arc: C4 V02N0201
arc: C5 H02E0401
arc: C6 W1_H02E0401
arc: C7 F4
arc: D0 V02S0001
arc: D1 F0
arc: D2 H02E0201
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F1
arc: M2 H02E0601
arc: S1_V02S0401 F6
arc: W1_H02W0301 F1
word: SLICEC.K1.INIT 1101111101111011
word: SLICEA.K0.INIT 0000000011111010
word: SLICEA.K1.INIT 1111101000000000
word: SLICEC.K0.INIT 0000011000000001
word: SLICED.K1.INIT 0011111100000000
word: SLICED.K0.INIT 0001000001010101
word: SLICEB.K0.INIT 1111111110011111
word: SLICEB.K1.INIT 0110111111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C41:PLC2
arc: E1_H02E0301 V02N0301
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: V00T0000 E1_H02W0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06N0303
arc: A0 V02N0701
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 H02E0701
arc: A5 H02W0501
arc: A6 V02N0101
arc: A7 V02N0301
arc: B0 S1_V02N0101
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 F3
arc: C0 E1_H02W0401
arc: C2 F4
arc: C3 H02W0401
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 H02E0401
arc: D0 H02E0001
arc: D2 H01E0101
arc: D3 V02N0001
arc: D4 F0
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F6
arc: M0 V00T0000
arc: V01S0000 F2
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 0101010101000101
word: SLICED.K1.INIT 0000000001010000
word: SLICEC.K1.INIT 0000000000000010
word: SLICED.K0.INIT 0011001100100011
word: SLICEB.K0.INIT 0000110100001111
word: SLICEA.K0.INIT 1100110011000100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111110100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R2C42:PLC2
arc: E1_H02E0701 V06N0203
arc: H00R0100 E1_H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V06N0203
arc: A0 H00L0100
arc: A5 F7
arc: A6 F5
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B2 F3
arc: B3 H02W0301
arc: B4 F3
arc: B5 V02N0701
arc: B6 W1_H02E0301
arc: B7 H02W0101
arc: C0 V02N0601
arc: C2 V02N0401
arc: C5 E1_H02W0601
arc: C7 V00T0000
arc: D0 H02W0201
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D5 H02W0201
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 F4
arc: M0 V00B0100
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
arc: V00T0000 F2
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1101110011111100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 0000001100000011
word: SLICED.K0.INIT 0000000001000100
word: SLICEC.K1.INIT 1010101010101000
word: SLICED.K1.INIT 1111101100000000
word: SLICEC.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R2C43:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0301
arc: A0 V02N0701
arc: A2 H02W0501
arc: A3 H02W0501
arc: A7 S1_V02N0101
arc: B0 S1_V02N0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B6 H01E0101
arc: B7 W1_H02E0301
arc: C0 F4
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 H02W0401
arc: C5 V01N0101
arc: C6 F4
arc: C7 V02N0001
arc: D0 V00B0100
arc: D2 E1_H02W0201
arc: D3 V00T0100
arc: D4 V02N0401
arc: D5 E1_H02W0201
arc: D6 E1_H01W0100
arc: D7 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 H01E0001
arc: M2 V00B0000
arc: S1_V02S0701 F5
arc: W1_H02W0001 F2
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000010000001100
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0100000001010101
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000011
word: SLICEB.K0.INIT 0001110100000000
word: SLICEB.K1.INIT 1000010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C44:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0303 V06N0303
arc: H00R0100 W1_H02E0701
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 H06W0003
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0301
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 V06N0203
arc: A0 F7
arc: A3 F5
arc: A4 V00T0100
arc: A5 H02W0701
arc: A7 H02W0701
arc: B0 H00R0100
arc: B1 H02W0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: B5 H02W0101
arc: B7 H02W0301
arc: C0 F4
arc: C1 F4
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 H02W0401
arc: C7 V02N0201
arc: D0 H02W0201
arc: D1 V00B0100
arc: D2 F0
arc: D3 F0
arc: D4 S1_V02N0601
arc: D5 V02N0601
arc: D6 E1_H01W0100
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: M0 V00B0000
arc: M2 H02W0601
arc: S3_V06S0103 F2
arc: V00B0000 F6
arc: V01S0000 F7
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0010001000000011
word: SLICEA.K1.INIT 0000000011001111
word: SLICEC.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 0000000011000100
word: SLICED.K1.INIT 1010001010001000
word: SLICED.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 1110110001010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R2C45:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06N0203
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V06N0203
arc: B1 V02N0301
arc: B2 V02N0101
arc: B5 V02N0501
arc: B7 S1_V02N0701
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C5 S1_V02N0201
arc: C7 V01N0101
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D5 F0
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F1
arc: N1_V01N0001 F0
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000000011000000
word: SLICED.K1.INIT 0000000011111100
word: SLICEB.K0.INIT 0000001100000000
word: SLICEA.K1.INIT 0011110011001111
word: SLICEA.K0.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R2C46:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: S1_V02S0301 H01E0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V06N0303
arc: A0 F7
arc: A1 H00L0100
arc: A2 F5
arc: A3 V02N0501
arc: A5 V02N0301
arc: A6 V02N0101
arc: B0 V01N0001
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 W1_H02E0101
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 H02E0101
arc: B7 S1_V02N0701
arc: C0 F4
arc: C1 E1_H01W0000
arc: C2 E1_H02W0401
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 W1_H02E0601
arc: C6 H02E0401
arc: C7 F6
arc: D0 V00T0100
arc: D1 F0
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 V02N0401
arc: D5 W1_H02E0201
arc: D6 E1_H02W0201
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0101 F1
arc: V00T0100 F3
word: SLICED.K0.INIT 0011000000110001
word: SLICEC.K0.INIT 1111000000110000
word: SLICEA.K0.INIT 0000010000000101
word: SLICED.K1.INIT 1100111100000000
word: SLICEC.K1.INIT 1010000000001000
word: SLICEB.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 1100000011000100
word: SLICEB.K1.INIT 0000000001110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C47:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: H00L0000 W1_H02E0201
arc: H00R0100 S1_V02N0701
arc: V00T0100 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 F7
arc: A6 F5
arc: A7 H02E0501
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 W1_H02E0301
arc: B5 F1
arc: B6 H02E0301
arc: B7 W1_H02E0101
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 H02W0401
arc: C6 H02E0601
arc: C7 F4
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02E0001
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0110011110001100
word: SLICEB.K1.INIT 1001101101000111
word: SLICEC.K1.INIT 0011001000110010
word: SLICED.K0.INIT 1000000010001000
word: SLICEC.K0.INIT 1111000011100111
word: SLICED.K1.INIT 1010100000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C48:PLC2
arc: H00R0100 V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06N0203
arc: A0 E1_H02W0501
arc: A1 W1_H02E0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: F0 F5A_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: M0 E1_H02W0601
arc: M3 H00R0100
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 0101001010011011
word: SLICEA.K1.INIT 1110110101111110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C50:PLC2
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06N0303

.tile R30C27:PLC2
arc: V01S0100 N3_V06S0303

.tile R30C29:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R30C36:PLC2
arc: V01S0000 N3_V06S0103

.tile R30C43:PLC2
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100

.tile R30C44:PLC2
arc: E3_H06E0103 V06S0103

.tile R30C47:PLC2
arc: S3_V06S0103 H06E0103

.tile R31C18:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R31C27:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N1_V01S0100
arc: V01S0100 N3_V06S0303

.tile R31C30:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R31C36:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103

.tile R31C41:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R31C42:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R31C44:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101

.tile R31C45:PLC2
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R31C47:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R31C53:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R31C59:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R31C65:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R31C71:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R31C77:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R31C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R32C14:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R32C21:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203

.tile R32C27:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R32C30:PLC2
arc: S1_V02S0101 H06E0103

.tile R32C36:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103

.tile R32C37:PLC2
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H02E0201

.tile R32C87:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R33C18:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: S1_V02S0101 N3_V06S0103

.tile R33C19:PLC2
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R33C20:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203

.tile R33C25:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R33C26:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: V01S0100 N3_V06S0303

.tile R33C27:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000

.tile R33C28:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile R33C29:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701

.tile R33C30:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R33C34:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R33C35:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R33C36:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N1_V02S0301

.tile R33C37:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02E0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R33C38:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R33C39:PLC2
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 H06E0303

.tile R33C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R33C41:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R33C42:PLC2
arc: E1_H02E0201 V02N0201
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 V02N0101
arc: A2 H02W0701
arc: A6 H02W0501
arc: A7 H02W0501
arc: B2 V01N0001
arc: B6 H02W0301
arc: B7 H02W0301
arc: C2 H02W0601
arc: C6 V01N0101
arc: C7 V02N0001
arc: D2 V00B0100
arc: D6 V02N0401
arc: D7 H02E0001
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
word: SLICEB.K0.INIT 0001000010110000
word: SLICED.K0.INIT 0000001010001010
word: SLICED.K1.INIT 0000001010001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C43:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203

.tile R33C44:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: V01S0100 N3_V06S0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A5 H02E0701
arc: A6 H02E0501
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 E1_H02W0601
arc: C2 H02E0401
arc: C3 V02N0401
arc: C5 H02E0601
arc: C6 V01N0101
arc: C7 H02E0601
arc: D0 V02N0201
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 0000010010001100
word: SLICEB.K0.INIT 0000010010001100
word: SLICEC.K1.INIT 0001000011010000
word: SLICEA.K1.INIT 0000100000101010
word: SLICED.K0.INIT 0000010000010101
word: SLICED.K1.INIT 0000000100001101
word: SLICEB.K1.INIT 0000010000010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R33C45:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N3_V06S0203
arc: A4 W1_H02E0501
arc: A7 W1_H02E0501
arc: B4 V02N0501
arc: B7 W1_H02E0301
arc: C4 V02N0201
arc: C7 E1_H02W0601
arc: D4 W1_H02E0001
arc: D7 V02N0401
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
word: SLICED.K1.INIT 0000001010001010
word: SLICEC.K0.INIT 0001000100000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R33C46:PLC2
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701

.tile R33C47:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0601 V01N0001

.tile R35C18:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R35C19:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 H02W0401

.tile R35C20:PLC2
arc: N1_V02N0501 H02E0501
arc: W1_H02W0401 N3_V06S0203

.tile R35C26:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303

.tile R35C27:PLC2
arc: N1_V02N0201 H02E0201

.tile R35C28:PLC2
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303

.tile R35C29:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203

.tile R35C35:PLC2
arc: N1_V02N0701 H02W0701

.tile R35C36:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0701 N3_V06S0203

.tile R35C37:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003

.tile R35C39:PLC2
arc: N1_V02N0301 W1_H02E0301

.tile R35C42:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000

.tile R35C43:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0701 N1_V01S0100

.tile R35C44:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0201 N1_V02S0201

.tile R35C45:PLC2
arc: N1_V02N0601 W1_H02E0601

.tile R35C46:PLC2
arc: E1_H02E0001 N3_V06S0003

.tile R35C48:PLC2
arc: N1_V02N0001 W1_H02E0001

.tile R36C24:PLC2
arc: S1_V02S0201 S3_V06N0103

.tile R36C29:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R36C47:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R37C24:PLC2
arc: V00B0000 V02S0201
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q0
arc: M0 V00B0000
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C30:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R37C36:PLC2
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003

.tile R38C14:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R38C87:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R39C34:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R39C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R3C13:PLC2
arc: CLK0 G_HPBX0100
arc: E1_H02E0401 Q4
arc: M4 V00B0000
arc: M6 H02W0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C14:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 H02E0401
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0501 E1_H01W0100
arc: V00T0100 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E3_H06E0103 Q2
arc: H00L0100 Q3
arc: M0 V00T0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: W1_H02W0401 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C15:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V01N0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 V02N0401
arc: A0 V02N0501
arc: A2 E1_H02W0701
arc: A3 H01E0001
arc: A5 V00T0000
arc: B2 V02N0101
arc: B4 S1_V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 Q5
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: A5 F7
arc: B3 V02S0301
arc: B5 F3
arc: C2 H02W0601
arc: C4 H02E0401
arc: C5 F4
arc: C6 V02S0001
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: D3 V02S0001
arc: D4 F2
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: H01W0100 Q7
arc: M2 W1_H02E0601
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V00B0000 F4
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C17:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02S0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0501
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H02E0701
arc: A5 H02W0501
arc: A6 V02N0301
arc: A7 V02S0301
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 H02W0301
arc: B7 H02E0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 W1_H02E0601
arc: C3 H00L0000
arc: C5 H02E0601
arc: C6 H02E0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D3 H01E0101
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: M0 V00B0100
arc: N1_V01N0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 1100000010000000
word: SLICEA.K1.INIT 1111000010110000
word: SLICEC.K1.INIT 0000111000000010
word: SLICED.K0.INIT 0000111100001101
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1100110010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R3C18:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: A1 H00L0000
arc: A3 F7
arc: A4 N1_V01S0100
arc: A6 W1_H02E0501
arc: A7 V00T0100
arc: B0 F3
arc: B1 W1_H02E0101
arc: B3 V02N0101
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: B6 S1_V02N0501
arc: B7 W1_H02E0101
arc: C1 H02E0401
arc: C2 E1_H02W0401
arc: C3 H02W0601
arc: C4 H02E0401
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 F2
arc: D4 E1_H01W0100
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F2
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V00B0000 F4
arc: V01S0000 F1
arc: V01S0100 F2
word: SLICEC.K1.INIT 0000001100000000
word: SLICEB.K1.INIT 0101000100010001
word: SLICED.K1.INIT 0000010000000000
word: SLICEC.K0.INIT 0000101000100010
word: SLICED.K0.INIT 0000000011110111
word: SLICEA.K1.INIT 0111111100000000
word: SLICEA.K0.INIT 1111111101110111
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R3C19:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0501 W1_H02E0501
arc: H00R0000 H02W0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0301
arc: A0 F5
arc: A1 H01E0001
arc: A2 V02S0501
arc: A3 H02E0701
arc: A5 F7
arc: A6 V02S0101
arc: A7 V02S0301
arc: B0 V02N0301
arc: B2 E1_H02W0301
arc: B3 V02S0301
arc: B5 F3
arc: B6 E1_H02W0301
arc: B7 H02E0101
arc: C0 S1_V02N0401
arc: C1 V02N0601
arc: C2 H02E0401
arc: C4 E1_H01E0101
arc: C5 F6
arc: C6 V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 W1_H02E0201
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D4 H01W0000
arc: D5 V02S0401
arc: D6 H02W0001
arc: E1_H01E0101 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
word: SLICED.K1.INIT 0100010001000100
word: SLICEB.K1.INIT 0000000010001000
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K0.INIT 0000011100000101
word: SLICEC.K1.INIT 0101010000000000
word: SLICEB.K0.INIT 0101010101000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEA.K1.INIT 0101010111110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02E0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 H01E0101
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 E1_H01E0001
arc: A3 H02E0701
arc: A4 E1_H01W0000
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 H00R0000
arc: B3 V02S0301
arc: B6 V00T0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: C5 F4
arc: C6 F4
arc: C7 E1_H02W0401
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 W1_H02E0201
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 H02W0001
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0001 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q2
arc: V01S0000 F6
word: SLICEB.K1.INIT 0000101111110001
word: SLICEB.K0.INIT 0111000011111111
word: SLICEA.K1.INIT 1111110101110101
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 0000000011000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1111110100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C21:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02N0301
arc: H00L0100 H02W0301
arc: N1_V02N0101 H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 H02W0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 E1_H02W0501
arc: A3 H00L0100
arc: A4 H02W0701
arc: A7 F5
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 H02W0101
arc: B3 H02W0101
arc: B5 H02W0101
arc: B7 E1_H02W0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C7 V02N0201
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 E1_H01W0100
arc: D5 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 V00T0100
arc: N1_V01N0101 F2
arc: S1_V02S0701 F7
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V01S0100 F0
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 0000000000100111
word: SLICEB.K1.INIT 1111001111110101
word: SLICED.K1.INIT 0000010100000011
word: SLICEC.K0.INIT 0101000001011111
word: SLICEC.K1.INIT 0000001111110011
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1111001111110101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R3C22:PLC2
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 H01E0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A6 H02W0701
arc: A7 W1_H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02W0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V02N0201
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D7 E1_H02W0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q7
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: V01S0100 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q5
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 1111111101000111
word: SLICEB.K0.INIT 0000000001000111
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1111001111110101
word: SLICEC.K1.INIT 1111010011110111
word: SLICEC.K0.INIT 0000010000000111
word: SLICED.K0.INIT 0101001101010011
word: SLICED.K1.INIT 0000111101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R3C23:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 H02W0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0101
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 E1_H02W0701
arc: B1 Q1
arc: B2 V02N0101
arc: B3 E1_H01W0100
arc: C1 N1_V01N0001
arc: C2 E1_H01W0000
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0101 F1
arc: S1_V02S0001 F2
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q5
arc: W1_H02W0101 Q3
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 0010011100100111
word: SLICEB.K0.INIT 0000001100000101
word: SLICEB.K1.INIT 1100111111011101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C24:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0601
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V02N0301
arc: A5 Q5
arc: A7 V00T0100
arc: B0 E1_H01W0100
arc: B1 Q1
arc: B2 H01W0100
arc: B3 H01W0100
arc: C0 F4
arc: C1 E1_H01W0000
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 E1_H01E0101
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 S1_V02N0601
arc: D5 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q6
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 N1_V01N0001
arc: M3 H02E0201
arc: M4 H02W0401
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0401 F4
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: V00B0000 Q6
arc: V00B0100 F5
arc: V00T0100 Q3
arc: V01S0000 F4
arc: V01S0100 Q5
arc: W1_H02W0601 Q4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1101110011011111
word: SLICEB.K0.INIT 0001000000010011
word: SLICED.K1.INIT 0101000001011111
word: SLICEC.K0.INIT 0101111110100000
word: SLICEC.K1.INIT 0101010100001111
word: SLICEA.K0.INIT 0000010000000111
word: SLICEA.K1.INIT 1011101010111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R3C25:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A4 V02N0101
arc: A5 V00T0100
arc: A6 F5
arc: B0 V02S0301
arc: B1 Q1
arc: B3 Q3
arc: B4 V00B0100
arc: B5 H00L0000
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 V01N0101
arc: C7 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M5 H02E0001
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: S1_V02S0401 F6
arc: V00B0000 F4
arc: V00B0100 Q5
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 Q7
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0010011100100111
word: SLICED.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0000101001011111
word: SLICEA.K0.INIT 0000000100001011
word: SLICEA.K1.INIT 1111001011110111
word: SLICEC.K0.INIT 1100101011001010
word: SLICEC.K1.INIT 1010110010101100
word: SLICED.K0.INIT 0000000011001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R3C26:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: H00L0000 H02W0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 W1_H02E0601
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02S0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 V02N0701
arc: A2 V00B0000
arc: A3 H01E0001
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B1 Q1
arc: B3 Q3
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 H00L0100
arc: CE0 H02W0101
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V02N0201
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 F6
arc: H00R0100 F5
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00T0100
arc: M1 H02W0001
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: S1_V02S0101 Q3
arc: S1_V02S0201 F2
arc: S1_V02S0501 Q5
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V00T0100 F3
arc: V01S0000 F5
arc: V01S0100 Q6
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0101010100001111
word: SLICEB.K1.INIT 0010001001110111
word: SLICEA.K0.INIT 0000010100000011
word: SLICEA.K1.INIT 1111001111110101
word: SLICED.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 0010001000000000
word: SLICEC.K1.INIT 0100010000000000
word: SLICED.K0.INIT 0001000100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C27:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02S0201
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V01N0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B0 H02E0301
arc: B1 Q1
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: C0 N1_V01N0001
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H02E0201
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 H01W0000
arc: D7 H00L0100
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 F4
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: S3_V06S0103 F2
arc: V00B0000 F6
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0100 Q6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 1111010011110111
word: SLICEB.K0.INIT 0000010000000111
word: SLICED.K1.INIT 0000010111110101
word: SLICED.K0.INIT 0000101001011111
word: SLICEA.K0.INIT 0000000000011101
word: SLICEA.K1.INIT 1111001111110101
word: SLICEC.K1.INIT 1111010011110111
word: SLICEC.K0.INIT 0000010000000111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C28:PLC2
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: V00B0100 H02E0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N1_V01S0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02N0301
arc: B4 V01S0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C4 Q4
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 Q2
arc: D4 W1_H02E0201
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0100
arc: M4 H02E0401
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 F4
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0011001100001111
word: SLICEA.K0.INIT 0000010100000011
word: SLICEA.K1.INIT 1111010111110011
word: SLICEB.K0.INIT 0000001111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C29:PLC2
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 H01E0001

.tile R3C30:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 V02N0601
arc: H00L0000 S1_V02N0201
arc: N1_V02N0401 W3_H06E0203
arc: V00B0100 V02N0101
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 V06N0103
arc: A0 H00L0000
arc: B0 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: D0 V02N0001
arc: D1 V02N0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C31:PLC2
arc: E3_H06E0203 H01E0001
arc: V00B0100 V02N0101
arc: W1_H02W0501 E1_H02W0401
arc: A0 H02W0701
arc: A2 E1_H01E0001
arc: B0 H02E0101
arc: B2 E1_H02W0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 V01S0100
arc: E1_H01E0001 Q5
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 V00B0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R3C32:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H02W0701
arc: A2 H00L0100
arc: A4 V00T0100
arc: B0 W1_H02E0101
arc: B1 Q1
arc: B2 W1_H02E0101
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: C0 N1_V01N0001
arc: C2 H00L0000
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 W1_H02E0201
arc: D5 H01W0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: V00T0100 Q3
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R3C33:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 V01N0101
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: A1 H02W0501
arc: A2 V00T0000
arc: A4 E1_H02W0701
arc: A5 Q5
arc: B2 H02E0101
arc: B4 H00L0000
arc: C0 H02W0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 V02N0601
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q0
arc: V01S0000 F2
arc: W1_H02W0301 Q3
word: SLICEA.K1.INIT 0000000010101010
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R3C34:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: V01S0100 S3_V06N0303
arc: A0 V02N0701
arc: A3 V00T0000
arc: B2 H02E0301
arc: B4 V02N0501
arc: B5 H02E0101
arc: B6 H01E0101
arc: B7 N1_V01S0000
arc: CE0 H00L0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: V01S0000 F3
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C35:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: V00B0000 H02W0401
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06N0003
arc: A0 V02S0701
arc: A1 H02W0701
arc: B2 E1_H02W0301
arc: B3 E1_H01W0100
arc: B4 H02E0101
arc: B5 H02W0301
arc: B6 V02S0501
arc: B7 V00B0000
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0701 F5
arc: W1_H02W0001 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C36:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 H01E0001
arc: V00B0000 H02W0401
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: B0 E1_H02W0301
arc: B1 V02N0301
arc: B4 H01E0101
arc: B6 H02E0301
arc: C5 V00T0000
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: V01S0000 F1
arc: V01S0100 Q4
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R3C37:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: V00B0000 V02N0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 W3_H06E0203
arc: A0 H00L0100
arc: A2 E1_H01E0001
arc: A4 N1_V01N0101
arc: B0 E1_H01W0100
arc: B2 H02E0301
arc: B4 H02E0301
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C2 S1_V02N0601
arc: C3 N1_V01N0001
arc: C4 S1_V02N0001
arc: C5 V00T0100
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 H02E0001
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q3
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 E1_H02W0401
arc: M5 V01S0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 F0
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C38:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 H02E0201
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V06N0303
arc: A0 V02N0501
arc: A2 H00L0100
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: C0 H02E0601
arc: C2 H02E0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 E1_H01E0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R3C39:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 S3_V06N0103
arc: V00B0000 H02E0601
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: A0 H02W0501
arc: A2 E1_H02W0501
arc: A4 S1_V02N0301
arc: A5 V02N0301
arc: A7 F5
arc: B0 V02N0101
arc: B2 S1_V02N0301
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B7 E1_H02W0101
arc: C0 F4
arc: C2 S1_V02N0601
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C7 S1_V02N0201
arc: D0 F2
arc: D2 S1_V02N0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D7 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
word: SLICED.K1.INIT 1011111100000000
word: SLICEC.K1.INIT 1011010011011110
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000101000001000
word: SLICEC.K0.INIT 0000011101010001
word: SLICEA.K0.INIT 0000000011000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C40:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: H00L0100 V02N0301
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 S1_V02N0701
arc: A3 E1_H02W0701
arc: A4 F5
arc: A5 H02E0701
arc: A6 F7
arc: A7 H02E0501
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 H02E0101
arc: B6 V01S0000
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 V00T0000
arc: C7 H02W0401
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02W0201
arc: D5 H00L0100
arc: D6 V02N0401
arc: D7 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: M2 E1_H02W0601
arc: V01S0000 F0
arc: V01S0100 F6
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 1000000010000100
word: SLICEC.K0.INIT 0000111100001010
word: SLICEA.K0.INIT 1010111110110100
word: SLICEA.K1.INIT 0111110101111010
word: SLICED.K1.INIT 0010001100000001
word: SLICED.K0.INIT 0000000101010101
word: SLICEB.K0.INIT 1000100001100010
word: SLICEB.K1.INIT 1110001111001101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C41:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 S1_V02N0701
arc: A3 W1_H02E0701
arc: A4 V02N0101
arc: A5 W1_H02E0501
arc: A6 H02W0501
arc: A7 S1_V02N0301
arc: B0 W1_H02E0101
arc: B3 V02N0301
arc: B4 H02W0301
arc: B6 H02E0301
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 W1_H02E0401
arc: C3 E1_H02W0601
arc: C4 V02S0001
arc: C5 H02E0401
arc: C6 F4
arc: C7 V00T0100
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F6
arc: M0 V00T0000
arc: N1_V02N0201 F0
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: W1_H02W0201 F2
word: SLICEB.K1.INIT 1100010000000000
word: SLICED.K1.INIT 1010000011000000
word: SLICEC.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1100010010000000
word: SLICEA.K1.INIT 1111010100000000
word: SLICED.K0.INIT 1100110011000100
word: SLICEB.K0.INIT 0101000000000000
word: SLICEC.K0.INIT 0000001000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C42:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H02W0701
arc: A2 S1_V02N0501
arc: A3 F5
arc: A4 F5
arc: A5 H02W0701
arc: B0 V02S0301
arc: B1 E1_H01W0100
arc: B3 H00R0100
arc: B5 E1_H02W0101
arc: B6 V02S0701
arc: C0 N1_V01N0001
arc: C2 F4
arc: C3 E1_H01W0000
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: D0 E1_H02W0201
arc: D1 V02N0001
arc: D2 F0
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F7
arc: S1_V02S0101 F1
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V01S0000 F1
arc: V01S0100 F4
arc: W1_H02W0001 F2
arc: W1_H02W0301 F1
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1110111000000000
word: SLICED.K0.INIT 1100111100000000
word: SLICEB.K1.INIT 0001000100010101
word: SLICEC.K0.INIT 0000000010101010
word: SLICEA.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1010000010101010
word: SLICEA.K0.INIT 0010011110101111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C43:PLC2
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 H02E0701
arc: A3 S1_V02N0701
arc: A4 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 H02W0301
arc: B7 V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 V02N0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: D0 H00R0000
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 F2
arc: D5 F2
arc: D6 H02W0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: M0 V00T0100
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: S1_V02S0101 F3
arc: S1_V02S0401 F4
arc: S3_V06S0003 F3
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0000110000000000
word: SLICEA.K0.INIT 1100010000000100
word: SLICEA.K1.INIT 1100000011001100
word: SLICEC.K0.INIT 0001000000010011
word: SLICEB.K1.INIT 0101010100000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K1.INIT 0011000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R3C44:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A1 F7
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 F5
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 E1_H01W0100
arc: B3 H02W0301
arc: B4 H02W0101
arc: B5 N1_V01S0000
arc: B6 V02S0501
arc: B7 H02W0101
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C3 W1_H02E0401
arc: C4 S1_V02N0001
arc: C5 W1_H02E0601
arc: C6 S1_V02N0201
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 F2
arc: D4 E1_H01W0100
arc: D5 E1_H02W0001
arc: D6 E1_H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: N1_V01N0001 F7
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V00B0100 F7
arc: V01S0100 F4
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 0010001100100000
word: SLICEB.K0.INIT 1010110111111101
word: SLICEB.K1.INIT 1111011100000000
word: SLICEA.K0.INIT 1100111111111111
word: SLICEA.K1.INIT 0000110100001111
word: SLICED.K0.INIT 0100000001010000
word: SLICEC.K1.INIT 0000000000001101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C45:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H02W0701
arc: A1 F5
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: A6 S1_V02N0301
arc: A7 V02N0101
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 V02N0701
arc: C0 F4
arc: C1 V02N0401
arc: C2 F4
arc: C3 S1_V02N0601
arc: C4 S1_V02N0001
arc: C5 V02S0201
arc: D0 V00T0100
arc: D1 H01E0101
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 F7
arc: M2 V00B0100
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: V00B0000 F4
arc: V00B0100 F7
arc: V00T0000 F0
arc: V01S0000 F0
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0110011111101111
word: SLICEA.K1.INIT 1000000010100000
word: SLICED.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 1010000001010000
word: SLICEA.K0.INIT 0000000000001111
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 1111000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C46:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0401 H06E0203
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V00T0000
arc: A3 H02E0501
arc: A6 F5
arc: A7 H00R0000
arc: B1 F3
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 H01E0101
arc: B5 H02E0101
arc: B6 V00B0000
arc: B7 H02E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 S1_V02N0401
arc: C4 E1_H02W0401
arc: C6 S1_V02N0001
arc: C7 H01E0001
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02N0201
arc: D3 F2
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 W1_H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F7
arc: S1_V02S0001 F0
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V01S0000 F6
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0000001000010011
word: SLICEC.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 0000000001010000
word: SLICEA.K1.INIT 0000000001110011
word: SLICEB.K0.INIT 0000001000010011
word: SLICEB.K1.INIT 1111000011100000
word: SLICED.K0.INIT 0000000000001101
word: SLICEC.K0.INIT 1111110000110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R3C47:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S1_V02N0701
arc: V00T0100 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02N0501
arc: A1 W1_H02E0701
arc: A3 H02E0501
arc: A4 F5
arc: A6 F7
arc: A7 F5
arc: B2 W1_H02E0301
arc: B3 S1_V02N0301
arc: B5 W1_H02E0301
arc: B6 F3
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C3 H00R0100
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 H02E0601
arc: D0 F2
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D6 F0
arc: D7 E1_H01W0100
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0100 F6
arc: W1_H02W0701 F5
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICEA.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEC.K0.INIT 1111101000000000
word: SLICED.K1.INIT 1111101000000000
word: SLICEB.K1.INIT 1000001010000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111000010100000
word: SLICEC.K1.INIT 0000110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R3C48:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0401 V02N0401
arc: A0 F5
arc: B0 V00T0000
arc: B2 H02E0101
arc: B5 F3
arc: C0 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 H02E0401
arc: C5 S1_V02N0201
arc: D0 H01E0101
arc: D2 S1_V02N0001
arc: D3 V00T0100
arc: D5 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: S1_V02S0301 F3
arc: V00T0000 F2
arc: V01S0000 F3
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 1100000000001100
word: SLICEA.K0.INIT 0000000000010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C50:PLC2
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601

.tile R3C56:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R40C28:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R40C33:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R41C87:PLC2
arc: E1_H02E0701 V06S0203

.tile R42C24:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R44C14:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R45C12:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R45C18:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R45C24:PLC2
arc: E1_H02E0401 W3_H06E0203

.tile R45C26:PLC2
arc: E1_H02E0501 W1_H02E0401

.tile R45C28:PLC2
arc: H00R0100 W1_H02E0501
arc: CLK0 G_HPBX0100
arc: E3_H06E0203 Q7
arc: M7 H00R0100
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C34:PLC2
arc: N3_V06N0203 W3_H06E0203

.tile R45C3:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R48C24:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R4C14:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 V02S0501
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q7
arc: E1_H02E0401 Q4
arc: H00L0000 Q2
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q5
arc: V00T0000 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0501 V01N0101
arc: H00R0000 H02E0401
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: A0 E1_H01E0001
arc: A2 E1_H01E0001
arc: B3 H02E0301
arc: B4 F3
arc: C1 V02S0401
arc: C5 H01E0001
arc: C6 V02S0201
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 F2
arc: D4 V00B0000
arc: D5 F0
arc: D6 V01N0001
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0201 F0
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: M1 H00R0100
arc: M2 V00T0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0401 Q6
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V01S0100 F2
word: SLICEA.K0.INIT 0000000010101010
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 0011001100000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011001100
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C16:PLC2
arc: H00L0100 E1_H02W0301
arc: N1_V02N0101 H01E0101
arc: S1_V02S0401 H02E0401
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: A2 V02S0701
arc: A5 V00T0100
arc: A6 F7
arc: B1 F3
arc: B4 H02W0101
arc: B5 N1_V02S0701
arc: B7 F3
arc: C0 N1_V02S0401
arc: C1 H00L0100
arc: C2 E1_H02W0601
arc: C3 N1_V02S0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 F2
arc: D2 H02E0201
arc: D3 H02E0201
arc: D5 V02S0601
arc: D6 F0
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q6
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0601 F6
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V00B0000 Q4
arc: V01S0000 F4
arc: V01S0100 F0
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K1.INIT 0011001100000000
word: SLICED.K0.INIT 0000000010100000
word: SLICEA.K1.INIT 0011000000110011
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 1111100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C17:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: A0 H02W0701
arc: A1 W1_H02E0501
arc: A2 E1_H02W0501
arc: A3 V00B0000
arc: A4 F5
arc: A5 N1_V02S0101
arc: A6 E1_H02W0501
arc: B0 V01N0001
arc: B1 W1_H02E0301
arc: B2 V02N0301
arc: B6 H02W0301
arc: B7 W1_H02E0301
arc: C0 H00L0100
arc: C1 V02S0601
arc: C2 N1_V01S0100
arc: C3 N1_V01N0001
arc: C6 H01E0001
arc: D0 V01S0100
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02W0001
arc: D5 W1_H02E0201
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F0
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0000 F3
arc: V01S0100 F7
word: SLICEA.K1.INIT 0001010101010101
word: SLICED.K0.INIT 1100000010000000
word: SLICED.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0000110100001111
word: SLICEA.K0.INIT 0010001110101111
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 0000101000001111
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R4C18:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 H02E0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 V06N0303
arc: A0 W1_H02E0701
arc: A1 N1_V02S0501
arc: A2 F5
arc: A4 F7
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: A7 W1_H02E0501
arc: B1 H02E0301
arc: B2 F1
arc: B4 H01E0101
arc: B6 V00T0000
arc: C0 H00L0000
arc: C1 N1_V01S0100
arc: C3 E1_H02W0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 F4
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02S0201
arc: D2 H02W0001
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: MUXCLK0 CLK0
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: V00T0000 F2
arc: V01S0000 F3
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 0000000010001100
word: SLICED.K1.INIT 0000000001010101
word: SLICEC.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0101010101011111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0011001100010001
word: SLICEC.K0.INIT 0000111100001101
word: SLICED.K0.INIT 0000100000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C19:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 W1_H02E0501
arc: H00R0100 H02E0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 H02E0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 N1_V02S0501
arc: A0 V02S0501
arc: A1 H02E0501
arc: A2 W1_H02E0701
arc: A3 F5
arc: A4 V02N0301
arc: A7 F5
arc: B0 H02E0301
arc: B1 E1_H01W0100
arc: B2 W1_H02E0101
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: B7 W1_H02E0101
arc: C0 N1_V02S0601
arc: C1 V02S0601
arc: C2 H02W0601
arc: C3 F4
arc: C4 H01E0001
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: C7 E1_H02W0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 W1_H02E0001
arc: D2 E1_H02W0001
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 V00B0000
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V01S0000 F1
word: SLICEA.K1.INIT 0101000100000000
word: SLICEA.K0.INIT 0011001110110011
word: SLICEC.K0.INIT 0000110000001101
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 1110000011000000
word: SLICED.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000001100000111
word: SLICED.K1.INIT 0000000010001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C20:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0001 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A2 F5
arc: A3 N1_V02S0701
arc: A6 N1_V02S0101
arc: B0 H02E0101
arc: B2 H00R0100
arc: B5 N1_V01S0000
arc: B6 F3
arc: C2 N1_V02S0601
arc: C5 E1_H02W0401
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V00B0100
arc: D3 H02W0201
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F3
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICEA.K0.INIT 1011101110101010
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0011000000110000
word: SLICEB.K1.INIT 0000000001010101
word: SLICED.K0.INIT 0000000001000100
word: SLICEB.K0.INIT 1100010011110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R4C21:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 H01E0101
arc: H00L0000 H02E0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06W0003
arc: S1_V02S0001 H01E0001
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: A3 V00T0000
arc: B2 H01W0100
arc: B3 H02W0301
arc: B4 H02E0301
arc: C0 E1_H02W0601
arc: C1 V02S0601
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 V02S0201
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 F0
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F0
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F1
arc: H01W0100 F0
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0201 F0
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: S3_V06S0003 F0
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0201 F0
word: SLICEA.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1111111111110000
word: SLICEC.K0.INIT 1111001100000000
word: SLICEB.K0.INIT 1111111111111100
word: SLICEB.K1.INIT 1100110011001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C22:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 W3_H06E0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A5 H02E0701
arc: B1 V02S0301
arc: B2 V02N0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 W1_H02E0601
arc: C4 V02N0001
arc: C5 N1_V02S0201
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 F0
arc: D4 H02E0201
arc: D5 H02E0201
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0100
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: S1_V02S0401 F4
arc: S3_V06S0103 Q2
word: SLICEC.K1.INIT 1111000011100000
word: SLICEC.K0.INIT 1111111111111100
word: SLICEB.K0.INIT 1111001111111111
word: SLICEA.K0.INIT 1111111111111010
word: SLICEA.K1.INIT 1100110011001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C23:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: V00B0000 W1_H02E0601
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: A0 H02E0701
arc: A3 V00B0000
arc: B0 H02E0101
arc: B2 V02S0101
arc: C0 H02W0401
arc: C2 W1_H02E0401
arc: C3 H02E0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H02E0201
arc: D3 V02S0001
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q3
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0011111100001111
word: SLICEB.K1.INIT 0101010111110101
word: SLICEA.K0.INIT 1011111110111011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C24:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: A1 H00L0000
arc: A2 E1_H02W0501
arc: A3 H02E0701
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: C1 E1_H02W0401
arc: C3 W1_H02E0601
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V02S0201
arc: D3 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: S1_V02S0201 F0
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEB.K1.INIT 0101010111110101
word: SLICEB.K0.INIT 0101010111011101
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0000010011000100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C25:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 H06E0303
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0103 E1_H01W0100
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B7 S1_V02N0701
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 W1_H02E0001
arc: D2 V02N0001
arc: D3 H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR1 W1_H02E0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: S1_V02S0501 F7
arc: S3_V06S0103 F1
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 0110100110011001
word: SLICEA.K0.INIT 0000000000110011
word: SLICEB.K0.INIT 0110100110011001
word: SLICEB.K1.INIT 0101101010011001
word: SLICEA.K1.INIT 1110100010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C26:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: H00R0100 V02S0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H01E0101
arc: V00B0000 V02S0201
arc: V00T0100 H02W0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0701
arc: A1 H02W0501
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 E1_H01W0000
arc: A5 E1_H02W0501
arc: B0 V02S0301
arc: B1 E1_H01W0100
arc: B2 V02S0101
arc: B3 V02S0101
arc: B5 E1_H02W0301
arc: B6 H02W0101
arc: C0 E1_H01W0000
arc: C1 W1_H02E0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H01E0001
arc: C5 W1_H02E0401
arc: C6 E1_H02W0601
arc: D0 W1_H02E0201
arc: D1 H02E0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 E1_H01W0100
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00T0100
arc: M2 V00B0000
arc: V01S0000 F4
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 1111111100011011
word: SLICEB.K0.INIT 0000000000011011
word: SLICEC.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 0000000001000111
word: SLICEA.K1.INIT 1111001111110101
word: SLICED.K0.INIT 0000001100000000
word: SLICEC.K1.INIT 0100010101000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C27:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 H02W0201
arc: H00R0000 H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: A0 V02S0701
arc: A1 V02S0701
arc: A4 V00B0000
arc: A6 V00T0100
arc: A7 H02E0501
arc: B3 Q3
arc: B7 H02E0301
arc: C0 F4
arc: C1 F4
arc: C3 E1_H01W0000
arc: C4 Q4
arc: C6 V02N0201
arc: C7 E1_H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0201
arc: D3 W1_H02E0001
arc: D4 W1_H02E0201
arc: D6 W1_H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 W1_H02E0601
arc: M1 E1_H02W0001
arc: M3 H02W0201
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 1111000010101010
word: SLICED.K1.INIT 0011011100110011
word: SLICEA.K0.INIT 0000010110101111
word: SLICEA.K1.INIT 0000010110101111
word: SLICEB.K1.INIT 0000111100110011
word: SLICED.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R4C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0301 H02E0301
arc: S1_V02S0201 E1_H01W0000
arc: V00T0100 H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: A0 F5
arc: A1 F5
arc: A5 E1_H02W0701
arc: A6 F5
arc: B1 V02N0101
arc: B5 W1_H02E0301
arc: B6 H02W0301
arc: C1 V02N0401
arc: C5 S1_V02N0201
arc: C6 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00T0100
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 F5
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0701 F5
arc: W1_H02W0101 F1
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
word: SLICEC.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 1111111101010101
word: SLICED.K0.INIT 0011001110110011
word: SLICEA.K1.INIT 0010000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C29:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: A3 F5
arc: A5 V02N0301
arc: B0 E1_H02W0101
arc: B3 V02N0301
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C2 H00L0000
arc: C5 H02E0601
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 H02E0001
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F3
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: V00B0100 F5
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0101 F3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100001100001111
word: SLICEC.K1.INIT 1111111111110101
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1111000000001111
word: SLICEB.K1.INIT 0111011100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R4C30:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 S1_V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: A0 H00R0000
arc: A2 H02W0501
arc: B0 V02N0101
arc: B2 V02N0101
arc: B3 E1_H01W0100
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: E1_H01E0001 F2
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C31:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 W3_H06E0103
arc: A0 E1_H02W0501
arc: A2 H02W0701
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 H02E0101
arc: B3 H02E0301
arc: C0 N1_V01N0001
arc: C2 E1_H02W0601
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 V00B0100
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: V01S0100 F0
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R4C32:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02W0701
arc: A1 H00R0000
arc: A2 E1_H02W0501
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: E1_H01E0101 F1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: V01S0000 Q7
arc: V01S0100 Q3
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q5
word: SLICEA.K1.INIT 1101111111111011
word: SLICEA.K0.INIT 0101010100000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R4C33:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 V06N0203
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02E0401
arc: V00B0100 W1_H02E0701
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 E1_H01E0001
arc: A4 V00T0100
arc: B1 Q1
arc: B2 H02W0301
arc: B4 H02E0101
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 W1_H02E0401
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q1
arc: V00B0000 F4
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 F2
word: SLICEA.K1.INIT 0001000100010001
word: SLICEA.K0.INIT 0101010100000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R4C34:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06W0303
arc: V00B0000 H02W0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 S1_V02N0701
arc: A3 V01N0101
arc: A4 V02N0101
arc: A5 V00T0000
arc: B2 H00L0000
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H02E0401 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0000 F4
arc: V01S0100 F3
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C35:PLC2
arc: E1_H02E0701 V02S0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 V02N0001
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A2 V00T0000
arc: A5 E1_H01W0000
arc: B0 V02N0301
arc: B3 H02E0301
arc: B4 H02E0101
arc: B6 V00B0000
arc: E1_H02E0501 F5
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 E1_H01W0100
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0003 E1_H02W0301
arc: A2 H02E0501
arc: A4 E1_H01W0000
arc: A6 H02E0701
arc: B4 V02N0501
arc: CE1 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0201
arc: D6 V02N0401
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0601 Q6
arc: W1_H02W0601 F4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0100010001000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R4C37:PLC2
arc: E1_H02E0001 V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: B4 H00R0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 F4
arc: C4 V00T0000
arc: CE0 V02N0201
arc: CE2 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 V00T0100
arc: D4 V02N0601
arc: E1_H01E0101 Q4
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q4
arc: V00T0100 F1
arc: V01S0000 Q6
arc: V01S0100 F4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0011111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R4C38:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02W0501
arc: A1 V01N0101
arc: A3 H02W0501
arc: B0 V02N0101
arc: B1 V00B0000
arc: B3 S1_V02N0301
arc: C0 H02E0601
arc: C1 E1_H01W0000
arc: C3 V02N0401
arc: CE0 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02W0201
arc: D3 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0301 F1
arc: N1_V02N0501 Q7
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0301 F1
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 1111000010110000
word: SLICEA.K1.INIT 1110111011100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C39:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 V02N0501
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 H01E0101
arc: A0 E1_H02W0701
arc: A2 V00T0000
arc: A4 S1_V02N0101
arc: B0 V02N0101
arc: B2 H02W0301
arc: B4 S1_V02N0701
arc: C0 S1_V02N0401
arc: C2 E1_H01W0000
arc: C4 N1_V02S0001
arc: D0 V00T0100
arc: D2 F0
arc: D4 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
word: SLICEA.K0.INIT 1111101100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000010001010
word: SLICEC.K0.INIT 1000110000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R4C40:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0303 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 E1_H01W0100
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V02S0701
arc: A4 H02E0701
arc: A5 N1_V01S0100
arc: A6 V00T0100
arc: A7 N1_V01N0101
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 F3
arc: B3 E1_H02W0301
arc: B4 W1_H02E0101
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: B7 H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 F4
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 S1_V02N0201
arc: C6 E1_H02W0401
arc: C7 H02E0401
arc: D0 H02E0201
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 V02N0201
arc: D4 E1_H02W0001
arc: D5 F2
arc: D6 N1_V02S0401
arc: D7 H02W0001
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 H02E0601
arc: N1_V01N0101 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000000010100
word: SLICEA.K1.INIT 0000000001000000
word: SLICED.K0.INIT 1111010111100100
word: SLICEC.K0.INIT 1100000011000100
word: SLICEB.K1.INIT 0000000000111111
word: SLICED.K1.INIT 1010101010101000
word: SLICEB.K0.INIT 0000000011010101
word: SLICEC.K1.INIT 0000000100001101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C41:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02N0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: A0 E1_H02W0701
arc: A1 V02S0701
arc: A2 H02W0501
arc: A3 V01N0101
arc: A4 V02N0301
arc: A6 F5
arc: A7 H02E0501
arc: B0 E1_H02W0101
arc: B1 V02S0101
arc: B2 V02N0301
arc: B3 H02W0101
arc: B4 V02S0501
arc: B5 V02N0501
arc: B7 V00B0000
arc: C0 F4
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C3 H00R0100
arc: C4 H02E0601
arc: C5 V02N0001
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: D0 H01E0101
arc: D1 E1_H02W0201
arc: D2 V02S0201
arc: D3 V02S0001
arc: D4 W1_H02E0201
arc: D5 E1_H02W0001
arc: D6 V02S0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: S1_V02S0301 F1
arc: V01S0000 F6
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0011000011010000
word: SLICEA.K1.INIT 0000000100000000
word: SLICED.K0.INIT 0000000001010000
word: SLICEC.K1.INIT 0000000000110000
word: SLICED.K1.INIT 0000000001000101
word: SLICEB.K1.INIT 0000000010100010
word: SLICEC.K0.INIT 1101110000000000
word: SLICEA.K0.INIT 0011001100110010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C42:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V01N0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: A0 F5
arc: A1 F5
arc: A2 V01N0101
arc: A3 V02N0501
arc: A5 H02W0501
arc: A6 F7
arc: A7 V02S0301
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 V02S0701
arc: B5 V02N0701
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C0 N1_V02S0601
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 S1_V02N0201
arc: C7 N1_V02S0001
arc: D0 V00B0100
arc: D2 V02N0201
arc: D3 V02S0201
arc: D4 W1_H02E0201
arc: D5 F2
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: M0 H02W0601
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V01S0000 F6
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1001100100000000
word: SLICEA.K0.INIT 0100010101000100
word: SLICEA.K1.INIT 0100010001000100
word: SLICED.K1.INIT 1100110011000100
word: SLICED.K0.INIT 0000000000001101
word: SLICEB.K1.INIT 1010101010100010
word: SLICEC.K0.INIT 0000111100001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R4C43:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 V01N0101
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 F7
arc: A5 V00B0000
arc: A6 F5
arc: A7 H00R0000
arc: B0 V02N0101
arc: B1 E1_H02W0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V01S0000
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 N1_V01S0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 E1_H02W0601
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 E1_H02W0601
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 E1_H02W0001
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F4
arc: M0 V00B0100
arc: M2 V00B0100
arc: S1_V02S0601 F6
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000011111001111
word: SLICEA.K1.INIT 0110010110011110
word: SLICED.K1.INIT 1110111100000000
word: SLICEC.K0.INIT 0100000001010101
word: SLICED.K0.INIT 0000000000110010
word: SLICEB.K0.INIT 0000100000000000
word: SLICEB.K1.INIT 0010101100000000
word: SLICEC.K1.INIT 0000000100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C44:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 V01N0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: V00B0100 H02E0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 V01N0101
arc: A0 V01N0101
arc: A1 V01N0101
arc: A3 V01N0101
arc: A4 V02S0101
arc: A6 F5
arc: A7 V02N0101
arc: B0 H02W0101
arc: B1 V02N0301
arc: B3 W1_H02E0101
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 V00B0100
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 E1_H02W0601
arc: C4 V01N0101
arc: C5 E1_H02W0401
arc: C6 V02S0001
arc: D0 V02N0001
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: D6 H02W0201
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: H01W0100 F3
arc: M0 V00T0000
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0001 F2
arc: S1_V02S0701 F7
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0010111100000000
word: SLICEC.K1.INIT 0000110000000000
word: SLICEA.K0.INIT 0000000000000010
word: SLICEA.K1.INIT 0000100000001010
word: SLICED.K0.INIT 0000000100000000
word: SLICED.K1.INIT 1010101001010101
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000110100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C45:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 V01N0101
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 H06E0103
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: A0 F5
arc: A1 F5
arc: A2 V01N0101
arc: A3 V01N0101
arc: A5 V02N0101
arc: A7 V02N0301
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0601
arc: C5 F4
arc: C6 V01N0101
arc: D0 S1_V02N0201
arc: D1 F2
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00B0100
arc: M2 V00T0100
arc: N1_V01N0001 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V01S0000 F4
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 0010101000000000
word: SLICEA.K1.INIT 0010001010101010
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0101100001010010
word: SLICEB.K1.INIT 0001000101010100
word: SLICEC.K1.INIT 0111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C46:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H01E0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A2 E1_H02W0701
arc: A4 F5
arc: A5 H02W0701
arc: A6 E1_H02W0501
arc: B0 V02N0101
arc: B2 H01W0100
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 H02E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00R0100
arc: C5 W1_H02E0401
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 H02E0001
arc: D4 W1_H02E0001
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0000
arc: M2 V00T0100
arc: N1_V01N0101 F0
arc: N1_V02N0701 F7
arc: V01S0000 F6
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000001100000001
word: SLICEA.K0.INIT 1100111111000101
word: SLICEA.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0100110011001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1011100010010011
word: SLICEC.K0.INIT 0100010011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R4C47:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0401 H01E0001
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V02N0701
arc: A0 W1_H02E0701
arc: A1 H02E0501
arc: A2 W1_H02E0701
arc: A4 V02N0301
arc: A5 H02E0501
arc: A6 F5
arc: B0 W1_H02E0101
arc: B1 V02N0301
arc: B2 W1_H02E0101
arc: B6 E1_H02W0101
arc: C0 H02E0401
arc: C1 H00L0100
arc: C2 H02E0401
arc: C5 F4
arc: C6 H02W0401
arc: C7 V02N0201
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 F0
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 V00T0100
arc: M2 V00T0100
arc: V01S0000 F7
arc: W1_H02W0001 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000001010101
word: SLICEA.K0.INIT 0100010100010100
word: SLICEA.K1.INIT 1001000010111110
word: SLICEC.K1.INIT 0101101000000000
word: SLICED.K0.INIT 0001000001010000
word: SLICEB.K0.INIT 0000010010000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R4C48:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0401 V02N0401
arc: A2 V02N0701
arc: A3 V02N0701
arc: B2 V02N0301
arc: B3 V02N0101
arc: B6 N1_V01S0000
arc: B7 V02N0701
arc: C2 E1_H02W0401
arc: C3 W1_H02E0401
arc: C6 H02E0601
arc: D2 V00B0100
arc: D3 V02N0001
arc: D6 V02N0401
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: V01S0000 F1
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 0011111100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001100000010000
word: SLICEB.K1.INIT 1011010100110111
word: SLICED.K1.INIT 0011001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R4C49:PLC2
arc: W1_H02W0101 W3_H06E0103

.tile R4C50:PLC2
arc: W1_H02W0401 W3_H06E0203

.tile R50C14:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R51C12:PLC2
arc: CLK0 G_HPBX0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C14:PLC2
arc: W1_H02W0201 S1_V02N0201

.tile R51C3:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R52C22:PLC2
arc: V00B0000 V02N0001
arc: CLK0 G_HPBX0100
arc: E3_H06E0103 Q2
arc: M2 V00B0000
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C28:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R52C33:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R53C13:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R53C14:PLC2
arc: N1_V02N0201 H01E0001

.tile R53C22:PLC2
arc: N1_V02N0001 S1_V02N0001

.tile R53C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R54C16:PLC2
arc: E1_H02E0001 S1_V02N0001

.tile R54C18:PLC2
arc: CLK0 G_HPBX0100
arc: E3_H06E0103 Q1
arc: M1 W1_H02E0001
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C24:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R55C13:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R55C19:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R55C22:PLC2
arc: N1_V02N0001 H06E0003

.tile R55C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R56C14:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R56C16:PLC2
arc: N1_V02N0001 S1_V02N0001

.tile R57C3:PLC2
arc: V01S0000 N3_V06S0103

.tile R5C14:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: B6 H02W0301
arc: D6 V02N0401
arc: E1_H01E0001 F6
arc: E3_H06E0303 F6
arc: F6 F6_SLICE
word: SLICED.K0.INIT 0000000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R5C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H01E0001
arc: W1_H02W0301 V02S0301
arc: A0 V02S0701
arc: A1 F5
arc: B2 H02E0101
arc: B7 H02E0101
arc: C2 H02E0401
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 V02S0201
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: D4 F2
arc: D5 H02E0001
arc: D6 F2
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: S1_V02S0001 F0
arc: V00B0100 F7
arc: V01S0000 F7
arc: V01S0100 F1
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K1.INIT 0011001100000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R5C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 H01E0001
arc: H00R0100 V02S0701
arc: N1_V02N0401 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02E0701
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: A0 F5
arc: A1 F5
arc: A3 H02E0701
arc: A6 N1_V01N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B6 F3
arc: B7 V02S0701
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: C3 V02S0401
arc: C4 V02S0201
arc: C5 H02E0601
arc: C6 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 H01E0101
arc: D3 N1_V01S0000
arc: D4 F2
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 H00R0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: S1_V02S0601 F4
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICED.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 1101110101010101
word: SLICEA.K1.INIT 1101111101011111
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000001111
word: SLICED.K0.INIT 0000000010000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C17:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 H02E0301
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H01E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0601 V02S0601
arc: A0 H02W0501
arc: A3 H00L0100
arc: A4 H02W0701
arc: A5 F7
arc: A6 N1_V01S0100
arc: B0 F3
arc: B1 V01N0001
arc: B2 N1_V02S0301
arc: B3 H02E0101
arc: B4 N1_V02S0701
arc: B5 H02E0301
arc: B7 W1_H02E0301
arc: C0 F6
arc: C1 H02W0601
arc: C2 E1_H01W0000
arc: C3 F4
arc: C4 V02S0201
arc: C5 V01N0101
arc: C6 E1_H01E0101
arc: D0 N1_V02S0001
arc: D1 H01E0101
arc: D2 W1_H02E0201
arc: D3 H02W0201
arc: D4 V01N0001
arc: D5 F2
arc: D6 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
word: SLICED.K0.INIT 0000000010100000
word: SLICEA.K0.INIT 1100010011000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000000110011
word: SLICEA.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0011001100000011
word: SLICEB.K1.INIT 0000101000001011
word: SLICEC.K0.INIT 0011001100100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R5C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: H00R0100 V02S0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E1_H02W0701
arc: A1 F5
arc: A2 N1_V02S0501
arc: A6 F5
arc: A7 V02N0101
arc: B1 E1_H02W0101
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B7 H01E0101
arc: C1 W1_H02E0601
arc: C5 V02N0201
arc: C7 F4
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 N1_V02S0201
arc: D4 V02N0601
arc: D5 F2
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00T0000
arc: S1_V02S0501 F7
arc: V01S0000 F3
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1000100000000000
word: SLICEC.K0.INIT 0000000000110011
word: SLICED.K1.INIT 0000000011101010
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 0000000000110011
word: SLICED.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0000010111001101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R5C19:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 H01E0101
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 N1_V02S0501
arc: A0 N1_V02S0501
arc: A1 E1_H01E0001
arc: A3 H02W0701
arc: A4 V00T0100
arc: A5 N1_V02S0301
arc: A6 W1_H02E0701
arc: B0 H00R0100
arc: B1 V00B0000
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B5 E1_H02W0301
arc: C0 H02E0401
arc: C1 W1_H02E0401
arc: C3 W1_H02E0601
arc: C4 V00B0100
arc: C5 H01E0001
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 W1_H02E0201
arc: D3 H02W0001
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000000010100000
word: SLICEC.K1.INIT 1111101011001000
word: SLICEA.K1.INIT 1110111010101110
word: SLICEA.K0.INIT 0000010011111111
word: SLICEC.K0.INIT 0000100001001100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0011000010111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C20:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 N1_V01S0100
arc: A0 H00L0100
arc: A1 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A7 N1_V02S0101
arc: B0 E1_H02W0301
arc: B1 V00T0000
arc: B2 W1_H02E0301
arc: B5 F3
arc: B6 E1_H02W0101
arc: B7 N1_V02S0501
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 N1_V02S0601
arc: C4 V02S0001
arc: C5 H02W0601
arc: C6 E1_H02W0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 N1_V02S0001
arc: D2 H02E0201
arc: D3 V02S0001
arc: D4 V02S0401
arc: D6 V01N0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: M3 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F6
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F6
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1011001110110011
word: SLICEA.K1.INIT 0000101111111111
word: SLICEB.K0.INIT 0000111100111111
word: SLICED.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 1011101011111111
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111010100000000
word: SLICEC.K0.INIT 1111111101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R5C21:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02N0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 V06S0103
arc: A0 H02E0501
arc: A3 F5
arc: B3 E1_H02W0301
arc: B5 H00L0000
arc: C0 V02N0601
arc: C3 V02S0601
arc: C5 V02S0201
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 V00B0100
arc: D5 H02E0001
arc: D6 V00B0000
arc: E1_H02E0201 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F6
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000001010000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111101111111010
word: SLICEC.K1.INIT 0000000000000011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R5C22:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 V02S0601
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 V06S0303
arc: A1 F5
arc: A2 H02E0701
arc: A3 F5
arc: A5 V02S0301
arc: B0 W1_H02E0301
arc: B4 W1_H02E0301
arc: C0 V02S0601
arc: C1 E1_H02W0601
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 N1_V02S0201
arc: D4 V02S0401
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q4
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: S1_V02S0701 Q5
arc: S3_V06S0303 F5
arc: V01S0000 Q0
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1111001111111111
word: SLICEA.K1.INIT 0000101011111111
word: SLICEB.K1.INIT 0000111110101111
word: SLICEC.K1.INIT 0101000001010000
word: SLICEB.K0.INIT 1010000011111111
word: SLICEA.K0.INIT 1111001111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R5C23:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H06E0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02E0501
arc: A4 N1_V02S0301
arc: B3 V02S0101
arc: B4 V02S0701
arc: C0 N1_V01S0100
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D2 H01E0101
arc: D3 E1_H02W0001
arc: D4 V02S0601
arc: E1_H01E0101 Q4
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0000
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 1011101011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R5C24:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: A6 N1_V01N0101
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B4 W1_H02E0301
arc: B6 H02E0101
arc: C0 H02E0601
arc: C1 N1_V01S0100
arc: C4 H02E0401
arc: C6 V02N0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D4 V02S0401
arc: D6 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0401 Q6
arc: V01S0000 F1
arc: V01S0100 Q6
word: SLICEC.K0.INIT 0011111100001111
word: SLICED.K0.INIT 1101110100111111
word: SLICEA.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 0000110011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C25:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02S0601
arc: H00L0000 N1_V02S0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A4 V00T0000
arc: A6 H02E0701
arc: B0 V00B0000
arc: B3 V02N0101
arc: B4 V01S0000
arc: B6 E1_H02W0101
arc: C0 F4
arc: C3 H00L0000
arc: C4 V02S0001
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D6 H00L0100
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0301 F3
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011001111110000
word: SLICEB.K1.INIT 1100000000001100
word: SLICEC.K0.INIT 1010101000111100
word: SLICED.K0.INIT 0000001100001011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C26:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 V01N0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06S0003
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A5 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B5 E1_H02W0101
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 N1_V02S0001
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D5 N1_V02S0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M0 H02E0601
arc: M2 V00B0100
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: V00B0100 F5
word: SLICEA.K0.INIT 1001110001100011
word: SLICEA.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1000111011001111
word: SLICEB.K0.INIT 1111011011111100
word: SLICEB.K1.INIT 1111100111110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C27:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 V01N0001
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: A0 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: B0 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: C3 H02E0601
arc: D0 V02N0001
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: S1_V02S0101 F1
word: SLICEA.K0.INIT 0000000010001000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000010001000
word: SLICEB.K1.INIT 0000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C28:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 W1_H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H02W0401
arc: A0 V02S0701
arc: A2 V02N0501
arc: A3 V01N0101
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 V02N0001
arc: D3 V02N0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q0
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: S1_V02S0201 F2
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111111101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C29:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: A0 F7
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A6 E1_H01W0000
arc: B0 H02W0101
arc: B1 S1_V02N0101
arc: B4 V02N0701
arc: B5 V02N0701
arc: B7 V02N0501
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 F6
arc: C3 W1_H02E0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02W0401
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 H02E0601
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: S1_V02S0001 Q0
arc: S3_V06S0303 Q6
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V00T0000 F2
word: SLICEA.K1.INIT 1111110011111111
word: SLICEB.K0.INIT 0101010100001111
word: SLICEB.K1.INIT 0101010111110000
word: SLICEA.K0.INIT 1111100010001000
word: SLICED.K0.INIT 1010000001011111
word: SLICEC.K0.INIT 0100100010000100
word: SLICEC.K1.INIT 0001001000100001
word: SLICED.K1.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R5C30:PLC2
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0003 H06W0003
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A1 V02N0501
arc: A3 V02N0701
arc: A7 H02W0701
arc: B1 H02W0101
arc: B4 E1_H02W0101
arc: B6 S1_V02N0701
arc: B7 V01S0000
arc: C1 H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C6 V02N0201
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02W0001
arc: D2 V00B0100
arc: D3 H02W0001
arc: D4 H02E0001
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: M0 H01E0001
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F4
arc: V01S0000 Q6
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0010100010101010
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1010000010101010
word: SLICED.K1.INIT 1010101000111100
word: SLICED.K0.INIT 0011111100110000
word: SLICEC.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R5C31:PLC2
arc: H00R0000 W1_H02E0401
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0701 V02N0701
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: A6 S1_V02N0101
arc: A7 S1_V02N0301
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 V01N0101
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: V01S0100 F3
word: SLICEA.K0.INIT 1100010011000000
word: SLICEA.K1.INIT 1100000011000100
word: SLICEB.K0.INIT 1100010011000100
word: SLICEB.K1.INIT 1100010011000100
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1010101000001010
word: SLICED.K0.INIT 1010101000001010
word: SLICED.K1.INIT 1010101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R5C32:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003

.tile R5C33:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00R0100 V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02W0001
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A4 V02S0101
arc: A6 H02W0701
arc: B0 V02S0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: B6 V00T0000
arc: C0 H02W0401
arc: C2 V02S0401
arc: C4 V00T0100
arc: C6 V02N0201
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 H02E0201
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: V00T0100 Q3
arc: V01S0000 F2
arc: V01S0100 F0
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111100010001000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 0000000010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R5C34:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0401
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S3_V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 S3_V06N0003
arc: A3 V01N0101
arc: A4 E1_H01W0000
arc: A5 H02E0501
arc: A7 E1_H01W0000
arc: B3 H00R0000
arc: B4 V00B0100
arc: B7 V00B0100
arc: C0 N1_V01S0100
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 S1_V02N0401
arc: C4 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 N1_V01S0000
arc: D2 Q2
arc: D3 H02W0201
arc: D4 V01N0001
arc: D5 H02E0001
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F4
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q7
word: SLICEC.K1.INIT 0101010100000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C35:PLC2
arc: E1_H02E0401 V02S0401
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02S0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H01E0101
arc: S3_V06S0103 H06W0103
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: A1 H02E0501
arc: A3 F7
arc: A4 H02W0501
arc: A5 H02W0501
arc: A7 E1_H01W0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 H00L0000
arc: B5 V02S0501
arc: C0 E1_H01W0000
arc: C1 H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F0
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 E1_H02W0501
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0001 Q2
arc: N3_V06N0303 F6
arc: W1_H02W0701 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011000011111111
word: SLICEA.K1.INIT 1011101011111111
word: SLICEC.K0.INIT 0000000000000101
word: SLICEC.K1.INIT 0000000000000111
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000001010101
word: SLICEB.K1.INIT 0010101010101010
word: SLICED.K0.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R5C36:PLC2
arc: E1_H02E0201 H01E0001
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: V00B0000 H02W0601
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: A1 H02W0701
arc: A2 V02S0701
arc: A6 H00L0000
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 V01N0001
arc: B5 V02S0701
arc: B6 E1_H02W0301
arc: C1 N1_V01N0001
arc: C2 V02S0401
arc: C3 H00L0000
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D3 H00R0000
arc: D5 V01N0001
arc: D6 V01N0001
arc: E1_H01E0001 Q1
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 F5
arc: M0 H01E0001
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0401 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: V01S0100 F0
arc: W1_H02W0201 F2
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1011101000000000
word: SLICED.K0.INIT 0010000000110011
word: SLICEC.K1.INIT 0000001100000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R5C37:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V02N0601
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 S3_V06N0203
arc: V00T0000 V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A0 F5
arc: B0 V02N0101
arc: B5 H02E0101
arc: C0 H02W0601
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D5 H02W0201
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1110111011101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C38:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02N0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: A1 V02S0501
arc: A2 S1_V02N0701
arc: A3 F5
arc: A6 N1_V01S0100
arc: B0 S1_V02N0101
arc: B2 E1_H01W0100
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 F4
arc: CE0 V02S0201
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: D7 F0
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0401 Q6
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: V01S0000 F7
arc: V01S0100 F7
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 1111111110101010
word: SLICEB.K0.INIT 0000000000000100
word: SLICEC.K0.INIT 0011111100000000
word: SLICED.K0.INIT 0000111100000010
word: SLICEA.K1.INIT 0000000011111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C39:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02N0201
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V02N0501
arc: W3_H06W0303 S3_V06N0303
arc: A0 V01N0101
arc: A1 H00R0000
arc: A2 E1_H01E0001
arc: A4 E1_H01W0000
arc: A6 S1_V02N0101
arc: A7 E1_H02W0701
arc: B0 N1_V02S0101
arc: B1 V02N0101
arc: B2 W1_H02E0301
arc: B4 V02N0701
arc: B6 V00T0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 H02E0601
arc: C4 V01N0101
arc: C6 S1_V02N0201
arc: C7 H02E0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 E1_H02W0201
arc: D6 H00L0100
arc: D7 H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: S1_V02S0301 Q1
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1010100011111100
word: SLICEA.K0.INIT 1100111000001010
word: SLICED.K1.INIT 0000111100000101
word: SLICEB.K0.INIT 0001001000010001
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0010001100100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R5C40:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02N0201
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: A0 E1_H02W0701
arc: A2 H02W0501
arc: A4 V02N0101
arc: A5 H02W0501
arc: A6 F7
arc: A7 E1_H02W0501
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B4 H00L0000
arc: B6 V02S0501
arc: B7 V00B0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C4 E1_H02W0401
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 V02N0201
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 H01E0101
arc: D4 V01N0001
arc: D5 E1_H02W0001
arc: D6 V00B0000
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0100
arc: M2 V00B0100
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: S1_V02S0701 F5
arc: V01S0000 F2
word: SLICEC.K1.INIT 0000111100001010
word: SLICED.K0.INIT 0101010101010100
word: SLICEA.K0.INIT 1110101000000000
word: SLICEA.K1.INIT 0000110011001100
word: SLICED.K1.INIT 1100100000001000
word: SLICEC.K0.INIT 0000100001001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1010101010100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R5C41:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H02W0701
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 V02S0701
arc: A4 N1_V02S0301
arc: A5 E1_H01W0000
arc: A6 V02S0301
arc: A7 S1_V02N0301
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 E1_H02W0301
arc: B5 F3
arc: B7 H01E0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0401
arc: C5 E1_H02W0401
arc: C6 H02W0601
arc: C7 H02W0601
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 N1_V01S0000
arc: D3 E1_H02W0001
arc: D4 W1_H02E0001
arc: D5 V00B0000
arc: D6 F0
arc: D7 V01N0001
arc: E1_H01E0001 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0101 F7
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: V00B0000 F4
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICEA.K0.INIT 1110000111111001
word: SLICEA.K1.INIT 1101101111110101
word: SLICEB.K1.INIT 0000001100110011
word: SLICEC.K1.INIT 0000110100001111
word: SLICED.K0.INIT 1010101000001010
word: SLICEC.K0.INIT 0101000011111010
word: SLICED.K1.INIT 1010101000101010
word: SLICEB.K0.INIT 1111101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R5C42:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 N1_V02S0501
arc: A2 H01E0001
arc: A3 H02E0701
arc: A4 H02W0501
arc: A5 V02N0101
arc: B0 S1_V02N0101
arc: B2 F3
arc: B3 V02S0301
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 V02N0401
arc: C4 Q4
arc: C5 F4
arc: C7 W1_H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 F0
arc: D3 V02S0201
arc: D4 E1_H02W0001
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0401 Q4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0601 Q4
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0011001100000000
word: SLICED.K1.INIT 1111000011000000
word: SLICEA.K0.INIT 1011000000110000
word: SLICEA.K1.INIT 1010111100000000
word: SLICEB.K1.INIT 0000001000000011
word: SLICEB.K0.INIT 1111000011100000
word: SLICEC.K0.INIT 0001000100010101
word: SLICEC.K1.INIT 1111001111100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C43:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 W1_H02E0001
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H06W0203
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: A1 H02E0501
arc: A3 V00B0000
arc: A4 H02W0701
arc: A5 E1_H01W0000
arc: A6 H02W0501
arc: A7 V02N0301
arc: B1 V02N0301
arc: B2 V01N0001
arc: B4 E1_H02W0101
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: B7 H01E0101
arc: C1 H00L0100
arc: C2 W1_H02E0601
arc: C3 F4
arc: C4 V00B0100
arc: C5 E1_H01E0101
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: LSR1 H02W0301
arc: M0 H01E0001
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q6
arc: V01S0000 Q6
arc: V01S0100 F6
arc: W1_H02W0201 F2
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 1111110100010111
word: SLICEB.K1.INIT 0000101000000000
word: SLICED.K1.INIT 1000110011001100
word: SLICEC.K1.INIT 0000000010110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110100001111
word: SLICEB.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C44:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 F5
arc: A3 V00T0000
arc: A5 E1_H01W0000
arc: A7 E1_H02W0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 S1_V02N0101
arc: B5 V02S0501
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 N1_V02S0401
arc: C4 W1_H02E0401
arc: C5 F6
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V01S0100
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F4
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F4
arc: S3_V06S0303 Q5
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q5
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K0.INIT 1111000000001111
word: SLICEA.K0.INIT 0111111111111111
word: SLICEA.K1.INIT 1110111101111110
word: SLICED.K1.INIT 1100010000000100
word: SLICEC.K1.INIT 0100010101000101
word: SLICEB.K0.INIT 0000000010110000
word: SLICEB.K1.INIT 0000000010101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C45:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: H00L0000 V02N0001
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0701 H06E0203
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: A0 F5
arc: A1 F5
arc: A2 V02N0501
arc: A4 H02E0501
arc: A7 Q7
arc: B1 Q1
arc: B2 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0601
arc: C4 Q4
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: C7 H01E0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V02S0201
arc: D4 E1_H01W0100
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H02W0201
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F6
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: V01S0000 Q4
arc: V01S0100 Q7
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000000101
word: SLICED.K1.INIT 0000010100001010
word: SLICEB.K0.INIT 1011000010100000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 0000000011110101
word: SLICEA.K1.INIT 0000000011111101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C46:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 H02E0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A2 W1_H02E0501
arc: A3 W1_H02E0701
arc: A4 E1_H02W0501
arc: A6 V02S0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 E1_H02W0301
arc: B6 V02N0501
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V01N0101
arc: C5 V00T0100
arc: C6 N1_V02S0001
arc: D0 W1_H02E0201
arc: D1 W1_H02E0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0001
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F5
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0701 F7
arc: N3_V06N0203 F7
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0501 F5
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 0000111000001010
word: SLICED.K0.INIT 1111111000110010
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0110101011010111
word: SLICEA.K1.INIT 1000110100100010
word: SLICEB.K0.INIT 0101011100100001
word: SLICEB.K1.INIT 0110011000000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 H01E0101
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 V01N0101
arc: A3 N1_V02S0701
arc: A4 F7
arc: A5 E1_H01W0000
arc: A7 F5
arc: B0 W1_H02E0101
arc: B1 W1_H02E0301
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B5 H01E0101
arc: B6 W1_H02E0101
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 W1_H02E0601
arc: C2 S1_V02N0601
arc: C3 W1_H02E0601
arc: C4 H02E0601
arc: C5 N1_V02S0201
arc: C6 W1_H02E0601
arc: C7 V02N0001
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: H01W0100 F6
arc: M0 V00B0100
arc: N1_V01N0001 F6
arc: N1_V02N0401 F6
arc: V01S0000 F4
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0000000100110001
word: SLICEC.K1.INIT 0000000000010101
word: SLICEA.K0.INIT 0100110011111101
word: SLICEA.K1.INIT 1011111010101111
word: SLICED.K1.INIT 1100000010000000
word: SLICEC.K0.INIT 0001000001010101
word: SLICEB.K0.INIT 0000110100000000
word: SLICED.K0.INIT 0011000000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1

.tile R5C48:PLC2
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: V00T0000 V02S0401
arc: W1_H02W0301 N1_V02S0301
arc: A1 F5
arc: A3 W1_H02E0501
arc: A4 W1_H02E0701
arc: A5 N1_V02S0301
arc: A6 V00T0100
arc: A7 W1_H02E0701
arc: B1 E1_H01W0100
arc: B3 H02E0301
arc: B6 H01E0101
arc: C0 H02W0601
arc: C1 F4
arc: C2 H02E0601
arc: C3 H00R0100
arc: C4 H01E0001
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 F2
arc: D5 W1_H02E0001
arc: D6 V02S0601
arc: D7 F2
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00T0000
arc: N1_V01N0001 F2
arc: N1_V02N0201 F2
arc: S1_V02S0601 F6
arc: V00T0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0501 F7
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000010100000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1000001000000010
word: SLICED.K0.INIT 0001010100000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011001101
word: SLICED.K1.INIT 0101000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R5C49:PLC2
arc: H01W0100 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303

.tile R5C50:PLC2
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 H06E0303

.tile R62C14:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R64C16:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R64C18:PLC2
arc: E1_H02E0001 S3_V06N0003

.tile R64C20:PLC2
arc: E1_H02E0001 W1_H02E0001

.tile R64C21:PLC2
arc: CLK0 G_HPBX0100
arc: E3_H06E0303 Q5
arc: M5 H02E0001
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R64C27:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R64C33:PLC2
arc: N3_V06N0003 W3_H06E0003

.tile R64C3:PLC2
arc: W1_H02W0701 N3_V06S0203

.tile R68C14:PLC2
arc: E1_H02E0501 N3_V06S0303

.tile R68C15:PLC2
arc: S1_V02S0501 H02E0501

.tile R6C14:PLC2
arc: N1_V02N0401 S1_V02N0101

.tile R6C15:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 H02W0401
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0101
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A5 N1_V02S0301
arc: A6 H02W0701
arc: A7 F5
arc: B2 V02S0101
arc: B5 H00R0000
arc: C0 N1_V02S0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C5 V02S0001
arc: C6 V00T0100
arc: C7 V00T0000
arc: D0 V02S0201
arc: D1 F0
arc: D2 V00T0100
arc: D3 V00T0100
arc: D5 N1_V02S0401
arc: D6 E1_H01W0100
arc: D7 F0
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0100
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICEC.K1.INIT 0000001100000111
word: SLICED.K1.INIT 0000000000001010
word: SLICEB.K1.INIT 0000101010101010
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000000010100000
word: SLICEA.K1.INIT 0000000010101010
word: SLICEB.K0.INIT 1000101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R6C16:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0001
arc: H00R0100 H02E0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: V00T0100 V02S0501
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203
arc: A1 V02S0701
arc: A2 F7
arc: A3 F5
arc: A5 H02E0701
arc: A6 F5
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02W0101
arc: B3 H00L0000
arc: B4 H02E0301
arc: B5 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: C6 V02S0201
arc: C7 V02S0001
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 N1_V01S0000
arc: D4 H02E0001
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00T0100
arc: N1_V02N0701 F7
arc: S1_V02S0001 F0
arc: V01S0100 F6
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111100000000000
word: SLICEC.K1.INIT 0001000100010001
word: SLICEA.K0.INIT 0000001111111111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0011000100110011
word: SLICED.K0.INIT 0000101010101010
word: SLICEA.K1.INIT 0101011100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C17:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: W1_H02W0101 V06S0103
arc: A0 N1_V02S0501
arc: A1 N1_V02S0701
arc: A2 W1_H02E0501
arc: A4 W1_H02E0701
arc: A5 V02S0301
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 E1_H01W0100
arc: B1 F3
arc: B3 H02W0101
arc: B4 N1_V02S0701
arc: B5 H00L0000
arc: B6 V02S0701
arc: B7 H02E0101
arc: C0 S1_V02N0401
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C5 V02S0201
arc: C6 F4
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02E0201
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: D4 H00L0100
arc: D5 H02W0201
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 F3
arc: H01W0000 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F1
arc: S3_V06S0003 F3
word: SLICEC.K1.INIT 0000001000100010
word: SLICEB.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 1111111100000100
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000111100001000
word: SLICEC.K0.INIT 0000111000001111
word: SLICEA.K1.INIT 0000000010111011
word: SLICEB.K1.INIT 0000000000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R6C18:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: A0 H01E0001
arc: A1 F5
arc: A2 N1_V02S0501
arc: A4 V02S0101
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: A7 H02W0501
arc: B1 H02W0301
arc: B2 H00R0100
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 W1_H02E0401
arc: C2 W1_H02E0601
arc: C4 S1_V02N0001
arc: C5 H02E0401
arc: C6 H02W0601
arc: C7 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V00T0100
arc: D2 H01E0101
arc: D4 V02S0401
arc: D5 S1_V02N0601
arc: D6 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0401 F6
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1011101110111111
word: SLICED.K0.INIT 1010101010100010
word: SLICEA.K0.INIT 1111111101011111
word: SLICED.K1.INIT 0011001100110001
word: SLICEC.K1.INIT 1011101100001011
word: SLICEC.K0.INIT 1011000010111011
word: SLICEA.K1.INIT 0101011111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C19:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: A0 W1_H02E0501
arc: A1 H02E0501
arc: A4 V02S0301
arc: A7 W1_H02E0701
arc: B0 E1_H02W0301
arc: B1 V00B0000
arc: B4 F3
arc: B7 H02E0301
arc: C0 N1_V02S0601
arc: C1 N1_V01N0001
arc: C3 N1_V02S0401
arc: C4 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 N1_V02S0201
arc: D3 V00B0100
arc: D4 V02S0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: S1_V02S0001 Q0
arc: S1_V02S0301 F1
arc: S3_V06S0203 F7
word: SLICEA.K0.INIT 0111111111111111
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 1100111110101010
word: SLICEC.K0.INIT 0000000010111111
word: SLICED.K1.INIT 0000000001010100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C20:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: A1 H02E0701
arc: A2 F5
arc: A3 W1_H02E0701
arc: A7 S1_V02N0301
arc: B0 S1_V02N0101
arc: B1 F3
arc: B3 N1_V02S0301
arc: B7 E1_H02W0301
arc: C0 E1_H01W0000
arc: C3 V02S0401
arc: C5 W1_H02E0401
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q7
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: M5 E1_H02W0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q5
arc: V01S0100 F6
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1111101000110010
word: SLICEA.K0.INIT 1111000011111100
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000001010101
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0111011111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R6C21:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: H00L0100 S1_V02N0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 V02S0501
arc: A3 V02S0701
arc: A4 V02S0101
arc: A6 S1_V02N0301
arc: A7 V02S0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B4 W1_H02E0301
arc: B6 W1_H02E0301
arc: B7 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 W1_H02E0401
arc: C6 H02E0401
arc: C7 H02E0601
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: D6 W1_H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: S1_V02S0401 F6
arc: S3_V06S0203 F4
word: SLICEB.K1.INIT 1010111100001111
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1011101101011111
word: SLICEA.K1.INIT 1011101100001010
word: SLICEC.K0.INIT 0000000000000100
word: SLICED.K1.INIT 0000000000000100
word: SLICEB.K0.INIT 1010111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R6C22:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: A0 W1_H02E0701
arc: A2 V02S0701
arc: A4 V02N0101
arc: A5 W1_H02E0701
arc: A6 V02S0101
arc: A7 N1_V01S0100
arc: B2 E1_H02W0301
arc: B4 H02W0301
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02N0401
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C6 F4
arc: C7 H01E0001
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02S0201
arc: D2 F0
arc: D4 V02S0601
arc: D5 V02N0601
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M2 E1_H02W0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: S1_V02S0401 Q4
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000000001000000
word: SLICED.K1.INIT 0001000000110000
word: SLICEA.K0.INIT 0101000001011111
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 1110110011111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K0.INIT 0000010100000111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C23:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 V02S0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H02E0701
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0100
arc: A3 V00T0000
arc: A4 N1_V02S0301
arc: A5 V02N0301
arc: A6 F5
arc: A7 V02N0301
arc: B0 V02N0301
arc: B4 H02W0101
arc: B5 E1_H02W0301
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 V02N0601
arc: C2 S1_V02N0401
arc: C3 N1_V02S0401
arc: C4 S1_V02N0201
arc: C5 F4
arc: C6 V02N0201
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 E1_H02W0201
arc: D5 F2
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 F7
arc: M0 H01E0001
arc: MUXCLK1 CLK0
arc: S3_V06S0003 F0
arc: S3_V06S0303 F6
word: SLICEB.K1.INIT 0101111100001111
word: SLICEA.K0.INIT 1011001111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010000011000000
word: SLICED.K1.INIT 0010000010100000
word: SLICEC.K1.INIT 0000000100000101
word: SLICED.K0.INIT 0000000011010101
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R6C24:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H06E0003
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A0 V02S0701
arc: A2 V00B0000
arc: A3 S1_V02N0501
arc: A4 S1_V02N0101
arc: A5 H02W0501
arc: A6 F5
arc: A7 V02N0301
arc: B0 V02N0101
arc: B2 F3
arc: B3 H02E0101
arc: B5 H01E0101
arc: B6 V02N0501
arc: B7 S1_V02N0501
arc: C0 W1_H02E0601
arc: C2 N1_V01N0001
arc: C3 N1_V01S0100
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 V00B0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: D4 N1_V02S0401
arc: D5 F0
arc: D6 F2
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: S3_V06S0303 F6
arc: V00B0000 Q4
word: SLICEC.K0.INIT 0101111100001111
word: SLICEA.K0.INIT 1110001000000000
word: SLICEB.K1.INIT 0100010001010000
word: SLICED.K1.INIT 0010101010101010
word: SLICEB.K0.INIT 0001000000110000
word: SLICEC.K1.INIT 0000000000000111
word: SLICED.K0.INIT 0000000011010101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C25:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06E0103
arc: V00T0000 V02N0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A2 V01N0101
arc: A3 V01N0101
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 H02W0301
arc: B6 V02N0501
arc: B7 H02W0301
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0001
arc: C5 V01N0101
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR0 W1_H02E0501
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: S3_V06S0203 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0000000001001111
word: SLICEB.K1.INIT 0000000001001111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0000001000110011
word: SLICED.K0.INIT 0000000000101111
word: SLICED.K1.INIT 0000001100100011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C26:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 S1_V02N0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0303 V01N0101
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: A6 V02S0301
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H00L0000
arc: B3 E1_H01W0100
arc: B5 H02W0301
arc: B6 E1_H02W0301
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C5 H02E0401
arc: C6 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D5 V02N0401
arc: D6 V00B0000
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: M0 E1_H02W0601
arc: M2 E1_H02W0601
arc: M4 W1_H02E0401
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F2
arc: S1_V02S0201 F0
arc: S1_V02S0601 F4
arc: V01S0100 Q6
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111010101011111
word: SLICEC.K1.INIT 0000000011010111
word: SLICED.K0.INIT 0000001010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C27:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 V06S0103
arc: A0 H02W0501
arc: A3 V00B0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H00L0000
arc: C1 V02N0401
arc: C2 W1_H02E0601
arc: C3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0001
arc: E1_H01E0101 Q1
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: H01W0100 Q4
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F2
arc: S1_V02S0201 F0
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V01S0000 Q7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C28:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: H00L0000 W1_H02E0001
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02N0701
arc: A0 V01N0101
arc: A1 H00R0000
arc: A3 V02N0701
arc: B3 V02S0301
arc: B4 H02W0301
arc: B6 V02S0701
arc: C0 E1_H02W0401
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 W1_H02E0601
arc: C6 F4
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 H01W0000
arc: D6 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H01W0000 F3
arc: H01W0100 F0
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F6
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00B0000 F6
arc: V00B0100 Q5
arc: V00T0100 F3
arc: V01S0000 F6
arc: V01S0100 Q2
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 0011000000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1101000001110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C29:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 V02N0401
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V02N0501
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A3 V02N0701
arc: B0 F3
arc: B1 F3
arc: B2 E1_H02W0101
arc: B3 V02N0301
arc: B4 H02E0301
arc: C4 H02E0401
arc: CE1 H02E0101
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 E1_H02W0001
arc: E1_H01E0101 Q4
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: LSR1 V00T0000
arc: M0 H01E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F3
arc: N1_V02N0601 Q4
arc: S1_V02S0001 Q2
arc: S3_V06S0203 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0011001101010101
word: SLICEA.K1.INIT 0011001110101010
word: SLICEB.K0.INIT 0011001111001100
word: SLICEB.K1.INIT 0010001001110111
word: SLICEC.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C30:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H01E0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0701
arc: A3 E1_H02W0701
arc: B1 V00B0000
arc: C1 H02E0401
arc: C3 H02E0601
arc: C5 E1_H02W0601
arc: C7 E1_H02W0601
arc: D1 E1_H02W0201
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H02E0101 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1010000010100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R6C31:PLC2
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02N0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 E1_H02W0501
arc: A3 V02S0701
arc: A5 E1_H02W0701
arc: B0 V02S0301
arc: B3 H02W0101
arc: C0 N1_V01S0100
arc: C1 E1_H01W0000
arc: C3 H02W0401
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 V02N0201
arc: D5 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 H02E0601
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 F0
arc: V01S0100 Q0
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0010101000001010
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0001111100000000
word: SLICEC.K1.INIT 0000000010100000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R6C32:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V02N0601
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A3 V02N0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B3 S1_V02N0101
arc: C1 S1_V02N0401
arc: C3 H02W0601
arc: C6 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D3 H00R0000
arc: D6 S1_V02N0601
arc: E1_H01E0101 F2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: M0 H01E0001
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0203 Q4
arc: V00T0000 F0
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1101110111111111
word: SLICEA.K1.INIT 1101111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111001000100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C33:PLC2
arc: E1_H02E0401 V01N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A5 E1_H01W0000
arc: B1 V01N0001
arc: B2 V02N0101
arc: B3 V02N0301
arc: B6 S1_V02N0701
arc: C0 V02N0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: D1 H02E0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D5 H00R0100
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0000
arc: M2 H02E0601
arc: S1_V02S0201 F0
arc: V00T0000 F2
word: SLICEA.K0.INIT 1111101011111010
word: SLICEA.K1.INIT 1010001000100010
word: SLICED.K0.INIT 0011001100000000
word: SLICEB.K0.INIT 0000000111111101
word: SLICEB.K1.INIT 1111000111111101
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R6C34:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 H06E0003
arc: V00B0000 E1_H02W0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 S3_V06N0303
arc: A1 V02N0701
arc: A3 V00T0000
arc: A4 F7
arc: B3 V01N0001
arc: B4 F3
arc: B6 H02W0101
arc: B7 V00T0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 H02E0401
arc: C4 V02N0201
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 F0
arc: D3 V02N0001
arc: D4 H02W0001
arc: D6 V02N0601
arc: D7 V00B0000
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: M0 H01E0001
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F6
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0101000000000000
word: SLICEB.K1.INIT 0010000011100000
word: SLICED.K1.INIT 0000000011110011
word: SLICEC.K0.INIT 0010101000100010
word: SLICEB.K0.INIT 1111111111110000
word: SLICED.K0.INIT 0000000000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R6C35:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S3_V06N0203

.tile R6C36:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02S0501
arc: C0 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C37:PLC2
arc: E1_H02E0601 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0301 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A2 V01N0101
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C38:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 E3_H06W0203
arc: C2 V02N0601
arc: D2 V02S0001
arc: E1_H01E0001 F2
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
arc: N1_V01N0001 F2
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C39:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: A0 H02W0701
arc: A4 V00B0000
arc: A5 V02N0101
arc: A6 N1_V01S0100
arc: A7 H00L0000
arc: B2 V02N0301
arc: B3 V02S0301
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M2 V00T0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: S1_V02S0101 Q3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C40:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 H01E0001
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02W0501
arc: W1_H02W0701 W3_H06E0203
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 F5
arc: A5 E1_H02W0701
arc: A7 E1_H02W0501
arc: B2 V02S0301
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 V02S0501
arc: B7 H02W0301
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V01N0101
arc: C5 W1_H02E0601
arc: C7 F4
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 V01N0001
arc: D5 H00R0100
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M2 H02E0601
arc: N1_V01N0001 F7
word: SLICEB.K0.INIT 1010101110110011
word: SLICEB.K1.INIT 1111011111101111
word: SLICEC.K1.INIT 0010101010100010
word: SLICED.K1.INIT 0000011100000011
word: SLICEC.K0.INIT 1110110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C41:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0601
arc: W1_H02W0501 V02S0501
arc: A0 V02S0701
arc: A1 H02E0701
arc: A2 F7
arc: A3 V00T0000
arc: A4 F5
arc: A6 E1_H02W0501
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 H02E0301
arc: B5 V02S0701
arc: B6 F3
arc: B7 V02S0501
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 N1_V01S0100
arc: C3 E1_H01W0000
arc: C4 V02S0201
arc: C5 H02W0401
arc: C6 V02N0001
arc: C7 E1_H02W0401
arc: D0 V02S0001
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 F0
arc: D4 V02N0601
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: N1_V01N0001 F7
arc: V00B0000 F4
arc: W1_H02W0301 F1
word: SLICEC.K1.INIT 0000000011001111
word: SLICEA.K0.INIT 1010000110001101
word: SLICEB.K1.INIT 0011001000110000
word: SLICED.K0.INIT 0001001100000000
word: SLICEC.K0.INIT 1111111000000000
word: SLICED.K1.INIT 1100111111110011
word: SLICEA.K1.INIT 0000100000001010
word: SLICEB.K0.INIT 1111001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R6C42:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0201 H06W0103
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H02W0501
arc: A1 V02N0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 V02S0101
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 H02E0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 H02E0301
arc: B6 W1_H02E0301
arc: B7 H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 F4
arc: C3 F4
arc: C4 H02E0601
arc: C5 E1_H02W0601
arc: C6 H01E0001
arc: C7 E1_H02W0401
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0000
arc: M2 V00T0000
arc: W1_H02W0201 F0
arc: W1_H02W0501 F7
word: SLICEC.K0.INIT 0000000001000000
word: SLICEA.K0.INIT 0010110100010110
word: SLICEA.K1.INIT 1011111101101110
word: SLICEB.K0.INIT 0000000000000101
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1000101010001010
word: SLICED.K0.INIT 0000100000001010
word: SLICED.K1.INIT 0000000011101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C43:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02S0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A2 V00T0000
arc: A3 F5
arc: A4 F7
arc: A6 H02W0701
arc: A7 N1_V01S0100
arc: B0 V02S0101
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 H02E0301
arc: C0 V02S0401
arc: C1 H02E0601
arc: C2 V02S0401
arc: C3 E1_H01W0000
arc: C4 W1_H02E0401
arc: C5 H01E0001
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 H01E0101
arc: D3 V01S0100
arc: D4 F2
arc: D5 N1_V02S0601
arc: D6 H02W0001
arc: D7 W1_H02E0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0100
arc: N1_V01N0001 F3
arc: V01S0100 F4
word: SLICEB.K1.INIT 1111101111001000
word: SLICED.K0.INIT 0011001100100011
word: SLICEA.K0.INIT 0111111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0001000100010101
word: SLICED.K1.INIT 0000010100000000
word: SLICEC.K0.INIT 0011001011111110
word: SLICEC.K1.INIT 1100110011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R6C44:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 V02N0301
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02W0501
arc: A3 V02S0501
arc: A4 N1_V02S0301
arc: A5 V00B0000
arc: A6 F7
arc: B0 V02S0301
arc: B2 V02S0101
arc: B3 H02W0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02W0301
arc: B7 E1_H02W0301
arc: C0 H02W0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 F4
arc: C6 V02N0001
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 F2
arc: D6 E1_H02W0201
arc: D7 V01N0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: W1_H02W0001 F0
arc: W1_H02W0701 F5
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0011000001110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0111011110101111
word: SLICEC.K0.INIT 1011111100000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1111000011100000
word: SLICED.K1.INIT 1111000011000000
word: SLICED.K0.INIT 0010001000100011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C45:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 V02S0301
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 W3_H06E0003
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H02E0501
arc: A4 F7
arc: A6 H02W0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H02W0101
arc: B6 V01S0000
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 H00L0100
arc: C4 V02N0001
arc: C6 V02S0001
arc: C7 V00T0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: D4 F0
arc: D6 V01N0001
arc: D7 F2
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00B0000
arc: V01S0000 F4
word: SLICEA.K0.INIT 1011110011101011
word: SLICEA.K1.INIT 0010000111010001
word: SLICEB.K0.INIT 0110000100110100
word: SLICEB.K1.INIT 0010101011101101
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000010100000100
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001000100000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C46:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 H02E0201
arc: V00B0100 H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 V02S0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A6 V02S0101
arc: A7 W1_H02E0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V01N0001
arc: B4 H00R0000
arc: B6 V02S0701
arc: B7 H02E0301
arc: C0 H00R0100
arc: C1 H02E0601
arc: C2 F6
arc: C3 V02S0601
arc: C4 H02W0601
arc: C6 V02S0201
arc: C7 V02S0201
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D2 H00R0000
arc: D4 H02E0001
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0100
arc: M4 H02E0401
arc: M6 V00T0100
arc: N1_V01N0001 F4
arc: N1_V01N0101 F3
arc: N1_V02N0101 F3
arc: N3_V06N0003 F3
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0001010001000000
word: SLICEA.K1.INIT 0000000001010011
word: SLICEB.K1.INIT 0101101001011010
word: SLICEC.K0.INIT 0000111011111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1101000011110000
word: SLICED.K1.INIT 1111000011100000
word: SLICEB.K0.INIT 0000001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R6C47:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 V06S0303
arc: A0 H00R0000
arc: A3 H02E0701
arc: A4 V02S0101
arc: A5 H02W0701
arc: A7 H02E0501
arc: B0 V00T0000
arc: B2 V02S0301
arc: B3 W1_H02E0301
arc: B5 W1_H02E0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 W1_H02E0601
arc: C3 H00L0100
arc: C4 W1_H02E0601
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: D0 F2
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 H02E0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0000
arc: M2 V00T0100
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: V00B0000 F4
arc: V01S0100 F4
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 1010000010100000
word: SLICEC.K1.INIT 1111101100000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111010100110001
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 1111001100000000
word: SLICEB.K1.INIT 1100110011001000
word: SLICEC.K0.INIT 0000010101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R6C48:PLC2
arc: N1_V02N0201 H06E0103
arc: S1_V02S0201 H06E0103
arc: V00B0000 H02E0401
arc: V00T0000 V02S0601
arc: W1_H02W0201 V02S0201
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 V01N0101
arc: A3 V01N0101
arc: A7 V02S0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: C1 V02S0401
arc: C2 W1_H02E0601
arc: C7 V02S0001
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 V00B0000
arc: M2 V00T0000
arc: W1_H02W0701 F7
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000001010000
word: SLICEB.K0.INIT 0011000000100000
word: SLICEB.K1.INIT 0011001100100010
word: SLICEA.K0.INIT 1101110101010101
word: SLICEA.K1.INIT 1110111111111001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C12:PLC2
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R7C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 N1_V02S0601
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02S0301
arc: A1 E1_H01E0001
arc: B1 V02S0101
arc: C1 N1_V01S0100
arc: D1 H00R0000
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
word: SLICEA.K1.INIT 0000000000000010
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C16:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0701 N1_V01S0100
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0001
arc: A0 V02N0501
arc: A2 H02E0701
arc: A3 V00T0000
arc: A6 V02S0101
arc: A7 N1_V01S0100
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 H02E0301
arc: B3 V02S0301
arc: B6 H01E0101
arc: B7 H02E0301
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 V02N0601
arc: C3 N1_V01S0100
arc: C5 V02S0201
arc: C6 V02S0001
arc: C7 H02E0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 H02E0001
arc: D5 N1_V02S0601
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: M0 V00B0000
arc: S1_V02S0201 F2
arc: S3_V06S0303 F5
arc: V01S0100 F7
word: SLICEB.K1.INIT 0100000000000000
word: SLICED.K1.INIT 1100100011000000
word: SLICEB.K0.INIT 0000101100001111
word: SLICED.K0.INIT 0000000011100000
word: SLICEA.K0.INIT 0101111101111111
word: SLICEA.K1.INIT 0000111100111111
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R7C17:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 V01N0001
arc: S1_V02S0201 H01E0001
arc: A0 H02W0701
arc: A2 H02E0701
arc: A4 F5
arc: A5 V02S0101
arc: A7 H02E0701
arc: B0 V02S0301
arc: B2 E1_H02W0301
arc: B3 H02E0101
arc: B4 E1_H02W0301
arc: B5 V02S0501
arc: B6 H02E0101
arc: B7 E1_H02W0301
arc: C0 E1_H02W0601
arc: C2 N1_V02S0601
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 S1_V02N0001
arc: D0 V02N0001
arc: D2 W1_H02E0201
arc: D3 F2
arc: D4 V02S0401
arc: D5 N1_V02S0601
arc: D6 S1_V02N0401
arc: D7 W1_H02E0201
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: V01S0000 F6
arc: V01S0100 F3
word: SLICEB.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 1111010100110001
word: SLICEC.K0.INIT 1010101010101000
word: SLICED.K0.INIT 0000111100001100
word: SLICEB.K1.INIT 0000000011111100
word: SLICEA.K0.INIT 0011101100110011
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R7C18:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0501
arc: A2 F7
arc: A4 H02E0501
arc: A7 S1_V02N0101
arc: B0 V01N0001
arc: B2 V02N0301
arc: B4 V02S0701
arc: B6 V02S0501
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C4 H02E0401
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D6 H01W0000
arc: D7 V02S0401
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F4
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0201 F0
arc: S1_V02S0601 F6
arc: V00T0000 F2
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000111100001101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000111000011111
word: SLICED.K0.INIT 0000001100110011
word: SLICED.K1.INIT 1011101110110000
word: SLICEB.K0.INIT 0111011101010101
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R7C19:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: V00B0100 W1_H02E0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H02W0301
arc: A0 H02W0501
arc: A2 V01N0101
arc: A3 F5
arc: A5 N1_V02S0301
arc: A7 H02W0701
arc: B0 V02S0101
arc: B2 V02N0301
arc: B3 Q3
arc: B5 V02S0701
arc: C0 E1_H02W0401
arc: C1 F4
arc: C2 W1_H02E0601
arc: C3 F4
arc: C4 H01E0001
arc: C5 V00B0100
arc: C7 V01N0101
arc: CE0 V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 Q2
arc: D3 S1_V02N0201
arc: D4 H01W0000
arc: D5 E1_H02W0201
arc: D7 V02S0601
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0301 F1
arc: S1_V02S0701 F7
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 1111010111110000
word: SLICEA.K0.INIT 1000110110001000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 1000110100100111
word: SLICEC.K1.INIT 1010111100100011
word: SLICEB.K1.INIT 0001110001010101
word: SLICEA.K1.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R7C20:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H06W0003
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V02S0701
arc: A1 H00L0100
arc: A2 V00T0000
arc: A6 F5
arc: B0 H02W0301
arc: B1 E1_H02W0301
arc: B5 F3
arc: B6 V00B0100
arc: C0 S1_V02N0601
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 W1_H02E0601
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 W1_H02E0001
arc: D2 H02E0001
arc: D3 V02N0001
arc: D5 H00R0100
arc: D6 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
arc: V00T0000 Q2
arc: V01S0000 F3
arc: V01S0100 F3
word: SLICEA.K1.INIT 1111111111101100
word: SLICEB.K0.INIT 0101101000000000
word: SLICEC.K1.INIT 0000000000001100
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1111111100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C21:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02E0701
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W3_H06W0003 V06S0003
arc: A1 H00R0000
arc: A5 V02S0101
arc: A6 F5
arc: B1 S1_V02N0301
arc: B2 W1_H02E0301
arc: B6 F3
arc: C0 V02N0601
arc: C3 H02E0601
arc: C4 N1_V02S0201
arc: C5 H02E0401
arc: C6 V02N0201
arc: C7 N1_V02S0201
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 N1_V02S0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0101 F1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: V00B0000 Q4
arc: V01S0000 F3
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000001010000
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1110111000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R7C22:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H01E0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H01W0100
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 E1_H02W0501
arc: A5 S1_V02N0101
arc: A6 H00L0000
arc: A7 V00T0100
arc: B0 V00T0000
arc: B2 V02N0301
arc: B3 H02W0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 E1_H02W0101
arc: E1_H01E0001 F7
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0303 F5
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C23:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0201
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: A1 V02N0501
arc: A2 V00B0000
arc: A3 H02W0701
arc: A4 W1_H02E0701
arc: A5 N1_V02S0301
arc: A6 V00T0100
arc: A7 E1_H02W0701
arc: B0 V00T0000
arc: B1 H02E0301
arc: B2 H00R0000
arc: B3 H00L0000
arc: B4 H02W0301
arc: B5 V02N0701
arc: B6 H02E0101
arc: B7 V02S0701
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: S3_V06S0003 F3
arc: V01S0100 F4
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C24:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 N1_V02S0501
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 N1_V02S0301
arc: A5 S1_V02N0101
arc: A6 V02S0101
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 E1_H02W0301
arc: B2 H02E0101
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 H00L0000
arc: B6 V02N0701
arc: B7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0103 F2
arc: V01S0000 F1
arc: V01S0100 F0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C25:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02N0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0100
arc: A6 S1_V02N0101
arc: B0 H02E0301
arc: B6 V02S0501
arc: B7 E1_H02W0101
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F0
word: SLICED.K0.INIT 1011000100000000
word: SLICED.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R7C26:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0100 H02W0701
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 V02S0701
arc: A3 S1_V02N0501
arc: A6 E1_H02W0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 V02N0101
arc: B4 E1_H02W0301
arc: B6 H02E0301
arc: B7 W1_H02E0101
arc: C0 H00L0100
arc: C1 N1_V01S0100
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V02N0401
arc: D6 V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M3 H00L0000
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: N1_V02N0601 F4
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V01S0000 F0
arc: V01S0100 Q5
arc: W1_H02W0501 Q5
word: SLICEB.K1.INIT 1010011111110111
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K0.INIT 1000101010101010
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C27:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 V02N0501
arc: A3 V02S0701
arc: A5 N1_V02S0101
arc: B0 V02S0101
arc: B1 F3
arc: B7 V02N0701
arc: C3 E1_H02W0401
arc: C5 V02S0001
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D3 V02N0001
arc: D5 V02S0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 F3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q7
arc: V00T0000 F0
arc: V01S0000 Q5
arc: V01S0100 Q1
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q4
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 1111111111111010
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1100110010101010
word: SLICED.K1.INIT 1111110000001100
word: SLICEB.K1.INIT 1111010110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C28:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02E0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701
arc: V00T0000 V02S0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A1 H02W0501
arc: A2 W1_H02E0501
arc: A3 F7
arc: A5 N1_V01S0100
arc: A7 H02E0701
arc: B0 V02N0101
arc: B4 S1_V02N0701
arc: B6 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V01N0001
arc: C3 H02W0601
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 H02E0401
arc: C7 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 S1_V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: V00B0000 F4
arc: W1_H02W0001 F2
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R7C29:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00B0000
arc: A5 S1_V02N0301
arc: A7 W1_H02E0701
arc: B0 V02N0101
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B4 H02W0301
arc: C0 F4
arc: C1 F4
arc: C2 H02E0401
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: C7 H02W0601
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 H02E0001
arc: D4 H02W0001
arc: D5 H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: LSR0 H02W0501
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: W1_H02W0001 F0
word: SLICED.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1001011000111100
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 0000010111110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R7C30:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 W1_H02E0101
arc: H01W0000 W3_H06E0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0501
arc: A2 V02S0501
arc: A4 H02E0501
arc: B0 H02E0301
arc: B4 V02S0501
arc: B6 V02S0501
arc: C0 H02E0401
arc: C4 V02N0001
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: N1_V02N0101 F3
word: SLICEA.K0.INIT 0000000011101111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000010101010
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000011011111
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000000011001100
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R7C31:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06W0203
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0303 S3_V06N0303
arc: A1 V02S0501
arc: A3 V02S0501
arc: A4 F5
arc: A5 E1_H01W0000
arc: A6 S1_V02N0301
arc: A7 V02N0301
arc: B1 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B7 V00B0000
arc: C1 V02S0401
arc: C4 E1_H01E0101
arc: C7 F6
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: MUXCLK2 CLK0
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V01S0000 F1
word: SLICED.K1.INIT 0000100010101000
word: SLICEC.K0.INIT 1011000111110000
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1111111101010101
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011011101
word: SLICEA.K1.INIT 0000000001111101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C32:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00T0000 V02S0401
arc: A0 H00L0000
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0201 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0101000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C33:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: A2 H02W0501
arc: A5 F7
arc: A6 F5
arc: B0 V01N0001
arc: B1 H02E0301
arc: B2 V02N0101
arc: C0 V02S0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C5 V02N0001
arc: C7 V01N0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 W1_H02E0001
arc: D2 H02W0201
arc: D3 H00R0000
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 V02S0601
arc: E1_H01E0001 F3
arc: E1_H02E0301 Q3
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0601 F6
arc: S1_V02S0101 Q3
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F5
arc: V00T0100 F1
arc: V01S0100 F3
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000110000000000
word: SLICEB.K0.INIT 1000100000001000
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0101010100001111
word: SLICED.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 1111111100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C34:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H02E0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 F5
arc: A3 F5
arc: A5 F7
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B5 H02E0101
arc: B6 H02E0101
arc: C0 H02W0401
arc: C2 H02W0601
arc: C3 H02W0601
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D5 V01N0001
arc: D6 V01N0001
arc: D7 H00R0100
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00T0000
arc: M2 H02E0601
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: S1_V02S0001 F0
arc: V01S0000 F7
word: SLICEA.K0.INIT 1111111110001111
word: SLICEA.K1.INIT 1111111110001000
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000110000000100
word: SLICEB.K1.INIT 0000010100000000
word: SLICEC.K1.INIT 1100110111110011
word: SLICED.K0.INIT 0000000000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R7C35:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: B6 V02N0701
arc: C5 V02N0201
arc: C6 H02E0601
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F5
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0000 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R7C36:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: H00R0000 V02N0601
arc: N1_V02N0401 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0401 S1_V02N0401
arc: A3 F5
arc: A5 V02S0301
arc: B0 E1_H01W0100
arc: B1 V02N0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 V02S0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: C7 F4
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 H00R0000
arc: D3 V00B0100
arc: D4 F2
arc: D5 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0501 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 1010111101110111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000100010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R7C37:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H02E0301
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 N1_V01S0000
arc: A0 V02S0701
arc: A3 V00B0000
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 V02S0101
arc: B0 H00R0100
arc: B3 V02S0301
arc: B5 V02N0501
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C3 S1_V02N0401
arc: C5 V02N0001
arc: C7 F6
arc: CE0 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D2 Q2
arc: D3 V01S0100
arc: D5 V01N0001
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F3
arc: V00B0100 F5
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 1000100000001111
word: SLICEC.K1.INIT 0001000000000000
word: SLICED.K0.INIT 0000000000010001
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000011100000
word: SLICEA.K1.INIT 1111000011110000
word: SLICED.K1.INIT 0100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C38:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 H01E0001
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: A3 F7
arc: A4 H02E0501
arc: A5 V02N0301
arc: B3 H00R0000
arc: B4 H01E0101
arc: B7 H01E0101
arc: C1 N1_V01N0001
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C5 W1_H02E0401
arc: C7 V01N0101
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: D3 W1_H02E0001
arc: D4 W1_H02E0001
arc: D5 S1_V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N3_V06N0303 F5
arc: V01S0000 Q4
arc: V01S0100 F1
arc: W1_H02W0301 Q3
word: SLICEC.K1.INIT 1111000010101010
word: SLICEA.K1.INIT 0000000000001111
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K1.INIT 0000101000001000
word: SLICEC.K0.INIT 1111010001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R7C39:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 V02N0601
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: A0 V02S0701
arc: A1 V02S0501
arc: A2 H02E0501
arc: A3 H01E0001
arc: A4 F5
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: B0 H02W0101
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 N1_V01S0000
arc: B6 E1_H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V01S0100
arc: C3 E1_H02W0401
arc: C4 E1_H02W0601
arc: C5 H01E0001
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V01S0100
arc: D5 V02N0601
arc: D6 H00L0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: V01S0100 F6
word: SLICEC.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000010000000
word: SLICED.K0.INIT 0000100000000000
word: SLICEB.K1.INIT 0101000100010001
word: SLICEA.K0.INIT 1100100011111010
word: SLICEA.K1.INIT 1100111000001010
word: SLICEB.K0.INIT 1101110001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C40:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: V00B0100 H02W0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 H01E0001
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A2 H02E0701
arc: A3 H02E0701
arc: B0 S1_V02N0101
arc: B2 H02E0101
arc: B3 H00R0100
arc: C0 W1_H02E0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V00B0100
arc: D3 N1_V02S0201
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR1 W1_H02E0301
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1100010011110101
word: SLICEB.K0.INIT 1010011010110111
word: SLICEB.K1.INIT 1111110110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C41:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: A0 N1_V02S0501
arc: A1 H02W0701
arc: A4 V00T0100
arc: B0 N1_V02S0301
arc: B1 H00R0100
arc: B4 V01S0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C4 E1_H01E0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D4 V00B0000
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 W1_H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F0
arc: V00B0000 Q6
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1011100100010111
word: SLICEA.K1.INIT 0100100011011001
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C42:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0701 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B6 N1_V02S0501
arc: C2 V02N0601
arc: C3 V02N0601
arc: C6 V00T0000
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D6 N1_V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: M2 V00B0000
arc: N1_V01N0001 F2
arc: N1_V02N0401 F6
word: SLICED.K0.INIT 1111000011000000
word: SLICEB.K0.INIT 0110010100010110
word: SLICEB.K1.INIT 0111001101110100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C43:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 E1_H02W0501
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 F5
arc: A5 E1_H02W0501
arc: A6 V02S0301
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H00L0000
arc: B5 E1_H02W0101
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0601
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 F0
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 V00B0100
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
word: SLICEB.K0.INIT 1110111111110101
word: SLICEB.K1.INIT 1100111111111011
word: SLICEA.K0.INIT 0000100110010110
word: SLICEA.K1.INIT 1001101010111010
word: SLICED.K0.INIT 1010000011110000
word: SLICEC.K1.INIT 0111011110011001
word: SLICEC.K0.INIT 1011000000110000
word: SLICED.K1.INIT 0100010000000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R7C44:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02W0501
arc: V00T0100 H02W0301
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 N1_V02S0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 H00L0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 H00R0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M2 V00B0100
arc: N1_V01N0001 F2
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1111011101101001
word: SLICEA.K1.INIT 1101000001010110
word: SLICEB.K0.INIT 1000110111010111
word: SLICEB.K1.INIT 0000110000111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R7C45:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0501 S1_V02N0501
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A4 H02E0501
arc: A6 N1_V02S0301
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B4 N1_V02S0501
arc: B6 V00B0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C4 V00T0000
arc: C6 H02E0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 H00L0100
arc: D6 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: N1_V01N0001 F1
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: V00B0000 F4
word: SLICEC.K0.INIT 1111011010111111
word: SLICED.K0.INIT 1101111100000000
word: SLICEA.K0.INIT 0011001111011110
word: SLICEA.K1.INIT 1001000100100001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: V00T0100 H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: N1_V01N0001 F1
word: SLICEA.K0.INIT 1011011111001101
word: SLICEA.K1.INIT 0110110110111110
word: SLICEB.K0.INIT 1111111010110011
word: SLICEB.K1.INIT 1111111011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C47:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0601 H01E0001
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 W1_H02E0501
arc: V00T0100 W1_H02E0101
arc: W3_H06W0103 N1_V01S0100
arc: A0 H02E0701
arc: A1 F5
arc: A2 H02W0701
arc: A3 H02E0701
arc: A4 V02S0101
arc: A5 F7
arc: A7 N1_V02S0301
arc: B0 H02E0301
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 W1_H02E0101
arc: B7 N1_V02S0501
arc: C0 N1_V02S0401
arc: C1 F4
arc: C2 V02N0601
arc: C3 H02W0401
arc: C4 V02S0201
arc: C5 W1_H02E0401
arc: C7 N1_V02S0001
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 F0
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M2 V00B0100
arc: N1_V02N0201 F2
word: SLICEB.K0.INIT 0100000000001100
word: SLICEB.K1.INIT 1000000000001000
word: SLICEA.K0.INIT 0000000010000000
word: SLICED.K1.INIT 0000100000100000
word: SLICEC.K1.INIT 0000000001011111
word: SLICEC.K0.INIT 0111101110101101
word: SLICEA.K1.INIT 0100010001001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C48:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 N1_V02S0701
arc: A0 N1_V02S0701
arc: A1 W1_H02E0701
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: C0 H00L0000
arc: C1 N1_V02S0401
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: N1_V01N0101 F0
word: SLICEA.K0.INIT 1111111111110111
word: SLICEA.K1.INIT 0110101011110100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C49:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R7C51:PLC2
arc: S1_V02S0401 H06E0203

.tile R7C54:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303

.tile R7C57:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C60:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile R7C63:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C66:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303

.tile R7C69:PLC2
arc: S1_V02S0301 H06E0003
arc: S3_V06S0303 H06E0303

.tile R7C6:PLC2
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203

.tile R7C72:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103

.tile R7C75:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C78:PLC2
arc: S1_V02S0301 W3_H06E0003

.tile R7C9:PLC2
arc: S1_V02S0601 H06W0303

.tile R8C12:PLC2
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06W0303

.tile R8C13:PLC2
arc: S1_V02S0701 E1_H02W0701

.tile R8C14:PLC2
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0401 E1_H01W0000

.tile R8C15:PLC2
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: V00B0100 H02E0701
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H02E0601 Q6
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: V00T0000 Q0
arc: V00T0100 Q3
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C16:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: A2 V00B0000
arc: B0 V00T0000
arc: B2 H00L0000
arc: C0 E1_H01W0000
arc: C2 N1_V01S0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 F0
arc: M0 H02E0601
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
arc: V01S0000 Q0
word: SLICEB.K0.INIT 1100110011111010
word: SLICEA.K0.INIT 0011110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C17:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0201 E1_H01W0000
arc: W1_H02W0001 E1_H02W0501
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: B0 V00T0000
arc: B1 Q1
arc: C0 N1_V01S0100
arc: C1 V02N0601
arc: C2 H00L0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
word: SLICEB.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 0010100001111101
word: SLICEA.K0.INIT 0010011110001101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C18:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H06W0203
arc: W1_H02W0101 E1_H01W0100
arc: CLK0 G_HPBX0100
arc: H01W0000 Q4
arc: M4 H02E0401
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C19:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V06S0303
arc: H00R0100 V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 H02W0701
arc: W1_H02W0001 N1_V02S0001
arc: A2 F5
arc: A5 V02S0301
arc: A6 F5
arc: B3 E1_H02W0301
arc: B6 V02N0701
arc: C6 V00B0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D3 V02S0001
arc: D5 H01W0000
arc: D6 N1_V02S0601
arc: E1_H01E0001 Q2
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: V01S0000 F3
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0000000010101010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 0101010100000000
word: SLICED.K0.INIT 1000110010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C20:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 N1_V02S0701
arc: B0 V00B0000
arc: B2 H02E0101
arc: B4 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 H02E0601
arc: C2 N1_V01S0100
arc: C4 V02S0001
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02S0001
arc: D4 H02E0201
arc: D7 H02E0201
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
word: SLICED.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 0011000000000000
word: SLICEA.K0.INIT 1111000011000000
word: SLICEC.K0.INIT 0000110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R8C21:PLC2
arc: E1_H02E0301 V02S0301
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A4 V00B0000
arc: A7 H02E0501
arc: B0 V01N0001
arc: B1 V02N0101
arc: B4 N1_V02S0501
arc: B6 N1_V02S0501
arc: C0 V02S0401
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 W1_H02E0401
arc: C4 V02S0001
arc: C6 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 F0
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 N1_V02S0601
arc: D6 H02E0001
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q2
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 F3
arc: S1_V02S0501 F7
arc: V00T0100 Q1
arc: V01S0000 F6
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000001100000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1111000011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C22:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0301 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0103 H01E0101
arc: V00B0000 S1_V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V06S0303
arc: A2 V02S0701
arc: A4 V02S0301
arc: A5 V02S0101
arc: A7 E1_H02W0501
arc: B0 V00B0000
arc: B2 S1_V02N0101
arc: B3 V02N0101
arc: B6 E1_H02W0101
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C23:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V01N0101
arc: A1 V02S0501
arc: A6 E1_H02W0501
arc: B0 E1_H02W0301
arc: B2 V02S0301
arc: B3 H02W0301
arc: B4 W1_H02E0301
arc: B5 V02S0701
arc: B7 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: N1_V02N0301 F1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C24:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02W0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02W0201
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 S3_V06N0003
arc: A0 V02S0501
arc: A1 V02S0701
arc: A2 V00T0000
arc: A4 E1_H02W0701
arc: B3 V02N0101
arc: B5 H00R0000
arc: B6 E1_H02W0301
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F1
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C25:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 H02E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 V06S0003
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 W1_H02E0501
arc: A5 H02E0701
arc: A6 V02N0301
arc: A7 W1_H02E0701
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B5 F3
arc: B6 N1_V02S0701
arc: B7 H02E0101
arc: C2 V02N0401
arc: C3 F4
arc: C4 W1_H02E0401
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 V02N0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 E1_H01W0100
arc: D7 W1_H02E0201
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: V00B0100 F7
word: SLICEC.K1.INIT 0000000000010011
word: SLICEC.K0.INIT 1011000010000000
word: SLICEB.K1.INIT 0101010001010000
word: SLICEB.K0.INIT 0001010100000000
word: SLICED.K0.INIT 0000000011010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1010011111110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R8C26:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 V02N0001
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0501
arc: A1 H02E0501
arc: A3 W1_H02E0501
arc: A6 N1_V02S0301
arc: A7 V02N0301
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B3 W1_H02E0301
arc: B4 H02E0301
arc: B5 V02N0701
arc: C1 H00L0000
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 V01N0101
arc: C7 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H02E0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: D7 V00B0000
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: M0 W1_H02E0601
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F0
arc: S1_V02S0501 Q5
arc: V01S0000 F4
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000010110101111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 0001000101010101
word: SLICEA.K1.INIT 0000000100000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C27:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303
arc: A0 E1_H02W0701
arc: A2 H02E0701
arc: A5 W1_H02E0501
arc: A6 V02N0101
arc: A7 F5
arc: B1 V01N0001
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B6 N1_V01S0000
arc: B7 V00B0100
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 H02E0601
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 V02S0001
arc: C7 W1_H02E0601
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0201
arc: D3 H02W0001
arc: D4 V00B0000
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M2 H02W0601
arc: M3 H00L0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 Q6
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0303 Q6
arc: V00T0000 F2
arc: V01S0000 Q7
arc: V01S0100 F4
arc: W1_H02W0101 Q3
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
word: SLICEC.K1.INIT 0000101010101010
word: SLICED.K1.INIT 1100010001000100
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1000100010100000
word: SLICEC.K0.INIT 0000001111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C28:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 H00L0000
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 N1_V02S0101
arc: A7 V02S0101
arc: B1 V02N0101
arc: B5 V02N0501
arc: B6 V02S0701
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 W1_H02E0401
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C5 H02E0601
arc: C6 E1_H02W0401
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 E1_H01W0100
arc: D7 H02E0001
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F4
arc: V01S0000 F2
arc: V01S0100 F0
arc: W1_H02W0301 Q1
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0101010111110000
word: SLICEA.K1.INIT 0000111111001100
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K1.INIT 0101000001011111
word: SLICEC.K0.INIT 0000101001011111
word: SLICEC.K1.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C29:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0101
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: S1_V02S0301 H02W0301
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A2 F7
arc: A3 F7
arc: A4 H02E0701
arc: A5 H02W0501
arc: A6 H02W0501
arc: A7 H02E0701
arc: B0 H02E0101
arc: B1 Q1
arc: B2 E1_H02W0301
arc: B3 H02E0301
arc: B7 V02S0501
arc: C0 F4
arc: C1 F4
arc: C4 E1_H02W0601
arc: C5 V02N0001
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: V01S0000 Q1
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K1.INIT 1101110110001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R8C30:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 V01N0001
arc: A0 H02E0501
arc: A2 H02W0701
arc: A5 H02W0701
arc: A7 N1_V01N0101
arc: B0 N1_V02S0301
arc: B5 N1_V02S0501
arc: B7 V02S0501
arc: C2 H00R0100
arc: C5 H02E0601
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 V02N0201
arc: D7 V02S0401
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V01S0000 F0
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 0101000001011111
word: SLICEC.K1.INIT 1011100010111000
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1110111000100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R8C31:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0201
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0203 H06E0203
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02E0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 E1_H01W0100
arc: B3 H02E0101
arc: C1 V02S0401
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: E1_H01E0101 F0
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q3
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
word: SLICEB.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1010101000110011
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C32:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 W1_H02E0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 N1_V02S0201
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06N0003
arc: A2 V00B0000
arc: A3 V00B0000
arc: B0 E1_H02W0101
arc: B3 H02W0301
arc: C0 H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V00T0000 F2
word: SLICEB.K0.INIT 1010111111111111
word: SLICEB.K1.INIT 1011111111111111
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C33:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00R0000
arc: A2 E1_H02W0501
arc: A4 H02W0701
arc: A5 V00B0000
arc: A6 H02W0701
arc: B0 E1_H01W0100
arc: B5 V02S0701
arc: B6 V02N0501
arc: C0 E1_H01W0000
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C5 V02N0201
arc: C6 V00B0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 E1_H02W0001
arc: D5 W1_H02E0201
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F5
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: S1_V02S0201 F0
arc: V00B0000 F6
arc: V00T0000 F2
arc: V01S0100 F4
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0000101000000000
word: SLICED.K0.INIT 0000000011110111
word: SLICEC.K1.INIT 0001000001010000
word: SLICEA.K0.INIT 1111111110100001
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C34:PLC2
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: A0 H02W0701
arc: A1 H00R0000
arc: A2 H02W0501
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: A5 Q5
arc: A7 N1_V02S0301
arc: B1 V00T0000
arc: B4 N1_V01S0000
arc: B7 H02E0101
arc: C0 H02W0401
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 V00T0000
arc: C7 W1_H02E0401
arc: CE0 H00L0100
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0001
arc: D2 H01E0101
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V00B0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F7
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0501 F7
arc: N1_V02N0601 Q4
arc: S1_V02S0101 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V00T0000 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1111001011111111
word: SLICEA.K0.INIT 0000000000001010
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K1.INIT 1111001111100011
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000011111010
word: SLICEC.K0.INIT 1111101110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C35:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 V02N0401
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H01E0101
arc: V00B0000 H02E0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 N1_V01S0000
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 F5
arc: A3 V02N0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: A7 H02E0701
arc: B1 V00B0000
arc: B3 H00R0100
arc: B7 V00B0000
arc: C0 H02E0401
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: C7 H02E0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 H02E0001
arc: D5 H02E0001
arc: D7 H02E0201
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V01S0100 F2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1111111111111010
word: SLICEB.K1.INIT 1100010011001100
word: SLICEA.K0.INIT 0000000000000101
word: SLICED.K1.INIT 0000110100001111
word: SLICEB.K0.INIT 1010000010101010
word: SLICEA.K1.INIT 1010101011111101
word: SLICEC.K0.INIT 0101000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R8C36:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 V02N0001
arc: A4 V00T0000
arc: A5 V02N0101
arc: A7 N1_V01S0100
arc: B0 V02S0301
arc: B2 V02N0301
arc: B3 H02E0301
arc: B6 N1_V01S0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q2
arc: E1_H02E0301 F3
arc: E1_H02E0401 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F5
arc: V01S0000 Q2
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C37:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: H00L0000 V02N0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 H01E0101
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0001
arc: A1 V01N0101
arc: A2 H02W0701
arc: A3 V02N0701
arc: A4 V02N0101
arc: B0 V01N0001
arc: B5 H00L0000
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 W1_H02E0601
arc: M3 H01W0100
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C38:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06E0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 N1_V02S0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V01N0101
arc: A2 V00T0000
arc: A7 Q7
arc: B0 V01N0001
arc: B1 E1_H02W0101
arc: B3 Q3
arc: B6 N1_V01S0000
arc: C6 E1_H01E0101
arc: CE1 V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D6 V02S0401
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: S1_V02S0501 F7
arc: S1_V02S0701 Q7
arc: V01S0000 F7
arc: V01S0100 F0
word: SLICED.K0.INIT 0000110000000000
word: SLICED.K1.INIT 1111111110101010
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R8C39:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02N0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H02W0601
arc: V00T0100 V02N0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02N0501
arc: A0 H02E0501
arc: B1 W1_H02E0301
arc: C0 V02N0401
arc: C1 W1_H02E0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H00R0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R8C3:PLC2
arc: S1_V02S0701 E3_H06W0203

.tile R8C40:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0101 S3_V06N0103
arc: S1_V02S0701 H06E0203
arc: V00T0000 H02W0201
arc: W1_H02W0201 S1_V02N0201
arc: B0 V00T0000
arc: B1 E1_H01W0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H02E0001
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R8C41:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00R0000 H02E0401
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H06W0103
arc: W3_H06W0003 S3_V06N0003
arc: A7 E1_H02W0701
arc: B7 V02N0701
arc: C7 E1_H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D7 H02E0001
arc: E1_H01E0001 Q0
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 W1_H02E0601
arc: M1 H00L0100
arc: M2 N1_V01N0001
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q6
arc: V00B0100 Q5
arc: V01S0000 F7
arc: V01S0100 Q4
arc: W1_H02W0201 Q0
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 0000100001001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C42:PLC2
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: W1_H02W0201 H01E0001
arc: A3 V02N0701
arc: C3 W1_H02E0601
arc: D3 H02E0001
arc: E1_H02E0301 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R8C43:PLC2
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0100 H02E0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: A0 V02N0501
arc: A2 V02N0701
arc: A3 V02N0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 N1_V01N0101
arc: B0 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 H02W0301
arc: C0 W1_H02E0601
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 F4
arc: D0 V02N0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0601
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: M2 V00B0100
arc: M4 V00T0100
arc: N1_V01N0101 F0
arc: V01S0000 F6
word: SLICEB.K0.INIT 0101011111110111
word: SLICEB.K1.INIT 0001000010110000
word: SLICEC.K0.INIT 0011111101011111
word: SLICEC.K1.INIT 0011000001010000
word: SLICED.K0.INIT 1111110010111000
word: SLICEA.K0.INIT 0001000100000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C44:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02N0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00T0000 H02E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 F7
arc: A3 F7
arc: A4 H02E0701
arc: A7 H02E0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B7 V02N0701
arc: C0 F4
arc: C1 F4
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0401
arc: C7 H02W0401
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 E1_H02W0001
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00T0000
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: V01S0100 F2
word: SLICEB.K0.INIT 0011000001110000
word: SLICEB.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0010001000101010
word: SLICEA.K1.INIT 0000000000001000
word: SLICEC.K0.INIT 0001000000010101
word: SLICED.K1.INIT 0000000101000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R8C45:PLC2
arc: V00T0000 V02N0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 W3_H06E0203
arc: A0 F7
arc: A4 W1_H02E0701
arc: A7 W1_H02E0701
arc: B0 H02E0301
arc: B1 V02N0101
arc: B4 E1_H02W0301
arc: B7 V02N0701
arc: C0 F4
arc: C1 F4
arc: C4 H02W0401
arc: C7 E1_H02W0401
arc: D0 V02N0001
arc: D1 V00B0100
arc: D4 E1_H02W0001
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00T0000
arc: V00B0100 F7
word: SLICEC.K0.INIT 0000001000000111
word: SLICED.K1.INIT 0000010010001100
word: SLICEA.K0.INIT 1111101111001000
word: SLICEA.K1.INIT 1111111111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R8C46:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E3_H06W0203

.tile R8C47:PLC2
arc: N1_V02N0601 H06E0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401

.tile R8C48:PLC2
arc: H01W0000 E3_H06W0103
arc: W1_H02W0201 V01N0001

.tile R8C49:PLC2
arc: W1_H02W0501 S1_V02N0501

.tile R8C51:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R8C52:PLC2
arc: W3_H06W0203 E1_H02W0701

.tile R8C54:PLC2
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103

.tile R8C57:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R8C5:PLC2
arc: S1_V02S0401 H06W0203

.tile R8C60:PLC2
arc: W3_H06W0103 E1_H02W0201

.tile R8C62:PLC2
arc: W1_H02W0201 S1_V02N0201

.tile R8C63:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R8C69:PLC2
arc: W3_H06W0203 E1_H02W0401

.tile R8C71:PLC2
arc: W1_H02W0401 S1_V02N0401

.tile R8C7:PLC2
arc: S1_V02S0401 E1_H02W0401

.tile R8C8:PLC2
arc: S1_V02S0401 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000

.tile R8C9:PLC2
arc: H01W0000 E3_H06W0103
arc: S1_V02S0601 E3_H06W0303
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203

.tile R9C10:PLC2
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R9C11:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R9C12:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R9C13:PLC2
arc: H01W0000 E3_H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R9C14:PLC2
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q0
arc: M0 V00B0000
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C15:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q7
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 Q2
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C16:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06W0303
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q4
arc: H00R0100 Q5
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0000 Q3
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C17:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 H02E0401
arc: M5 H02W0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q2
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: V00T0100 Q3
arc: V01S0000 Q5
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C18:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02S0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 S1_V02N0501
arc: A2 H02W0701
arc: B2 H01W0100
arc: C0 E1_H02W0401
arc: C1 S1_V02N0401
arc: C2 H00L0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 N1_V02S0201
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M4 V00B0000
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q2
arc: S3_V06S0103 Q2
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0101101010101010
word: SLICEB.K0.INIT 0010100001111101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C19:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: B1 V02S0101
arc: C1 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: H00R0000 Q4
arc: M0 V00T0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C20:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: B1 N1_V02S0101
arc: C1 V02N0401
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0601 Q4
arc: V00T0000 Q2
arc: V01S0100 F1
word: SLICEA.K1.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C21:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 N1_V02S0501
arc: A2 V02S0501
arc: A4 F5
arc: A6 F5
arc: A7 V02S0101
arc: B0 V02S0301
arc: B1 F3
arc: B2 N1_V02S0101
arc: B3 H02E0101
arc: B4 E1_H02W0301
arc: C0 H00L0000
arc: C1 V02S0601
arc: C2 H02E0401
arc: C4 V02S0001
arc: C5 S1_V02N0001
arc: C6 V02N0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H00R0000
arc: D2 F0
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 F2
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 V00B0100
arc: M5 E1_H02W0001
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q5
arc: N1_V02N0601 Q6
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0000000000110011
word: SLICEA.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1010001010101010
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0101000001010101
word: SLICEB.K0.INIT 1101111100010011
word: SLICEA.K0.INIT 1001001110011100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C22:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 N1_V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A1 F5
arc: A2 F7
arc: A5 N1_V02S0301
arc: A7 N1_V02S0101
arc: B0 E1_H01W0100
arc: B2 H00R0000
arc: B5 H02E0301
arc: B7 V00T0000
arc: C0 H02W0401
arc: C1 S1_V02N0401
arc: C2 F4
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 H01E0001
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D2 F0
arc: D4 E1_H02W0001
arc: D5 E1_H01W0100
arc: D6 V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N1_V02N0401 F4
arc: S1_V02S0101 F1
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: V01S0100 F1
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000110010
word: SLICED.K1.INIT 1100111101110111
word: SLICEB.K0.INIT 1111111111010101
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1100101000000000
word: SLICEA.K1.INIT 0000000011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C23:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 F5
arc: A2 V02S0701
arc: A3 F7
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A6 V02S0301
arc: B1 F3
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 W1_H02E0101
arc: C1 F4
arc: C2 E1_H01W0000
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 H02E0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 S1_V02N0201
arc: D3 V02S0201
arc: D4 E1_H02W0001
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F1
arc: V01S0100 F7
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000010000000000
word: SLICEB.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 0001000000000000
word: SLICEB.K1.INIT 1010001010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C24:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 H01E0101
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A5 V00T0000
arc: A6 H00L0000
arc: B5 N1_V02S0501
arc: B6 H01E0101
arc: C0 H00L0000
arc: C5 H01E0001
arc: C6 S1_V02N0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D5 S1_V02N0601
arc: D6 N1_V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0000111111110000
word: SLICED.K0.INIT 1010100010101010
word: SLICEC.K1.INIT 1010101010100010
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R9C25:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 H02W0701
arc: A3 W1_H02E0501
arc: A7 N1_V02S0301
arc: B0 V02S0101
arc: B1 H02W0301
arc: B3 N1_V02S0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 S1_V02N0601
arc: C3 H02E0401
arc: C7 H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q2
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M0 H02W0601
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00T0000 F0
arc: W1_H02W0001 Q2
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 1111010110100000
word: SLICED.K1.INIT 0101000001011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C26:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02S0701
arc: A3 H01E0001
arc: A4 V00B0000
arc: A6 N1_V02S0101
arc: B0 W1_H02E0301
arc: B2 N1_V02S0301
arc: B5 H00L0000
arc: B7 V02S0501
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 F3
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F7
arc: M0 V00T0000
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C27:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: A2 S1_V02N0501
arc: A3 V02S0701
arc: A4 N1_V02S0301
arc: A7 V02S0301
arc: B0 N1_V02S0101
arc: B1 V00T0000
arc: B5 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: M1 H02E0001
arc: M2 H02E0601
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N3_V06N0103 Q2
arc: V01S0000 F6
arc: V01S0100 F1
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C28:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: A1 N1_V02S0501
arc: A6 V02S0301
arc: B0 V00T0000
arc: B2 H00L0000
arc: B3 H01W0100
arc: B4 V02S0501
arc: B5 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: M6 E1_H02W0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C29:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A3 H02W0501
arc: B2 V02S0301
arc: B4 V02N0701
arc: B5 H02E0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 W1_H02E0401
arc: C5 V02N0201
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02W0001
arc: D5 S1_V02N0601
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 H02E0601
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 0000001111001111
word: SLICED.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0011001100000011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000001111110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R9C30:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 V02S0501
arc: A3 W1_H02E0501
arc: A7 E1_H02W0701
arc: B2 H02E0101
arc: B4 V02S0501
arc: B5 W1_H02E0101
arc: B6 S1_V02N0501
arc: B7 V02N0501
arc: C0 H02W0601
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 N1_V02S0401
arc: C4 W1_H02E0401
arc: C5 V00T0100
arc: C7 H02W0401
arc: D0 W1_H02E0001
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 N1_V02S0601
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0303 F6
arc: V01S0100 F1
word: SLICEC.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 0000010110101111
word: SLICEC.K1.INIT 0000001111110011
word: SLICED.K1.INIT 1010100000001000
word: SLICEB.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0000101001011111
word: SLICED.K0.INIT 0011001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R9C31:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0501
arc: A4 N1_V02S0101
arc: B2 W1_H02E0301
arc: B3 S1_V02N0301
arc: C0 H02E0601
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02E0401
arc: C5 S1_V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V00T0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 W1_H02E0201
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F0
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F2
arc: V00B0000 F4
word: SLICEB.K0.INIT 1111001100000011
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R9C32:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 S1_V02N0701
arc: B1 V02N0301
arc: B3 S1_V02N0301
arc: C1 S1_V02N0401
arc: C5 V02N0201
arc: C7 S1_V02N0001
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02S0201
arc: D2 S1_V02N0001
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: V01S0000 Q7
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101010101010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C33:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V01S0100
arc: A0 S1_V02N0701
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: B0 N1_V02S0101
arc: B1 V02N0101
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: C0 H02E0401
arc: C1 W1_H02E0401
arc: C2 N1_V02S0401
arc: C3 W1_H02E0401
arc: C5 V00T0000
arc: C6 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 F2
arc: D5 F0
arc: D6 F0
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 F0
arc: V00T0000 F2
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 1000101010000000
word: SLICED.K0.INIT 1111101011101010
word: SLICEB.K1.INIT 0001000000010011
word: SLICEA.K0.INIT 1111111111101111
word: SLICEB.K0.INIT 0010101000100010
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1111000011100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C34:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0501 V02S0501
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A6 N1_V02S0301
arc: A7 H00L0000
arc: B0 H02W0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: C0 V02N0401
arc: C1 F6
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 H02E0401
arc: C6 W1_H02E0401
arc: C7 F4
arc: CE0 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: D4 E1_H01W0100
arc: D6 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0401 Q6
arc: E1_H02E0601 F4
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: S1_V02S0401 F4
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1010000000000010
word: SLICEB.K1.INIT 0101010101011011
word: SLICEA.K1.INIT 0000010110101111
word: SLICED.K0.INIT 0000000001010000
word: SLICEB.K0.INIT 0000000000000101
word: SLICEC.K1.INIT 0011001100110011
word: SLICEC.K0.INIT 0000111100001101
word: SLICED.K1.INIT 1111000010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R9C35:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06W0203
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: A3 V02S0701
arc: A5 N1_V01S0100
arc: A7 N1_V01S0100
arc: B3 V02S0101
arc: B5 V02S0701
arc: B7 V02S0701
arc: C3 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D5 H00L0100
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000001000100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C36:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00R0000
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 H02W0701
arc: A4 W1_H02E0501
arc: A5 V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B5 S1_V02N0501
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 N1_V01S0100
arc: C1 E1_H02W0401
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 V00T0100
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: LSR1 E1_H02W0501
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F7
arc: S3_V06S0303 F6
arc: V00B0000 Q6
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000010000010101
word: SLICEB.K1.INIT 0000010000010101
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 0001000011010000
word: SLICED.K0.INIT 0000110000000000
word: SLICED.K1.INIT 0000111100000011
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R9C37:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 S1_V02N0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 V02S0301
arc: A7 V02S0101
arc: B0 V02S0101
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: C0 V02S0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D3 W1_H02E0001
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 N1_V02S0401
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q1
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 Q6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q6
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0111001101111111
word: SLICEC.K1.INIT 0100000001001100
word: SLICEB.K1.INIT 0000001000000111
word: SLICEB.K0.INIT 1111101000001010
word: SLICED.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1010111110101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R9C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A2 E1_H02W0701
arc: A3 V02S0501
arc: A6 V00T0100
arc: A7 V02S0101
arc: B0 V02S0301
arc: B1 Q1
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: B6 H02W0101
arc: C0 S1_V02N0601
arc: C2 N1_V01S0100
arc: C4 W1_H02E0601
arc: C6 V02N0201
arc: C7 F4
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 H02E0201
arc: D6 V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 0011000100100000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1110111001000100
word: SLICEC.K0.INIT 0000001100000011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R9C39:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0701 V02N0701
arc: B3 E1_H02W0301
arc: C0 E1_H01W0000
arc: C7 H02W0601
arc: CE0 H00L0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D3 E1_H02W0201
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: S1_V02S0201 F0
arc: S1_V02S0501 F7
arc: V01S0000 F0
arc: V01S0100 Q0
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q5
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C40:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0101
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A2 H01E0001
arc: A3 H00L0100
arc: A6 E1_H01W0000
arc: B0 W1_H02E0301
arc: B2 H00R0100
arc: B3 H02E0301
arc: B6 H02E0101
arc: C0 V02N0401
arc: C2 W1_H02E0601
arc: C3 E1_H02W0601
arc: C6 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D2 E1_H02W0201
arc: D3 S1_V02N0201
arc: D6 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: M0 V00B0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q2
arc: S1_V02S0601 Q6
arc: V00B0000 F6
arc: V00T0000 F0
word: SLICED.K0.INIT 1010100011111100
word: SLICEA.K0.INIT 0101010000010000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010011111110
word: SLICEB.K1.INIT 0000001001010111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R9C41:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: A0 H00L0100
arc: A2 E1_H02W0701
arc: A3 V00T0000
arc: A4 S1_V02N0101
arc: A5 V00T0100
arc: A6 F5
arc: A7 V00T0100
arc: B0 F3
arc: B1 F3
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 V01S0000
arc: B7 H02E0301
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 V02N0601
arc: C4 W1_H02E0401
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 F4
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 F2
arc: D2 V02N0201
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 F0
arc: D7 H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q1
word: SLICEB.K0.INIT 0001000010110000
word: SLICEB.K1.INIT 0000010000010101
word: SLICEA.K0.INIT 1111110110101000
word: SLICEA.K1.INIT 1111111111001111
word: SLICEC.K1.INIT 0011000100100000
word: SLICED.K0.INIT 0000000100000001
word: SLICED.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 1111101011011000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C42:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0303 H06E0303
arc: V00T0000 S1_V02N0601
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E1_H01W0000
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 E1_H01E0001
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 H02W0701
arc: A7 H00R0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 H00R0000
arc: B6 V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 F4
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 V01N0101
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 F0
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 H01W0000
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: V00B0100 F7
arc: W1_H02W0001 F2
word: SLICED.K1.INIT 1111010110100000
word: SLICED.K0.INIT 0001000010110000
word: SLICEB.K1.INIT 0000010010001100
word: SLICEC.K1.INIT 0000100001001100
word: SLICEA.K0.INIT 0101111101110111
word: SLICEA.K1.INIT 0000101000100010
word: SLICEB.K0.INIT 1111101111001000
word: SLICEC.K0.INIT 0000000000011011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C43:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0401
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02W0401
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 S1_V02N0501
arc: A2 E1_H02W0701
arc: A3 F5
arc: A5 S1_V02N0101
arc: B1 H02E0101
arc: B2 H00R0000
arc: B3 S1_V02N0301
arc: B4 W1_H02E0301
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 S1_V02N0401
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 E1_H02W0601
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 V00T0000
arc: D0 N1_V01S0000
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 F2
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V02N0301 F1
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1111110010111000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1000110010000000
word: SLICEC.K1.INIT 1111110010111000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C44:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 V00B0000
arc: A4 V00T0000
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 S1_V02N0501
arc: B5 E1_H02W0301
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C6 E1_H02W0601
arc: C7 V01N0101
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D3 H02E0201
arc: D4 W1_H02E0201
arc: D5 F2
arc: D6 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 H01E0001
arc: M2 V00B0100
arc: N1_V02N0001 F0
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V01S0100 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 0000010000010101
word: SLICED.K1.INIT 0000001000010011
word: SLICEA.K0.INIT 0101011111011111
word: SLICEA.K1.INIT 0000001010001010
word: SLICEB.K0.INIT 1111111000110010
word: SLICEB.K1.INIT 1111111111111100
word: SLICEC.K1.INIT 0000001111001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R9C45:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A2 V00B0000
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: A6 W1_H02E0701
arc: A7 H02W0501
arc: B0 W1_H02E0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 H00R0000
arc: B6 E1_H02W0301
arc: B7 S1_V02N0501
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 W1_H02E0401
arc: C5 H02W0401
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: D0 V01S0100
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 E1_H02W0201
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 H01E0001
arc: M2 V00B0100
arc: N1_V01N0001 F7
arc: N1_V02N0601 F4
arc: S3_V06S0003 F0
arc: V01S0100 F7
word: SLICEC.K1.INIT 0000000100100011
word: SLICED.K1.INIT 0001000011010000
word: SLICEC.K0.INIT 0000001000000111
word: SLICEA.K0.INIT 1111110010101100
word: SLICEA.K1.INIT 1111101011111111
word: SLICED.K0.INIT 0000001010100010
word: SLICEB.K0.INIT 0011101101111111
word: SLICEB.K1.INIT 0000100000101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C46:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 S1_V02N0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0100
arc: A2 V00B0000
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: A5 E1_H02W0701
arc: A6 H02W0501
arc: A7 F5
arc: B0 F3
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 H02W0601
arc: C2 F4
arc: C3 V02N0601
arc: C4 W1_H02E0601
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: D0 W1_H02E0001
arc: D1 V01S0100
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 V00B0100
arc: S3_V06S0303 F6
arc: V01S0100 F3
word: SLICEB.K1.INIT 0000010000010101
word: SLICEC.K0.INIT 0000100001001100
word: SLICEA.K0.INIT 1111110110101000
word: SLICEA.K1.INIT 1111111111110011
word: SLICEB.K0.INIT 1111110110101000
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1111110010111000
word: SLICEC.K1.INIT 0001000000010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C47:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02N0501
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 H02E0501
arc: A3 E1_H02W0701
arc: A4 H02E0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 V02N0701
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 E1_H02W0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 F3
arc: M0 V00T0100
arc: N1_V01N0001 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0001000010110000
word: SLICEA.K0.INIT 0100010001000101
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000001010001010
word: SLICEB.K1.INIT 0000100000101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C48:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: S1_V02S0501 H06E0303
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0701 V02N0701
arc: A0 F7
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02W0501
arc: A5 W1_H02E0501
arc: A6 E1_H02W0701
arc: A7 H02W0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02W0301
arc: B3 V02N0101
arc: B4 E1_H02W0101
arc: B5 S1_V02N0701
arc: B6 E1_H02W0101
arc: B7 S1_V02N0701
arc: C0 F4
arc: C1 F4
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: C6 V00T0100
arc: C7 V02N0201
arc: D0 F2
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 H02W0201
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 E1_H02W0601
arc: N1_V01N0001 F5
arc: V00B0100 F7
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111111000110010
word: SLICEA.K1.INIT 1111111111111100
word: SLICEB.K0.INIT 0000000100001011
word: SLICED.K1.INIT 0000100000101010
word: SLICEC.K0.INIT 0000010000010101
word: SLICEC.K1.INIT 0000100000101010
word: SLICEB.K1.INIT 0010000001110000
word: SLICED.K0.INIT 0100000001001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C49:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701

.tile R9C4:PLC2
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203

.tile R9C50:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R9C51:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 E1_H01E0001
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: A7 F5
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 S1_V02N0701
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 V01N0101
arc: C7 H02E0401
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 H02W0201
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 E1_H02W0601
arc: W1_H02W0001 F0
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1110111100000000
word: SLICEC.K0.INIT 0000010010001100
word: SLICEB.K1.INIT 1111000010110000
word: SLICEB.K0.INIT 0000010010001100
word: SLICEC.K1.INIT 0000000100100011
word: SLICEA.K0.INIT 0001000000010101
word: SLICEA.K1.INIT 1011101010111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C52:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R9C53:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 V01N0101
arc: A0 F5
arc: A1 E1_H02W0501
arc: A3 H02W0701
arc: A5 E1_H02W0501
arc: A6 S1_V02N0101
arc: B0 H02W0101
arc: B1 E1_H02W0301
arc: B3 V02N0101
arc: B5 E1_H02W0301
arc: B6 F3
arc: C0 H02W0601
arc: C1 V02N0401
arc: C3 W1_H02E0401
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: D0 S1_V02N0201
arc: D1 H02W0201
arc: D3 E1_H02W0001
arc: D5 V01N0001
arc: D6 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0011001100110010
word: SLICED.K0.INIT 0000111100001110
word: SLICEC.K1.INIT 0000000100100011
word: SLICEA.K1.INIT 0000001000010011
word: SLICEB.K1.INIT 0000000000110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C54:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R9C55:PLC2
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501

.tile R9C56:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R9C57:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701

.tile R9C58:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203

.tile R9C59:PLC2
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06E0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R9C5:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303

.tile R9C60:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: A0 V02N0501
arc: A6 V02N0101
arc: B0 H02W0101
arc: B6 S1_V02N0501
arc: C0 V02N0601
arc: C6 S1_V02N0201
arc: D0 H02W0001
arc: D6 H02W0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000011101
word: SLICED.K0.INIT 0100000001110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C61:PLC2
arc: S1_V02S0701 H06E0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R9C62:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0501

.tile R9C63:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 H06E0303
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 V01N0001

.tile R9C64:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 S1_V02N0601
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0501
arc: A3 S1_V02N0701
arc: B3 H00R0000
arc: C3 V02N0601
arc: D3 E1_H02W0201
arc: F3 F3_SLICE
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0000001010001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C65:PLC2
arc: E3_H06E0003 W1_H02E0301
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601

.tile R9C66:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H06E0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003

.tile R9C67:PLC2
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H02E0601
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R9C68:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W3_H06E0203

.tile R9C69:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301

.tile R9C6:PLC2
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E3_H06W0303

.tile R9C70:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0301 W3_H06E0003

.tile R9C71:PLC2
arc: E3_H06E0003 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02W0601
arc: W3_H06W0203 E1_H02W0401

.tile R9C72:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001

.tile R9C73:PLC2
arc: W1_H02W0401 V02N0401
arc: A6 S1_V02N0101
arc: B6 S1_V02N0501
arc: B7 S1_V02N0701
arc: C6 H02W0601
arc: C7 E1_H02W0601
arc: D6 H02E0201
arc: D7 V02N0601
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000100000101010
word: SLICED.K1.INIT 0000110000111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R9C74:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02N0601

.tile R9C75:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H02E0601
arc: W1_H02W0601 V02N0601

.tile R9C76:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203

.tile R9C77:PLC2
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H06E0303

.tile R9C78:PLC2
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 N1_V02S0301
arc: W3_H06W0103 V01N0101

.tile R9C79:PLC2
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303

.tile R9C7:PLC2
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0701 E3_H06W0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R9C8:PLC2
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R9C9:PLC2
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 N1_V02S0601

.tile TAP_R10C13:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C31:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C51:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C78:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R12C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R13C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R14C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R15C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R16C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R17C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R18C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R19C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R20C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R21C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R24C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R27C31:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R34C13:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R34C31:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R34C51:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R37C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R3C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R45C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R4C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R51C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R52C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R54C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R64C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R7C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R8C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R9C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.bram_init 3
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 9
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 10
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 11
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 12
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 13
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 14
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 15
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 16
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 18
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 19
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 20
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 21
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 22
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 23
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 24
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 25
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 26
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 27
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 28
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 29
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 30
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 31
06f 000 000 002 06f 000 000 004
028 0f0 073 025 020 034 093 014
025 000 0f1 045 063 08a 0b4 002
093 085 004 008 08c 041 082 085
0b7 001 000 001 093 081 001 040
037 002 000 008 017 021 000 001
013 001 041 0fd 0ef 000 0c0 00f
0b7 005 004 000 073 0a0 045 030
099 02a 001 0a0 073 000 020 030
023 0f6 0c1 0e0 023 0fe 051 0e0
006 084 08a 084 017 001 000 001
013 001 0c1 045 045 022 0a2 080
026 081 002 037 083 0f2 0c1 0e1
073 000 020 030 093 085 004 00b
023 0f6 0c1 0e0 023 0fe 051 0e0
006 084 08a 084 017 001 000 001
013 001 041 043 08c 041 0e7 080
005 000 0a2 080 026 081 002 037
083 0f2 0c1 0e1 073 000 020 030
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
0dc 001 000 000 0dc 001 000 000
096 002 000 000 016 002 000 000
06c 000 000 000 06c 000 000 000
06c 000 000 000 06c 000 000 000
06c 000 000 000 06c 000 000 000
06c 000 000 000 06c 000 000 000
06c 000 000 000 06c 000 000 000
06c 000 000 000 06c 000 000 000
006 002 000 000 006 002 000 000
006 002 000 000 006 002 000 000
006 002 000 000 006 002 000 000
006 002 000 000 006 002 000 000
006 002 000 000 006 002 000 000
006 002 000 000 006 002 000 000
093 087 001 0e3 013 087 001 0e3
063 0f7 0e7 000 023 0e0 007 000
0c1 007 0e3 0ed 0e7 0fe 0b7 007
000 001 013 087 001 0c0 093 087
047 001 063 071 0f7 002 093 086
0f7 0ff 099 08e 0f1 09a 091 006
093 007 000 033 0be 096 090 043
091 007 011 007 023 02e 0c7 0fe
0e3 09b 0d7 0fe 093 087 001 0e3
013 083 001 0e3 063 0fc 067 000
013 007 040 034 003 075 007 000
023 0f0 0a7 000 041 007 0c1 007
0e3 0ea 067 0fe 082 080 081 047
03e 0f8 093 007 0f0 00f 03e 0e6
0b7 007 000 008 005 046 037 007
000 010 0e1 066 0f0 0df 013 007
007 0f0 093 086 0f6 069 086 067
093 0f7 0f7 0f7 0be 0e0 010 043
01c 043 091 08f 0e3 0fe 0f6 0fe
086 067 093 0e7 007 008 0be 0e0
010 043 01c 043 091 08f 0e3 0fe
0f6 0fe 0f1 0bf 085 045 0b3 095
0a5 000 073 0b0 045 034 002 035
073 000 020 030 085 045 0b3 095
0a5 000 073 0b0 045 030 002 035
073 000 020 030 013 005 000 008
073 030 045 030 082 080 06f 000
040 000 085 045 0b3 095 0a5 000
073 0b0 045 030 082 080 083 0b4
001 0c0 063 005 095 002 004 081
026 0e1 005 005 093 084 001 0eb
063 007 095 000 023 0a2 0a1 0c0
002 035 073 000 020 030 013 085
001 0e7 023 0a2 0a1 0c0 002 035
073 000 020 030 037 005 008 000
073 030 045 030 002 035 073 000
020 030 013 087 001 0eb 0a1 046
0f3 0b6 006 030 083 0b5 001 0c0
088 089 085 005 063 08d 0e5 000
063 00e 0b6 000 023 0a0 0b1 0c0
0b7 005 008 000 073 0a0 045 030
073 0a0 006 030 082 080 093 085
001 0e7 0dd 0b7 073 0a0 006 030
003 0a7 041 0c0 0e3 00e 0e6 0fe
073 0b0 006 030 0e1 0bf 083 0b4
081 0c0 093 085 001 0e7 085 004
063 080 0b4 002 08a 065 063 086
0a4 000 0a3 08f 0b4 0fe 023 0a4
091 0c0 003 095 001 0c1 063 005
0b5 002 002 035 073 000 020 030
093 084 001 0e3 0e3 087 0a4 0fe
00a 065 0a3 08f 0a5 0fe 023 0a4
091 0c0 003 095 001 0c1 063 005
0b5 000 002 035 073 000 020 030
005 045 023 089 0a1 0c0 002 035
073 000 020 030 07d 055 093 085
001 0e7 021 047 073 037 007 030
003 0b6 081 0c0 063 008 0d6 000
088 082 085 006 063 087 0b6 000
023 0a6 0d1 0c0 073 020 007 030
082 080 093 085 001 0e3 023 0a6
0b1 0c0 073 020 007 030 082 080
003 0b6 081 0c0 063 004 0d6 000
001 045 082 080 005 045 082 080
070 002 000 001 070 002 000 001
030 002 000 001 030 002 000 001
003 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 32
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 33
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 34
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 35
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 36
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 37
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 38
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 39
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 40
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 41
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 42
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 43
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R10C44:MIB_EBR2 MIB_R10C45:MIB_EBR3 MIB_R10C46:MIB_EBR4
word: EBR1.WID 110000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C42:EBR_CMUX_UR MIB_R10C43:MIB_EBR1
word: EBR0.WID 001000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C24:MIB_EBR2 MIB_R10C25:MIB_EBR3 MIB_R10C26:MIB_EBR4
word: EBR1.WID 101000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C71:MIB_EBR2 MIB_R10C72:MIB_EBR3 MIB_R10C73:MIB_EBR4
word: EBR1.WID 011000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C26:MIB_EBR4 MIB_R10C27:MIB_EBR5 MIB_R10C28:MIB_EBR6
word: EBR2.WID 111000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C19:MIB_EBR6 MIB_R10C20:MIB_EBR7 MIB_R10C21:MIB_EBR8
word: EBR3.WID 000100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C28:MIB_EBR6 MIB_R10C29:MIB_EBR7 MIB_R10C30:EBR_SPINE_UL0
word: EBR3.WID 100100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C37:MIB_EBR6 MIB_R34C38:MIB_EBR7 MIB_R34C39:MIB_EBR8
word: EBR3.WID 010100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C44:MIB_EBR2 MIB_R34C45:MIB_EBR3 MIB_R34C46:MIB_EBR4
word: EBR1.WID 110100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C42:MIB_EBR0 MIB_R34C43:MIB_EBR1
word: EBR0.WID 001100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C46:MIB_EBR4 MIB_R34C47:MIB_EBR5 MIB_R34C48:MIB_EBR6
word: EBR2.WID 101100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C55:MIB_EBR4 MIB_R10C56:MIB_EBR5 MIB_R10C57:MIB_EBR6
word: EBR2.WID 011100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C75:MIB_EBR6 MIB_R10C76:MIB_EBR7 MIB_R10C77:EBR_SPINE_UR1
word: EBR3.WID 111100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C57:MIB_EBR6 MIB_R10C58:MIB_EBR7 MIB_R10C59:MIB_EBR8
word: EBR3.WID 000010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R22C26:MIB_DSP4 MIB_R22C26:MIB2_DSP4 MIB_R22C27:MIB_DSP5 MIB_R22C27:MIB2_DSP5 MIB_R22C28:MIB_DSP6 MIB_R22C28:MIB2_DSP6 MIB_R22C29:MIB_DSP7 MIB_R22C29:MIB2_DSP7 MIB_R22C30:MIB_DSP8 MIB_R22C30:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

.tile_group MIB_R10C69:MIB_EBR0 MIB_R10C70:MIB_EBR1
word: EBR0.WID 100010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C73:MIB_EBR4 MIB_R10C74:MIB_EBR5 MIB_R10C75:MIB_EBR6
word: EBR2.WID 010010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C37:MIB_EBR6 MIB_R10C38:MIB_EBR7 MIB_R10C39:EBR_CMUX_UL
word: EBR3.WID 110010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C78:MIB_EBR0 MIB_R10C79:MIB_EBR1
word: EBR0.WID 001010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C51:MIB_EBR0 MIB_R10C52:MIB_EBR1
word: EBR0.WID 101010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C60:MIB_EBR0 MIB_R10C61:MIB_EBR1
word: EBR0.WID 011010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C64:MIB_EBR4 MIB_R10C65:MIB_EBR5 MIB_R10C66:MIB_EBR6
word: EBR2.WID 111010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C53:MIB_EBR2 MIB_R10C54:MIB_EBR3 MIB_R10C55:MIB_EBR4
word: EBR1.WID 000110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C62:MIB_EBR2 MIB_R10C63:MIB_EBR3 MIB_R10C64:MIB_EBR4
word: EBR1.WID 100110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C48:MIB_EBR6 MIB_R10C49:MIB_EBR7 MIB_R10C50:EBR_SPINE_UR0
word: EBR3.WID 010110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C46:MIB_EBR4 MIB_R10C47:MIB_EBR5 MIB_R10C48:MIB_EBR6
word: EBR2.WID 110110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C66:MIB_EBR6 MIB_R10C67:MIB_EBR7 MIB_R10C68:MIB_EBR8
word: EBR3.WID 001110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C31:MIB_EBR0 MIB_R10C32:MIB_EBR1
word: EBR0.WID 101110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C35:MIB_EBR4 MIB_R10C36:MIB_EBR5 MIB_R10C37:MIB_EBR6
word: EBR2.WID 011110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C33:MIB_EBR2 MIB_R10C34:MIB_EBR3 MIB_R10C35:MIB_EBR4
word: EBR1.WID 111110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C35:MIB_EBR4 MIB_R34C36:MIB_EBR5 MIB_R34C37:MIB_EBR6
word: EBR2.WID 000001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 2
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A NORMAL
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C19:MIB_EBR6 MIB_R34C20:MIB_EBR7 MIB_R34C21:MIB_EBR8
word: EBR3.WID 100001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 2
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A NORMAL
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C15:MIB_EBR2 MIB_R10C16:MIB_EBR3 MIB_R10C17:MIB_EBR4
word: EBR1.WID 010001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A NORMAL
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C17:MIB_EBR4 MIB_R10C18:MIB_EBR5 MIB_R10C19:MIB_EBR6
word: EBR2.WID 110001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 2
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A NORMAL
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C26:MIB_EBR4 MIB_R34C27:MIB_EBR5 MIB_R34C28:MIB_EBR6
word: EBR2.WID 001001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 1
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A NORMAL
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C22:MIB_EBR0 MIB_R10C23:MIB_EBR1
word: EBR0.WID 101001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 1
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A NORMAL
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C8:MIB_EBR4 MIB_R10C9:MIB_EBR5 MIB_R10C10:MIB_EBR6
word: EBR2.WID 011001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 1
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A NORMAL
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C28:MIB_EBR6 MIB_R34C29:MIB_EBR7 MIB_R34C30:MIB_EBR8
word: EBR3.WID 111001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 1
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A NORMAL
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C10:MIB_EBR6 MIB_R10C11:MIB_EBR7 MIB_R10C12:EBR_SPINE_UL1
word: EBR3.WID 000101000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 1
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A NORMAL
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C6:MIB_EBR2 MIB_R10C7:MIB_EBR3 MIB_R10C8:MIB_EBR4
word: EBR1.WID 100101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 1
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A NORMAL
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C4:MIB_EBR0 MIB_R10C5:MIB_EBR1
word: EBR0.WID 010101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 1
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A NORMAL
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C13:MIB_EBR0 MIB_R10C14:MIB_EBR1
word: EBR0.WID 110101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 1
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A NORMAL
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

