DECL|A1|member|__IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
DECL|A2|member|__IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
DECL|ADC0_BASE|macro|ADC0_BASE
DECL|ADC0_IRQn|enumerator|ADC0_IRQn = 15, /**< ADC0 interrupt */
DECL|ADC0|macro|ADC0
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CFG1_ADICLK_MASK|macro|ADC_CFG1_ADICLK_MASK
DECL|ADC_CFG1_ADICLK_SHIFT|macro|ADC_CFG1_ADICLK_SHIFT
DECL|ADC_CFG1_ADICLK|macro|ADC_CFG1_ADICLK
DECL|ADC_CFG1_ADIV_MASK|macro|ADC_CFG1_ADIV_MASK
DECL|ADC_CFG1_ADIV_SHIFT|macro|ADC_CFG1_ADIV_SHIFT
DECL|ADC_CFG1_ADIV|macro|ADC_CFG1_ADIV
DECL|ADC_CFG1_ADLPC_MASK|macro|ADC_CFG1_ADLPC_MASK
DECL|ADC_CFG1_ADLPC_SHIFT|macro|ADC_CFG1_ADLPC_SHIFT
DECL|ADC_CFG1_ADLPC|macro|ADC_CFG1_ADLPC
DECL|ADC_CFG1_ADLSMP_MASK|macro|ADC_CFG1_ADLSMP_MASK
DECL|ADC_CFG1_ADLSMP_SHIFT|macro|ADC_CFG1_ADLSMP_SHIFT
DECL|ADC_CFG1_ADLSMP|macro|ADC_CFG1_ADLSMP
DECL|ADC_CFG1_MODE_MASK|macro|ADC_CFG1_MODE_MASK
DECL|ADC_CFG1_MODE_SHIFT|macro|ADC_CFG1_MODE_SHIFT
DECL|ADC_CFG1_MODE|macro|ADC_CFG1_MODE
DECL|ADC_CFG2_ADACKEN_MASK|macro|ADC_CFG2_ADACKEN_MASK
DECL|ADC_CFG2_ADACKEN_SHIFT|macro|ADC_CFG2_ADACKEN_SHIFT
DECL|ADC_CFG2_ADACKEN|macro|ADC_CFG2_ADACKEN
DECL|ADC_CFG2_ADHSC_MASK|macro|ADC_CFG2_ADHSC_MASK
DECL|ADC_CFG2_ADHSC_SHIFT|macro|ADC_CFG2_ADHSC_SHIFT
DECL|ADC_CFG2_ADHSC|macro|ADC_CFG2_ADHSC
DECL|ADC_CFG2_ADLSTS_MASK|macro|ADC_CFG2_ADLSTS_MASK
DECL|ADC_CFG2_ADLSTS_SHIFT|macro|ADC_CFG2_ADLSTS_SHIFT
DECL|ADC_CFG2_ADLSTS|macro|ADC_CFG2_ADLSTS
DECL|ADC_CFG2_MUXSEL_MASK|macro|ADC_CFG2_MUXSEL_MASK
DECL|ADC_CFG2_MUXSEL_SHIFT|macro|ADC_CFG2_MUXSEL_SHIFT
DECL|ADC_CFG2_MUXSEL|macro|ADC_CFG2_MUXSEL
DECL|ADC_CLM0_CLM0_MASK|macro|ADC_CLM0_CLM0_MASK
DECL|ADC_CLM0_CLM0_SHIFT|macro|ADC_CLM0_CLM0_SHIFT
DECL|ADC_CLM0_CLM0|macro|ADC_CLM0_CLM0
DECL|ADC_CLM1_CLM1_MASK|macro|ADC_CLM1_CLM1_MASK
DECL|ADC_CLM1_CLM1_SHIFT|macro|ADC_CLM1_CLM1_SHIFT
DECL|ADC_CLM1_CLM1|macro|ADC_CLM1_CLM1
DECL|ADC_CLM2_CLM2_MASK|macro|ADC_CLM2_CLM2_MASK
DECL|ADC_CLM2_CLM2_SHIFT|macro|ADC_CLM2_CLM2_SHIFT
DECL|ADC_CLM2_CLM2|macro|ADC_CLM2_CLM2
DECL|ADC_CLM3_CLM3_MASK|macro|ADC_CLM3_CLM3_MASK
DECL|ADC_CLM3_CLM3_SHIFT|macro|ADC_CLM3_CLM3_SHIFT
DECL|ADC_CLM3_CLM3|macro|ADC_CLM3_CLM3
DECL|ADC_CLM4_CLM4_MASK|macro|ADC_CLM4_CLM4_MASK
DECL|ADC_CLM4_CLM4_SHIFT|macro|ADC_CLM4_CLM4_SHIFT
DECL|ADC_CLM4_CLM4|macro|ADC_CLM4_CLM4
DECL|ADC_CLMD_CLMD_MASK|macro|ADC_CLMD_CLMD_MASK
DECL|ADC_CLMD_CLMD_SHIFT|macro|ADC_CLMD_CLMD_SHIFT
DECL|ADC_CLMD_CLMD|macro|ADC_CLMD_CLMD
DECL|ADC_CLMS_CLMS_MASK|macro|ADC_CLMS_CLMS_MASK
DECL|ADC_CLMS_CLMS_SHIFT|macro|ADC_CLMS_CLMS_SHIFT
DECL|ADC_CLMS_CLMS|macro|ADC_CLMS_CLMS
DECL|ADC_CLP0_CLP0_MASK|macro|ADC_CLP0_CLP0_MASK
DECL|ADC_CLP0_CLP0_SHIFT|macro|ADC_CLP0_CLP0_SHIFT
DECL|ADC_CLP0_CLP0|macro|ADC_CLP0_CLP0
DECL|ADC_CLP1_CLP1_MASK|macro|ADC_CLP1_CLP1_MASK
DECL|ADC_CLP1_CLP1_SHIFT|macro|ADC_CLP1_CLP1_SHIFT
DECL|ADC_CLP1_CLP1|macro|ADC_CLP1_CLP1
DECL|ADC_CLP2_CLP2_MASK|macro|ADC_CLP2_CLP2_MASK
DECL|ADC_CLP2_CLP2_SHIFT|macro|ADC_CLP2_CLP2_SHIFT
DECL|ADC_CLP2_CLP2|macro|ADC_CLP2_CLP2
DECL|ADC_CLP3_CLP3_MASK|macro|ADC_CLP3_CLP3_MASK
DECL|ADC_CLP3_CLP3_SHIFT|macro|ADC_CLP3_CLP3_SHIFT
DECL|ADC_CLP3_CLP3|macro|ADC_CLP3_CLP3
DECL|ADC_CLP4_CLP4_MASK|macro|ADC_CLP4_CLP4_MASK
DECL|ADC_CLP4_CLP4_SHIFT|macro|ADC_CLP4_CLP4_SHIFT
DECL|ADC_CLP4_CLP4|macro|ADC_CLP4_CLP4
DECL|ADC_CLPD_CLPD_MASK|macro|ADC_CLPD_CLPD_MASK
DECL|ADC_CLPD_CLPD_SHIFT|macro|ADC_CLPD_CLPD_SHIFT
DECL|ADC_CLPD_CLPD|macro|ADC_CLPD_CLPD
DECL|ADC_CLPS_CLPS_MASK|macro|ADC_CLPS_CLPS_MASK
DECL|ADC_CLPS_CLPS_SHIFT|macro|ADC_CLPS_CLPS_SHIFT
DECL|ADC_CLPS_CLPS|macro|ADC_CLPS_CLPS
DECL|ADC_CV1_CV_MASK|macro|ADC_CV1_CV_MASK
DECL|ADC_CV1_CV_SHIFT|macro|ADC_CV1_CV_SHIFT
DECL|ADC_CV1_CV|macro|ADC_CV1_CV
DECL|ADC_CV2_CV_MASK|macro|ADC_CV2_CV_MASK
DECL|ADC_CV2_CV_SHIFT|macro|ADC_CV2_CV_SHIFT
DECL|ADC_CV2_CV|macro|ADC_CV2_CV
DECL|ADC_IRQS|macro|ADC_IRQS
DECL|ADC_MG_MG_MASK|macro|ADC_MG_MG_MASK
DECL|ADC_MG_MG_SHIFT|macro|ADC_MG_MG_SHIFT
DECL|ADC_MG_MG|macro|ADC_MG_MG
DECL|ADC_OFS_OFS_MASK|macro|ADC_OFS_OFS_MASK
DECL|ADC_OFS_OFS_SHIFT|macro|ADC_OFS_OFS_SHIFT
DECL|ADC_OFS_OFS|macro|ADC_OFS_OFS
DECL|ADC_PG_PG_MASK|macro|ADC_PG_PG_MASK
DECL|ADC_PG_PG_SHIFT|macro|ADC_PG_PG_SHIFT
DECL|ADC_PG_PG|macro|ADC_PG_PG
DECL|ADC_R_COUNT|macro|ADC_R_COUNT
DECL|ADC_R_D_MASK|macro|ADC_R_D_MASK
DECL|ADC_R_D_SHIFT|macro|ADC_R_D_SHIFT
DECL|ADC_R_D|macro|ADC_R_D
DECL|ADC_SC1_ADCH_MASK|macro|ADC_SC1_ADCH_MASK
DECL|ADC_SC1_ADCH_SHIFT|macro|ADC_SC1_ADCH_SHIFT
DECL|ADC_SC1_ADCH|macro|ADC_SC1_ADCH
DECL|ADC_SC1_AIEN_MASK|macro|ADC_SC1_AIEN_MASK
DECL|ADC_SC1_AIEN_SHIFT|macro|ADC_SC1_AIEN_SHIFT
DECL|ADC_SC1_AIEN|macro|ADC_SC1_AIEN
DECL|ADC_SC1_COCO_MASK|macro|ADC_SC1_COCO_MASK
DECL|ADC_SC1_COCO_SHIFT|macro|ADC_SC1_COCO_SHIFT
DECL|ADC_SC1_COCO|macro|ADC_SC1_COCO
DECL|ADC_SC1_COUNT|macro|ADC_SC1_COUNT
DECL|ADC_SC1_DIFF_MASK|macro|ADC_SC1_DIFF_MASK
DECL|ADC_SC1_DIFF_SHIFT|macro|ADC_SC1_DIFF_SHIFT
DECL|ADC_SC1_DIFF|macro|ADC_SC1_DIFF
DECL|ADC_SC2_ACFE_MASK|macro|ADC_SC2_ACFE_MASK
DECL|ADC_SC2_ACFE_SHIFT|macro|ADC_SC2_ACFE_SHIFT
DECL|ADC_SC2_ACFE|macro|ADC_SC2_ACFE
DECL|ADC_SC2_ACFGT_MASK|macro|ADC_SC2_ACFGT_MASK
DECL|ADC_SC2_ACFGT_SHIFT|macro|ADC_SC2_ACFGT_SHIFT
DECL|ADC_SC2_ACFGT|macro|ADC_SC2_ACFGT
DECL|ADC_SC2_ACREN_MASK|macro|ADC_SC2_ACREN_MASK
DECL|ADC_SC2_ACREN_SHIFT|macro|ADC_SC2_ACREN_SHIFT
DECL|ADC_SC2_ACREN|macro|ADC_SC2_ACREN
DECL|ADC_SC2_ADACT_MASK|macro|ADC_SC2_ADACT_MASK
DECL|ADC_SC2_ADACT_SHIFT|macro|ADC_SC2_ADACT_SHIFT
DECL|ADC_SC2_ADACT|macro|ADC_SC2_ADACT
DECL|ADC_SC2_ADTRG_MASK|macro|ADC_SC2_ADTRG_MASK
DECL|ADC_SC2_ADTRG_SHIFT|macro|ADC_SC2_ADTRG_SHIFT
DECL|ADC_SC2_ADTRG|macro|ADC_SC2_ADTRG
DECL|ADC_SC2_DMAEN_MASK|macro|ADC_SC2_DMAEN_MASK
DECL|ADC_SC2_DMAEN_SHIFT|macro|ADC_SC2_DMAEN_SHIFT
DECL|ADC_SC2_DMAEN|macro|ADC_SC2_DMAEN
DECL|ADC_SC2_REFSEL_MASK|macro|ADC_SC2_REFSEL_MASK
DECL|ADC_SC2_REFSEL_SHIFT|macro|ADC_SC2_REFSEL_SHIFT
DECL|ADC_SC2_REFSEL|macro|ADC_SC2_REFSEL
DECL|ADC_SC3_ADCO_MASK|macro|ADC_SC3_ADCO_MASK
DECL|ADC_SC3_ADCO_SHIFT|macro|ADC_SC3_ADCO_SHIFT
DECL|ADC_SC3_ADCO|macro|ADC_SC3_ADCO
DECL|ADC_SC3_AVGE_MASK|macro|ADC_SC3_AVGE_MASK
DECL|ADC_SC3_AVGE_SHIFT|macro|ADC_SC3_AVGE_SHIFT
DECL|ADC_SC3_AVGE|macro|ADC_SC3_AVGE
DECL|ADC_SC3_AVGS_MASK|macro|ADC_SC3_AVGS_MASK
DECL|ADC_SC3_AVGS_SHIFT|macro|ADC_SC3_AVGS_SHIFT
DECL|ADC_SC3_AVGS|macro|ADC_SC3_AVGS
DECL|ADC_SC3_CALF_MASK|macro|ADC_SC3_CALF_MASK
DECL|ADC_SC3_CALF_SHIFT|macro|ADC_SC3_CALF_SHIFT
DECL|ADC_SC3_CALF|macro|ADC_SC3_CALF
DECL|ADC_SC3_CAL_MASK|macro|ADC_SC3_CAL_MASK
DECL|ADC_SC3_CAL_SHIFT|macro|ADC_SC3_CAL_SHIFT
DECL|ADC_SC3_CAL|macro|ADC_SC3_CAL
DECL|ADC_Type|typedef|} ADC_Type;
DECL|ADDINFO|member|__I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
DECL|ADDR|member|__IO uint8_t ADDR; /**< Address register, offset: 0x98 */
DECL|ATCVH|member|__IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
DECL|ATCVL|member|__IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
DECL|AUTHSTAT|member|__I uint32_t AUTHSTAT; /**< Authentication Status Register, offset: 0xFB8 */
DECL|BACKKEY0|member|__I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
DECL|BACKKEY1|member|__I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
DECL|BACKKEY2|member|__I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
DECL|BACKKEY3|member|__I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
DECL|BACKKEY4|member|__I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
DECL|BACKKEY5|member|__I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
DECL|BACKKEY6|member|__I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
DECL|BACKKEY7|member|__I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
DECL|BASE|member|__I uint32_t BASE; /**< MTB Base Register, offset: 0xC */
DECL|BDH|member|__IO uint8_t BDH; /**< UART Baud Rate Register High, offset: 0x0 */
DECL|BDH|member|__IO uint8_t BDH; /**< UART Baud Rate Register: High, offset: 0x0 */
DECL|BDL|member|__IO uint8_t BDL; /**< UART Baud Rate Register Low, offset: 0x1 */
DECL|BDL|member|__IO uint8_t BDL; /**< UART Baud Rate Register: Low, offset: 0x1 */
DECL|BDTPAGE1|member|__IO uint8_t BDTPAGE1; /**< BDT Page Register 1, offset: 0x9C */
DECL|BDTPAGE2|member|__IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
DECL|BDTPAGE3|member|__IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
DECL|BR|member|__IO uint8_t BR; /**< SPI baud rate register, offset: 0x2 */
DECL|C0|member|__IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
DECL|C10|member|__I uint8_t C10; /**< MCG Control 10 Register, offset: 0xF */
DECL|C1|member|__IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
DECL|C1|member|__IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
DECL|C1|member|__IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
DECL|C1|member|__IO uint8_t C1; /**< SPI control register 1, offset: 0x0 */
DECL|C1|member|__IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
DECL|C1|member|__IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
DECL|C2|member|__IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
DECL|C2|member|__IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
DECL|C2|member|__IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
DECL|C2|member|__IO uint8_t C2; /**< SPI control register 2, offset: 0x1 */
DECL|C2|member|__IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
DECL|C2|member|__IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
DECL|C3|member|__IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
DECL|C3|member|__IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
DECL|C3|member|__IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
DECL|C4|member|__IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
DECL|C4|member|__IO uint8_t C4; /**< UART Control Register 4, offset: 0x8 */
DECL|C4|member|__IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
DECL|C5|member|__IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
DECL|C5|member|__IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
DECL|C6|member|__IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
DECL|C7|member|__I uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
DECL|C8|member|__IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
DECL|C9|member|__I uint8_t C9; /**< MCG Control 9 Register, offset: 0xE */
DECL|CFG1|member|__IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
DECL|CFG2|member|__IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
DECL|CHANNEL|member|} CHANNEL[2];
DECL|CHCFG|member|__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
DECL|CLKDIV1|member|__IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
DECL|CLM0|member|__IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
DECL|CLM1|member|__IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
DECL|CLM2|member|__IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
DECL|CLM3|member|__IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
DECL|CLM4|member|__IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
DECL|CLMD|member|__IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
DECL|CLMS|member|__IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
DECL|CLP0|member|__IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
DECL|CLP1|member|__IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
DECL|CLP2|member|__IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
DECL|CLP3|member|__IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
DECL|CLP4|member|__IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
DECL|CLPD|member|__IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
DECL|CLPS|member|__IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
DECL|CMP0_BASE|macro|CMP0_BASE
DECL|CMP0_IRQn|enumerator|CMP0_IRQn = 16, /**< CMP0 interrupt */
DECL|CMP0|macro|CMP0
DECL|CMP_BASE_ADDRS|macro|CMP_BASE_ADDRS
DECL|CMP_BASE_PTRS|macro|CMP_BASE_PTRS
DECL|CMP_CR0_FILTER_CNT_MASK|macro|CMP_CR0_FILTER_CNT_MASK
DECL|CMP_CR0_FILTER_CNT_SHIFT|macro|CMP_CR0_FILTER_CNT_SHIFT
DECL|CMP_CR0_FILTER_CNT|macro|CMP_CR0_FILTER_CNT
DECL|CMP_CR0_HYSTCTR_MASK|macro|CMP_CR0_HYSTCTR_MASK
DECL|CMP_CR0_HYSTCTR_SHIFT|macro|CMP_CR0_HYSTCTR_SHIFT
DECL|CMP_CR0_HYSTCTR|macro|CMP_CR0_HYSTCTR
DECL|CMP_CR1_COS_MASK|macro|CMP_CR1_COS_MASK
DECL|CMP_CR1_COS_SHIFT|macro|CMP_CR1_COS_SHIFT
DECL|CMP_CR1_COS|macro|CMP_CR1_COS
DECL|CMP_CR1_EN_MASK|macro|CMP_CR1_EN_MASK
DECL|CMP_CR1_EN_SHIFT|macro|CMP_CR1_EN_SHIFT
DECL|CMP_CR1_EN|macro|CMP_CR1_EN
DECL|CMP_CR1_INV_MASK|macro|CMP_CR1_INV_MASK
DECL|CMP_CR1_INV_SHIFT|macro|CMP_CR1_INV_SHIFT
DECL|CMP_CR1_INV|macro|CMP_CR1_INV
DECL|CMP_CR1_OPE_MASK|macro|CMP_CR1_OPE_MASK
DECL|CMP_CR1_OPE_SHIFT|macro|CMP_CR1_OPE_SHIFT
DECL|CMP_CR1_OPE|macro|CMP_CR1_OPE
DECL|CMP_CR1_PMODE_MASK|macro|CMP_CR1_PMODE_MASK
DECL|CMP_CR1_PMODE_SHIFT|macro|CMP_CR1_PMODE_SHIFT
DECL|CMP_CR1_PMODE|macro|CMP_CR1_PMODE
DECL|CMP_CR1_SE_MASK|macro|CMP_CR1_SE_MASK
DECL|CMP_CR1_SE_SHIFT|macro|CMP_CR1_SE_SHIFT
DECL|CMP_CR1_SE|macro|CMP_CR1_SE
DECL|CMP_CR1_TRIGM_MASK|macro|CMP_CR1_TRIGM_MASK
DECL|CMP_CR1_TRIGM_SHIFT|macro|CMP_CR1_TRIGM_SHIFT
DECL|CMP_CR1_TRIGM|macro|CMP_CR1_TRIGM
DECL|CMP_CR1_WE_MASK|macro|CMP_CR1_WE_MASK
DECL|CMP_CR1_WE_SHIFT|macro|CMP_CR1_WE_SHIFT
DECL|CMP_CR1_WE|macro|CMP_CR1_WE
DECL|CMP_DACCR_DACEN_MASK|macro|CMP_DACCR_DACEN_MASK
DECL|CMP_DACCR_DACEN_SHIFT|macro|CMP_DACCR_DACEN_SHIFT
DECL|CMP_DACCR_DACEN|macro|CMP_DACCR_DACEN
DECL|CMP_DACCR_VOSEL_MASK|macro|CMP_DACCR_VOSEL_MASK
DECL|CMP_DACCR_VOSEL_SHIFT|macro|CMP_DACCR_VOSEL_SHIFT
DECL|CMP_DACCR_VOSEL|macro|CMP_DACCR_VOSEL
DECL|CMP_DACCR_VRSEL_MASK|macro|CMP_DACCR_VRSEL_MASK
DECL|CMP_DACCR_VRSEL_SHIFT|macro|CMP_DACCR_VRSEL_SHIFT
DECL|CMP_DACCR_VRSEL|macro|CMP_DACCR_VRSEL
DECL|CMP_FPR_FILT_PER_MASK|macro|CMP_FPR_FILT_PER_MASK
DECL|CMP_FPR_FILT_PER_SHIFT|macro|CMP_FPR_FILT_PER_SHIFT
DECL|CMP_FPR_FILT_PER|macro|CMP_FPR_FILT_PER
DECL|CMP_IRQS|macro|CMP_IRQS
DECL|CMP_MUXCR_MSEL_MASK|macro|CMP_MUXCR_MSEL_MASK
DECL|CMP_MUXCR_MSEL_SHIFT|macro|CMP_MUXCR_MSEL_SHIFT
DECL|CMP_MUXCR_MSEL|macro|CMP_MUXCR_MSEL
DECL|CMP_MUXCR_PSEL_MASK|macro|CMP_MUXCR_PSEL_MASK
DECL|CMP_MUXCR_PSEL_SHIFT|macro|CMP_MUXCR_PSEL_SHIFT
DECL|CMP_MUXCR_PSEL|macro|CMP_MUXCR_PSEL
DECL|CMP_MUXCR_PSTM_MASK|macro|CMP_MUXCR_PSTM_MASK
DECL|CMP_MUXCR_PSTM_SHIFT|macro|CMP_MUXCR_PSTM_SHIFT
DECL|CMP_MUXCR_PSTM|macro|CMP_MUXCR_PSTM
DECL|CMP_SCR_CFF_MASK|macro|CMP_SCR_CFF_MASK
DECL|CMP_SCR_CFF_SHIFT|macro|CMP_SCR_CFF_SHIFT
DECL|CMP_SCR_CFF|macro|CMP_SCR_CFF
DECL|CMP_SCR_CFR_MASK|macro|CMP_SCR_CFR_MASK
DECL|CMP_SCR_CFR_SHIFT|macro|CMP_SCR_CFR_SHIFT
DECL|CMP_SCR_CFR|macro|CMP_SCR_CFR
DECL|CMP_SCR_COUT_MASK|macro|CMP_SCR_COUT_MASK
DECL|CMP_SCR_COUT_SHIFT|macro|CMP_SCR_COUT_SHIFT
DECL|CMP_SCR_COUT|macro|CMP_SCR_COUT
DECL|CMP_SCR_DMAEN_MASK|macro|CMP_SCR_DMAEN_MASK
DECL|CMP_SCR_DMAEN_SHIFT|macro|CMP_SCR_DMAEN_SHIFT
DECL|CMP_SCR_DMAEN|macro|CMP_SCR_DMAEN
DECL|CMP_SCR_IEF_MASK|macro|CMP_SCR_IEF_MASK
DECL|CMP_SCR_IEF_SHIFT|macro|CMP_SCR_IEF_SHIFT
DECL|CMP_SCR_IEF|macro|CMP_SCR_IEF
DECL|CMP_SCR_IER_MASK|macro|CMP_SCR_IER_MASK
DECL|CMP_SCR_IER_SHIFT|macro|CMP_SCR_IER_SHIFT
DECL|CMP_SCR_IER|macro|CMP_SCR_IER
DECL|CMP_Type|typedef|} CMP_Type;
DECL|CMR|member|__IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
DECL|CNR|member|__IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
DECL|CNT|member|__IO uint32_t CNT; /**< Counter, offset: 0x4 */
DECL|COMPARATOR|member|} COMPARATOR[2];
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMP|member|__IO uint32_t COMP; /**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 */
DECL|CONF|member|__IO uint32_t CONF; /**< Configuration, offset: 0x84 */
DECL|CONTROLS|member|} CONTROLS[6];
DECL|CONTROL|member|__IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
DECL|COPC|member|__IO uint32_t COPC; /**< COP Control Register, offset: 0x1100 */
DECL|CPO|member|__IO uint32_t CPO; /**< Compute Operation Control Register, offset: 0x40 */
DECL|CR0|member|__IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
DECL|CR1|member|__IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
DECL|CR|member|__IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
DECL|CR|member|__IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
DECL|CSR|member|__IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
DECL|CTL|member|__IO uint8_t CTL; /**< Control register, offset: 0x94 */
DECL|CTRL|member|__I uint32_t CTRL; /**< MTB DWT Control Register, offset: 0x0 */
DECL|CV1|member|__IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
DECL|CV2|member|__IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
DECL|CVAL|member|__I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
DECL|CnSC|member|__IO uint32_t CnSC; /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 */
DECL|CnV|member|__IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
DECL|DAC0_BASE|macro|DAC0_BASE
DECL|DAC0_IRQn|enumerator|DAC0_IRQn = 25, /**< DAC0 interrupt */
DECL|DAC0|macro|DAC0
DECL|DACCR|member|__IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
DECL|DAC_BASE_ADDRS|macro|DAC_BASE_ADDRS
DECL|DAC_BASE_PTRS|macro|DAC_BASE_PTRS
DECL|DAC_C0_DACBBIEN_MASK|macro|DAC_C0_DACBBIEN_MASK
DECL|DAC_C0_DACBBIEN_SHIFT|macro|DAC_C0_DACBBIEN_SHIFT
DECL|DAC_C0_DACBBIEN|macro|DAC_C0_DACBBIEN
DECL|DAC_C0_DACBTIEN_MASK|macro|DAC_C0_DACBTIEN_MASK
DECL|DAC_C0_DACBTIEN_SHIFT|macro|DAC_C0_DACBTIEN_SHIFT
DECL|DAC_C0_DACBTIEN|macro|DAC_C0_DACBTIEN
DECL|DAC_C0_DACEN_MASK|macro|DAC_C0_DACEN_MASK
DECL|DAC_C0_DACEN_SHIFT|macro|DAC_C0_DACEN_SHIFT
DECL|DAC_C0_DACEN|macro|DAC_C0_DACEN
DECL|DAC_C0_DACRFS_MASK|macro|DAC_C0_DACRFS_MASK
DECL|DAC_C0_DACRFS_SHIFT|macro|DAC_C0_DACRFS_SHIFT
DECL|DAC_C0_DACRFS|macro|DAC_C0_DACRFS
DECL|DAC_C0_DACSWTRG_MASK|macro|DAC_C0_DACSWTRG_MASK
DECL|DAC_C0_DACSWTRG_SHIFT|macro|DAC_C0_DACSWTRG_SHIFT
DECL|DAC_C0_DACSWTRG|macro|DAC_C0_DACSWTRG
DECL|DAC_C0_DACTRGSEL_MASK|macro|DAC_C0_DACTRGSEL_MASK
DECL|DAC_C0_DACTRGSEL_SHIFT|macro|DAC_C0_DACTRGSEL_SHIFT
DECL|DAC_C0_DACTRGSEL|macro|DAC_C0_DACTRGSEL
DECL|DAC_C0_LPEN_MASK|macro|DAC_C0_LPEN_MASK
DECL|DAC_C0_LPEN_SHIFT|macro|DAC_C0_LPEN_SHIFT
DECL|DAC_C0_LPEN|macro|DAC_C0_LPEN
DECL|DAC_C1_DACBFEN_MASK|macro|DAC_C1_DACBFEN_MASK
DECL|DAC_C1_DACBFEN_SHIFT|macro|DAC_C1_DACBFEN_SHIFT
DECL|DAC_C1_DACBFEN|macro|DAC_C1_DACBFEN
DECL|DAC_C1_DACBFMD_MASK|macro|DAC_C1_DACBFMD_MASK
DECL|DAC_C1_DACBFMD_SHIFT|macro|DAC_C1_DACBFMD_SHIFT
DECL|DAC_C1_DACBFMD|macro|DAC_C1_DACBFMD
DECL|DAC_C1_DMAEN_MASK|macro|DAC_C1_DMAEN_MASK
DECL|DAC_C1_DMAEN_SHIFT|macro|DAC_C1_DMAEN_SHIFT
DECL|DAC_C1_DMAEN|macro|DAC_C1_DMAEN
DECL|DAC_C2_DACBFRP_MASK|macro|DAC_C2_DACBFRP_MASK
DECL|DAC_C2_DACBFRP_SHIFT|macro|DAC_C2_DACBFRP_SHIFT
DECL|DAC_C2_DACBFRP|macro|DAC_C2_DACBFRP
DECL|DAC_C2_DACBFUP_MASK|macro|DAC_C2_DACBFUP_MASK
DECL|DAC_C2_DACBFUP_SHIFT|macro|DAC_C2_DACBFUP_SHIFT
DECL|DAC_C2_DACBFUP|macro|DAC_C2_DACBFUP
DECL|DAC_DATH_COUNT|macro|DAC_DATH_COUNT
DECL|DAC_DATH_DATA1_MASK|macro|DAC_DATH_DATA1_MASK
DECL|DAC_DATH_DATA1_SHIFT|macro|DAC_DATH_DATA1_SHIFT
DECL|DAC_DATH_DATA1|macro|DAC_DATH_DATA1
DECL|DAC_DATL_COUNT|macro|DAC_DATL_COUNT
DECL|DAC_DATL_DATA0_MASK|macro|DAC_DATL_DATA0_MASK
DECL|DAC_DATL_DATA0_SHIFT|macro|DAC_DATL_DATA0_SHIFT
DECL|DAC_DATL_DATA0|macro|DAC_DATL_DATA0
DECL|DAC_IRQS|macro|DAC_IRQS
DECL|DAC_SR_DACBFRPBF_MASK|macro|DAC_SR_DACBFRPBF_MASK
DECL|DAC_SR_DACBFRPBF_SHIFT|macro|DAC_SR_DACBFRPBF_SHIFT
DECL|DAC_SR_DACBFRPBF|macro|DAC_SR_DACBFRPBF
DECL|DAC_SR_DACBFRPTF_MASK|macro|DAC_SR_DACBFRPTF_MASK
DECL|DAC_SR_DACBFRPTF_SHIFT|macro|DAC_SR_DACBFRPTF_SHIFT
DECL|DAC_SR_DACBFRPTF|macro|DAC_SR_DACBFRPTF
DECL|DAC_Type|typedef|} DAC_Type;
DECL|DAR|member|__IO uint32_t DAR; /**< Destination Address Register, array offset: 0x104, array step: 0x10 */
DECL|DATA|member|__IO uint32_t DATA; /**< TSI DATA Register, offset: 0x4 */
DECL|DATH|member|__IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
DECL|DATL|member|__IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
DECL|DAT|member|} DAT[2];
DECL|DCR|member|__IO uint32_t DCR; /**< DMA Control Register, array offset: 0x10C, array step: 0x10 */
DECL|DEVICEARCH|member|__I uint32_t DEVICEARCH; /**< Device Architecture Register, offset: 0xFBC */
DECL|DEVICECFG|member|__I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
DECL|DEVICECFG|member|__I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
DECL|DEVICETYPID|member|__I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
DECL|DEVICETYPID|member|__I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
DECL|DMA0_IRQn|enumerator|DMA0_IRQn = 0, /**< DMA channel 0 transfer complete */
DECL|DMA0|macro|DMA0
DECL|DMA1_IRQn|enumerator|DMA1_IRQn = 1, /**< DMA channel 1 transfer complete */
DECL|DMA2_IRQn|enumerator|DMA2_IRQn = 2, /**< DMA channel 2 transfer complete */
DECL|DMA3_IRQn|enumerator|DMA3_IRQn = 3, /**< DMA channel 3 transfer complete */
DECL|DMAMUX0_BASE|macro|DMAMUX0_BASE
DECL|DMAMUX0|macro|DMAMUX0
DECL|DMAMUX_BASE_ADDRS|macro|DMAMUX_BASE_ADDRS
DECL|DMAMUX_BASE_PTRS|macro|DMAMUX_BASE_PTRS
DECL|DMAMUX_CHCFG_COUNT|macro|DMAMUX_CHCFG_COUNT
DECL|DMAMUX_CHCFG_ENBL_MASK|macro|DMAMUX_CHCFG_ENBL_MASK
DECL|DMAMUX_CHCFG_ENBL_SHIFT|macro|DMAMUX_CHCFG_ENBL_SHIFT
DECL|DMAMUX_CHCFG_ENBL|macro|DMAMUX_CHCFG_ENBL
DECL|DMAMUX_CHCFG_SOURCE_MASK|macro|DMAMUX_CHCFG_SOURCE_MASK
DECL|DMAMUX_CHCFG_SOURCE_SHIFT|macro|DMAMUX_CHCFG_SOURCE_SHIFT
DECL|DMAMUX_CHCFG_SOURCE|macro|DMAMUX_CHCFG_SOURCE
DECL|DMAMUX_CHCFG_TRIG_MASK|macro|DMAMUX_CHCFG_TRIG_MASK
DECL|DMAMUX_CHCFG_TRIG_SHIFT|macro|DMAMUX_CHCFG_TRIG_SHIFT
DECL|DMAMUX_CHCFG_TRIG|macro|DMAMUX_CHCFG_TRIG
DECL|DMAMUX_Type|typedef|} DMAMUX_Type;
DECL|DMA_BASE_ADDRS|macro|DMA_BASE_ADDRS
DECL|DMA_BASE_PTRS|macro|DMA_BASE_PTRS
DECL|DMA_BASE|macro|DMA_BASE
DECL|DMA_CHN_IRQS|macro|DMA_CHN_IRQS
DECL|DMA_DAR_COUNT|macro|DMA_DAR_COUNT
DECL|DMA_DAR_DAR_MASK|macro|DMA_DAR_DAR_MASK
DECL|DMA_DAR_DAR_SHIFT|macro|DMA_DAR_DAR_SHIFT
DECL|DMA_DAR_DAR|macro|DMA_DAR_DAR
DECL|DMA_DCR_AA_MASK|macro|DMA_DCR_AA_MASK
DECL|DMA_DCR_AA_SHIFT|macro|DMA_DCR_AA_SHIFT
DECL|DMA_DCR_AA|macro|DMA_DCR_AA
DECL|DMA_DCR_COUNT|macro|DMA_DCR_COUNT
DECL|DMA_DCR_CS_MASK|macro|DMA_DCR_CS_MASK
DECL|DMA_DCR_CS_SHIFT|macro|DMA_DCR_CS_SHIFT
DECL|DMA_DCR_CS|macro|DMA_DCR_CS
DECL|DMA_DCR_DINC_MASK|macro|DMA_DCR_DINC_MASK
DECL|DMA_DCR_DINC_SHIFT|macro|DMA_DCR_DINC_SHIFT
DECL|DMA_DCR_DINC|macro|DMA_DCR_DINC
DECL|DMA_DCR_DMOD_MASK|macro|DMA_DCR_DMOD_MASK
DECL|DMA_DCR_DMOD_SHIFT|macro|DMA_DCR_DMOD_SHIFT
DECL|DMA_DCR_DMOD|macro|DMA_DCR_DMOD
DECL|DMA_DCR_DSIZE_MASK|macro|DMA_DCR_DSIZE_MASK
DECL|DMA_DCR_DSIZE_SHIFT|macro|DMA_DCR_DSIZE_SHIFT
DECL|DMA_DCR_DSIZE|macro|DMA_DCR_DSIZE
DECL|DMA_DCR_D_REQ_MASK|macro|DMA_DCR_D_REQ_MASK
DECL|DMA_DCR_D_REQ_SHIFT|macro|DMA_DCR_D_REQ_SHIFT
DECL|DMA_DCR_D_REQ|macro|DMA_DCR_D_REQ
DECL|DMA_DCR_EADREQ_MASK|macro|DMA_DCR_EADREQ_MASK
DECL|DMA_DCR_EADREQ_SHIFT|macro|DMA_DCR_EADREQ_SHIFT
DECL|DMA_DCR_EADREQ|macro|DMA_DCR_EADREQ
DECL|DMA_DCR_EINT_MASK|macro|DMA_DCR_EINT_MASK
DECL|DMA_DCR_EINT_SHIFT|macro|DMA_DCR_EINT_SHIFT
DECL|DMA_DCR_EINT|macro|DMA_DCR_EINT
DECL|DMA_DCR_ERQ_MASK|macro|DMA_DCR_ERQ_MASK
DECL|DMA_DCR_ERQ_SHIFT|macro|DMA_DCR_ERQ_SHIFT
DECL|DMA_DCR_ERQ|macro|DMA_DCR_ERQ
DECL|DMA_DCR_LCH1_MASK|macro|DMA_DCR_LCH1_MASK
DECL|DMA_DCR_LCH1_SHIFT|macro|DMA_DCR_LCH1_SHIFT
DECL|DMA_DCR_LCH1|macro|DMA_DCR_LCH1
DECL|DMA_DCR_LCH2_MASK|macro|DMA_DCR_LCH2_MASK
DECL|DMA_DCR_LCH2_SHIFT|macro|DMA_DCR_LCH2_SHIFT
DECL|DMA_DCR_LCH2|macro|DMA_DCR_LCH2
DECL|DMA_DCR_LINKCC_MASK|macro|DMA_DCR_LINKCC_MASK
DECL|DMA_DCR_LINKCC_SHIFT|macro|DMA_DCR_LINKCC_SHIFT
DECL|DMA_DCR_LINKCC|macro|DMA_DCR_LINKCC
DECL|DMA_DCR_SINC_MASK|macro|DMA_DCR_SINC_MASK
DECL|DMA_DCR_SINC_SHIFT|macro|DMA_DCR_SINC_SHIFT
DECL|DMA_DCR_SINC|macro|DMA_DCR_SINC
DECL|DMA_DCR_SMOD_MASK|macro|DMA_DCR_SMOD_MASK
DECL|DMA_DCR_SMOD_SHIFT|macro|DMA_DCR_SMOD_SHIFT
DECL|DMA_DCR_SMOD|macro|DMA_DCR_SMOD
DECL|DMA_DCR_SSIZE_MASK|macro|DMA_DCR_SSIZE_MASK
DECL|DMA_DCR_SSIZE_SHIFT|macro|DMA_DCR_SSIZE_SHIFT
DECL|DMA_DCR_SSIZE|macro|DMA_DCR_SSIZE
DECL|DMA_DCR_START_MASK|macro|DMA_DCR_START_MASK
DECL|DMA_DCR_START_SHIFT|macro|DMA_DCR_START_SHIFT
DECL|DMA_DCR_START|macro|DMA_DCR_START
DECL|DMA_DSR_ACCESS8BIT|member|} DMA_DSR_ACCESS8BIT;
DECL|DMA_DSR_BCR_BCR_MASK|macro|DMA_DSR_BCR_BCR_MASK
DECL|DMA_DSR_BCR_BCR_SHIFT|macro|DMA_DSR_BCR_BCR_SHIFT
DECL|DMA_DSR_BCR_BCR|macro|DMA_DSR_BCR_BCR
DECL|DMA_DSR_BCR_BED_MASK|macro|DMA_DSR_BCR_BED_MASK
DECL|DMA_DSR_BCR_BED_SHIFT|macro|DMA_DSR_BCR_BED_SHIFT
DECL|DMA_DSR_BCR_BED|macro|DMA_DSR_BCR_BED
DECL|DMA_DSR_BCR_BES_MASK|macro|DMA_DSR_BCR_BES_MASK
DECL|DMA_DSR_BCR_BES_SHIFT|macro|DMA_DSR_BCR_BES_SHIFT
DECL|DMA_DSR_BCR_BES|macro|DMA_DSR_BCR_BES
DECL|DMA_DSR_BCR_BSY_MASK|macro|DMA_DSR_BCR_BSY_MASK
DECL|DMA_DSR_BCR_BSY_SHIFT|macro|DMA_DSR_BCR_BSY_SHIFT
DECL|DMA_DSR_BCR_BSY|macro|DMA_DSR_BCR_BSY
DECL|DMA_DSR_BCR_CE_MASK|macro|DMA_DSR_BCR_CE_MASK
DECL|DMA_DSR_BCR_CE_SHIFT|macro|DMA_DSR_BCR_CE_SHIFT
DECL|DMA_DSR_BCR_CE|macro|DMA_DSR_BCR_CE
DECL|DMA_DSR_BCR_COUNT|macro|DMA_DSR_BCR_COUNT
DECL|DMA_DSR_BCR_DONE_MASK|macro|DMA_DSR_BCR_DONE_MASK
DECL|DMA_DSR_BCR_DONE_SHIFT|macro|DMA_DSR_BCR_DONE_SHIFT
DECL|DMA_DSR_BCR_DONE|macro|DMA_DSR_BCR_DONE
DECL|DMA_DSR_BCR_REQ_MASK|macro|DMA_DSR_BCR_REQ_MASK
DECL|DMA_DSR_BCR_REQ_SHIFT|macro|DMA_DSR_BCR_REQ_SHIFT
DECL|DMA_DSR_BCR_REQ|macro|DMA_DSR_BCR_REQ
DECL|DMA_DSR_COUNT|macro|DMA_DSR_COUNT
DECL|DMA_REQC0|macro|DMA_REQC0
DECL|DMA_REQC1|macro|DMA_REQC1
DECL|DMA_REQC2|macro|DMA_REQC2
DECL|DMA_REQC3|macro|DMA_REQC3
DECL|DMA_REQC_ARR_CFSM_MASK|macro|DMA_REQC_ARR_CFSM_MASK
DECL|DMA_REQC_ARR_CFSM_SHIFT|macro|DMA_REQC_ARR_CFSM_SHIFT
DECL|DMA_REQC_ARR_DMAC_MASK|macro|DMA_REQC_ARR_DMAC_MASK
DECL|DMA_REQC_ARR_DMAC_SHIFT|macro|DMA_REQC_ARR_DMAC_SHIFT
DECL|DMA_REQC_ARR_DMAC|macro|DMA_REQC_ARR_DMAC
DECL|DMA_SAR_COUNT|macro|DMA_SAR_COUNT
DECL|DMA_SAR_SAR_MASK|macro|DMA_SAR_SAR_MASK
DECL|DMA_SAR_SAR_SHIFT|macro|DMA_SAR_SAR_SHIFT
DECL|DMA_SAR_SAR|macro|DMA_SAR_SAR
DECL|DMA_Type|typedef|} DMA_Type;
DECL|DMA|member|} DMA[4];
DECL|DSR_BCR|member|__IO uint32_t DSR_BCR; /**< DMA Status Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
DECL|DSR|member|__IO uint8_t DSR; /**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 */
DECL|D|member|__IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
DECL|D|member|__IO uint8_t D; /**< SPI data register, offset: 0x5 */
DECL|D|member|__IO uint8_t D; /**< UART Data Register, offset: 0x7 */
DECL|D|member|__IO uint8_t D; /**< UART Data Register, offset: 0x7 */
DECL|ENDPOINT|member|} ENDPOINT[16];
DECL|ENDPT|member|__IO uint8_t ENDPT; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
DECL|ENTRY|member|__I uint32_t ENTRY[3]; /**< Entry, array offset: 0x0, array step: 0x4 */
DECL|ERREN|member|__IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
DECL|ERRSTAT|member|__IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
DECL|F1|member|__IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
DECL|F2|member|__IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
DECL|F3|member|__I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
DECL|FCCOB0|member|__IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
DECL|FCCOB1|member|__IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
DECL|FCCOB2|member|__IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
DECL|FCCOB3|member|__IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
DECL|FCCOB4|member|__IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
DECL|FCCOB5|member|__IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
DECL|FCCOB6|member|__IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
DECL|FCCOB7|member|__IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
DECL|FCCOB8|member|__IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
DECL|FCCOB9|member|__IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
DECL|FCCOBA|member|__IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
DECL|FCCOBB|member|__IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
DECL|FCFG1|member|__IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
DECL|FCFG2|member|__I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
DECL|FCNFG|member|__IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
DECL|FCT|member|__IO uint32_t FCT; /**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 */
DECL|FGPIOA_BASE|macro|FGPIOA_BASE
DECL|FGPIOA|macro|FGPIOA
DECL|FGPIOB_BASE|macro|FGPIOB_BASE
DECL|FGPIOB|macro|FGPIOB
DECL|FGPIOC_BASE|macro|FGPIOC_BASE
DECL|FGPIOC|macro|FGPIOC
DECL|FGPIOD_BASE|macro|FGPIOD_BASE
DECL|FGPIOD|macro|FGPIOD
DECL|FGPIOE_BASE|macro|FGPIOE_BASE
DECL|FGPIOE|macro|FGPIOE
DECL|FGPIO_BASE_ADDRS|macro|FGPIO_BASE_ADDRS
DECL|FGPIO_BASE_PTRS|macro|FGPIO_BASE_PTRS
DECL|FGPIO_PCOR_PTCO_MASK|macro|FGPIO_PCOR_PTCO_MASK
DECL|FGPIO_PCOR_PTCO_SHIFT|macro|FGPIO_PCOR_PTCO_SHIFT
DECL|FGPIO_PCOR_PTCO|macro|FGPIO_PCOR_PTCO
DECL|FGPIO_PDDR_PDD_MASK|macro|FGPIO_PDDR_PDD_MASK
DECL|FGPIO_PDDR_PDD_SHIFT|macro|FGPIO_PDDR_PDD_SHIFT
DECL|FGPIO_PDDR_PDD|macro|FGPIO_PDDR_PDD
DECL|FGPIO_PDIR_PDI_MASK|macro|FGPIO_PDIR_PDI_MASK
DECL|FGPIO_PDIR_PDI_SHIFT|macro|FGPIO_PDIR_PDI_SHIFT
DECL|FGPIO_PDIR_PDI|macro|FGPIO_PDIR_PDI
DECL|FGPIO_PDOR_PDO_MASK|macro|FGPIO_PDOR_PDO_MASK
DECL|FGPIO_PDOR_PDO_SHIFT|macro|FGPIO_PDOR_PDO_SHIFT
DECL|FGPIO_PDOR_PDO|macro|FGPIO_PDOR_PDO
DECL|FGPIO_PSOR_PTSO_MASK|macro|FGPIO_PSOR_PTSO_MASK
DECL|FGPIO_PSOR_PTSO_SHIFT|macro|FGPIO_PSOR_PTSO_SHIFT
DECL|FGPIO_PSOR_PTSO|macro|FGPIO_PSOR_PTSO
DECL|FGPIO_PTOR_PTTO_MASK|macro|FGPIO_PTOR_PTTO_MASK
DECL|FGPIO_PTOR_PTTO_SHIFT|macro|FGPIO_PTOR_PTTO_SHIFT
DECL|FGPIO_PTOR_PTTO|macro|FGPIO_PTOR_PTTO
DECL|FGPIO_Type|typedef|} FGPIO_Type;
DECL|FILT1|member|__IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
DECL|FILT2|member|__IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
DECL|FLOW|member|__IO uint32_t FLOW; /**< MTB Flow Register, offset: 0x8 */
DECL|FLT|member|__IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
DECL|FPROT0|member|__I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
DECL|FPROT0|member|__IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
DECL|FPROT1|member|__I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
DECL|FPROT1|member|__IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
DECL|FPROT2|member|__I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
DECL|FPROT2|member|__IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
DECL|FPROT3|member|__I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
DECL|FPROT3|member|__IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
DECL|FPR|member|__IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
DECL|FPTA_BASE|macro|FPTA_BASE
DECL|FPTA|macro|FPTA
DECL|FPTB_BASE|macro|FPTB_BASE
DECL|FPTB|macro|FPTB
DECL|FPTC_BASE|macro|FPTC_BASE
DECL|FPTC|macro|FPTC
DECL|FPTD_BASE|macro|FPTD_BASE
DECL|FPTD|macro|FPTD
DECL|FPTE_BASE|macro|FPTE_BASE
DECL|FPTE|macro|FPTE
DECL|FRMNUMH|member|__IO uint8_t FRMNUMH; /**< Frame Number Register High, offset: 0xA4 */
DECL|FRMNUML|member|__IO uint8_t FRMNUML; /**< Frame Number Register Low, offset: 0xA0 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
DECL|FSTAT|member|__IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
DECL|FTFA_BASE_ADDRS|macro|FTFA_BASE_ADDRS
DECL|FTFA_BASE_PTRS|macro|FTFA_BASE_PTRS
DECL|FTFA_BASE|macro|FTFA_BASE
DECL|FTFA_COMMAND_COMPLETE_IRQS|macro|FTFA_COMMAND_COMPLETE_IRQS
DECL|FTFA_FCCOB0_CCOBn_MASK|macro|FTFA_FCCOB0_CCOBn_MASK
DECL|FTFA_FCCOB0_CCOBn_SHIFT|macro|FTFA_FCCOB0_CCOBn_SHIFT
DECL|FTFA_FCCOB0_CCOBn|macro|FTFA_FCCOB0_CCOBn
DECL|FTFA_FCCOB1_CCOBn_MASK|macro|FTFA_FCCOB1_CCOBn_MASK
DECL|FTFA_FCCOB1_CCOBn_SHIFT|macro|FTFA_FCCOB1_CCOBn_SHIFT
DECL|FTFA_FCCOB1_CCOBn|macro|FTFA_FCCOB1_CCOBn
DECL|FTFA_FCCOB2_CCOBn_MASK|macro|FTFA_FCCOB2_CCOBn_MASK
DECL|FTFA_FCCOB2_CCOBn_SHIFT|macro|FTFA_FCCOB2_CCOBn_SHIFT
DECL|FTFA_FCCOB2_CCOBn|macro|FTFA_FCCOB2_CCOBn
DECL|FTFA_FCCOB3_CCOBn_MASK|macro|FTFA_FCCOB3_CCOBn_MASK
DECL|FTFA_FCCOB3_CCOBn_SHIFT|macro|FTFA_FCCOB3_CCOBn_SHIFT
DECL|FTFA_FCCOB3_CCOBn|macro|FTFA_FCCOB3_CCOBn
DECL|FTFA_FCCOB4_CCOBn_MASK|macro|FTFA_FCCOB4_CCOBn_MASK
DECL|FTFA_FCCOB4_CCOBn_SHIFT|macro|FTFA_FCCOB4_CCOBn_SHIFT
DECL|FTFA_FCCOB4_CCOBn|macro|FTFA_FCCOB4_CCOBn
DECL|FTFA_FCCOB5_CCOBn_MASK|macro|FTFA_FCCOB5_CCOBn_MASK
DECL|FTFA_FCCOB5_CCOBn_SHIFT|macro|FTFA_FCCOB5_CCOBn_SHIFT
DECL|FTFA_FCCOB5_CCOBn|macro|FTFA_FCCOB5_CCOBn
DECL|FTFA_FCCOB6_CCOBn_MASK|macro|FTFA_FCCOB6_CCOBn_MASK
DECL|FTFA_FCCOB6_CCOBn_SHIFT|macro|FTFA_FCCOB6_CCOBn_SHIFT
DECL|FTFA_FCCOB6_CCOBn|macro|FTFA_FCCOB6_CCOBn
DECL|FTFA_FCCOB7_CCOBn_MASK|macro|FTFA_FCCOB7_CCOBn_MASK
DECL|FTFA_FCCOB7_CCOBn_SHIFT|macro|FTFA_FCCOB7_CCOBn_SHIFT
DECL|FTFA_FCCOB7_CCOBn|macro|FTFA_FCCOB7_CCOBn
DECL|FTFA_FCCOB8_CCOBn_MASK|macro|FTFA_FCCOB8_CCOBn_MASK
DECL|FTFA_FCCOB8_CCOBn_SHIFT|macro|FTFA_FCCOB8_CCOBn_SHIFT
DECL|FTFA_FCCOB8_CCOBn|macro|FTFA_FCCOB8_CCOBn
DECL|FTFA_FCCOB9_CCOBn_MASK|macro|FTFA_FCCOB9_CCOBn_MASK
DECL|FTFA_FCCOB9_CCOBn_SHIFT|macro|FTFA_FCCOB9_CCOBn_SHIFT
DECL|FTFA_FCCOB9_CCOBn|macro|FTFA_FCCOB9_CCOBn
DECL|FTFA_FCCOBA_CCOBn_MASK|macro|FTFA_FCCOBA_CCOBn_MASK
DECL|FTFA_FCCOBA_CCOBn_SHIFT|macro|FTFA_FCCOBA_CCOBn_SHIFT
DECL|FTFA_FCCOBA_CCOBn|macro|FTFA_FCCOBA_CCOBn
DECL|FTFA_FCCOBB_CCOBn_MASK|macro|FTFA_FCCOBB_CCOBn_MASK
DECL|FTFA_FCCOBB_CCOBn_SHIFT|macro|FTFA_FCCOBB_CCOBn_SHIFT
DECL|FTFA_FCCOBB_CCOBn|macro|FTFA_FCCOBB_CCOBn
DECL|FTFA_FCNFG_CCIE_MASK|macro|FTFA_FCNFG_CCIE_MASK
DECL|FTFA_FCNFG_CCIE_SHIFT|macro|FTFA_FCNFG_CCIE_SHIFT
DECL|FTFA_FCNFG_CCIE|macro|FTFA_FCNFG_CCIE
DECL|FTFA_FCNFG_ERSAREQ_MASK|macro|FTFA_FCNFG_ERSAREQ_MASK
DECL|FTFA_FCNFG_ERSAREQ_SHIFT|macro|FTFA_FCNFG_ERSAREQ_SHIFT
DECL|FTFA_FCNFG_ERSAREQ|macro|FTFA_FCNFG_ERSAREQ
DECL|FTFA_FCNFG_ERSSUSP_MASK|macro|FTFA_FCNFG_ERSSUSP_MASK
DECL|FTFA_FCNFG_ERSSUSP_SHIFT|macro|FTFA_FCNFG_ERSSUSP_SHIFT
DECL|FTFA_FCNFG_ERSSUSP|macro|FTFA_FCNFG_ERSSUSP
DECL|FTFA_FCNFG_RDCOLLIE_MASK|macro|FTFA_FCNFG_RDCOLLIE_MASK
DECL|FTFA_FCNFG_RDCOLLIE_SHIFT|macro|FTFA_FCNFG_RDCOLLIE_SHIFT
DECL|FTFA_FCNFG_RDCOLLIE|macro|FTFA_FCNFG_RDCOLLIE
DECL|FTFA_FOPT_OPT_MASK|macro|FTFA_FOPT_OPT_MASK
DECL|FTFA_FOPT_OPT_SHIFT|macro|FTFA_FOPT_OPT_SHIFT
DECL|FTFA_FOPT_OPT|macro|FTFA_FOPT_OPT
DECL|FTFA_FPROT0_PROT_MASK|macro|FTFA_FPROT0_PROT_MASK
DECL|FTFA_FPROT0_PROT_SHIFT|macro|FTFA_FPROT0_PROT_SHIFT
DECL|FTFA_FPROT0_PROT|macro|FTFA_FPROT0_PROT
DECL|FTFA_FPROT1_PROT_MASK|macro|FTFA_FPROT1_PROT_MASK
DECL|FTFA_FPROT1_PROT_SHIFT|macro|FTFA_FPROT1_PROT_SHIFT
DECL|FTFA_FPROT1_PROT|macro|FTFA_FPROT1_PROT
DECL|FTFA_FPROT2_PROT_MASK|macro|FTFA_FPROT2_PROT_MASK
DECL|FTFA_FPROT2_PROT_SHIFT|macro|FTFA_FPROT2_PROT_SHIFT
DECL|FTFA_FPROT2_PROT|macro|FTFA_FPROT2_PROT
DECL|FTFA_FPROT3_PROT_MASK|macro|FTFA_FPROT3_PROT_MASK
DECL|FTFA_FPROT3_PROT_SHIFT|macro|FTFA_FPROT3_PROT_SHIFT
DECL|FTFA_FPROT3_PROT|macro|FTFA_FPROT3_PROT
DECL|FTFA_FSEC_FSLACC_MASK|macro|FTFA_FSEC_FSLACC_MASK
DECL|FTFA_FSEC_FSLACC_SHIFT|macro|FTFA_FSEC_FSLACC_SHIFT
DECL|FTFA_FSEC_FSLACC|macro|FTFA_FSEC_FSLACC
DECL|FTFA_FSEC_KEYEN_MASK|macro|FTFA_FSEC_KEYEN_MASK
DECL|FTFA_FSEC_KEYEN_SHIFT|macro|FTFA_FSEC_KEYEN_SHIFT
DECL|FTFA_FSEC_KEYEN|macro|FTFA_FSEC_KEYEN
DECL|FTFA_FSEC_MEEN_MASK|macro|FTFA_FSEC_MEEN_MASK
DECL|FTFA_FSEC_MEEN_SHIFT|macro|FTFA_FSEC_MEEN_SHIFT
DECL|FTFA_FSEC_MEEN|macro|FTFA_FSEC_MEEN
DECL|FTFA_FSEC_SEC_MASK|macro|FTFA_FSEC_SEC_MASK
DECL|FTFA_FSEC_SEC_SHIFT|macro|FTFA_FSEC_SEC_SHIFT
DECL|FTFA_FSEC_SEC|macro|FTFA_FSEC_SEC
DECL|FTFA_FSTAT_ACCERR_MASK|macro|FTFA_FSTAT_ACCERR_MASK
DECL|FTFA_FSTAT_ACCERR_SHIFT|macro|FTFA_FSTAT_ACCERR_SHIFT
DECL|FTFA_FSTAT_ACCERR|macro|FTFA_FSTAT_ACCERR
DECL|FTFA_FSTAT_CCIF_MASK|macro|FTFA_FSTAT_CCIF_MASK
DECL|FTFA_FSTAT_CCIF_SHIFT|macro|FTFA_FSTAT_CCIF_SHIFT
DECL|FTFA_FSTAT_CCIF|macro|FTFA_FSTAT_CCIF
DECL|FTFA_FSTAT_FPVIOL_MASK|macro|FTFA_FSTAT_FPVIOL_MASK
DECL|FTFA_FSTAT_FPVIOL_SHIFT|macro|FTFA_FSTAT_FPVIOL_SHIFT
DECL|FTFA_FSTAT_FPVIOL|macro|FTFA_FSTAT_FPVIOL
DECL|FTFA_FSTAT_MGSTAT0_MASK|macro|FTFA_FSTAT_MGSTAT0_MASK
DECL|FTFA_FSTAT_MGSTAT0_SHIFT|macro|FTFA_FSTAT_MGSTAT0_SHIFT
DECL|FTFA_FSTAT_MGSTAT0|macro|FTFA_FSTAT_MGSTAT0
DECL|FTFA_FSTAT_RDCOLERR_MASK|macro|FTFA_FSTAT_RDCOLERR_MASK
DECL|FTFA_FSTAT_RDCOLERR_SHIFT|macro|FTFA_FSTAT_RDCOLERR_SHIFT
DECL|FTFA_FSTAT_RDCOLERR|macro|FTFA_FSTAT_RDCOLERR
DECL|FTFA_FlashConfig_BASE|macro|FTFA_FlashConfig_BASE
DECL|FTFA_FlashConfig|macro|FTFA_FlashConfig
DECL|FTFA_IRQn|enumerator|FTFA_IRQn = 5, /**< Command complete and read collision */
DECL|FTFA_Type|typedef|} FTFA_Type;
DECL|FTFA|macro|FTFA
DECL|F|member|__IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
DECL|GENCS|member|__IO uint32_t GENCS; /**< TSI General Control and Status Register, offset: 0x0 */
DECL|GPCHR|member|__O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
DECL|GPCLR|member|__O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOD_BASE|macro|GPIOD_BASE
DECL|GPIOD|macro|GPIOD
DECL|GPIOE_BASE|macro|GPIOE_BASE
DECL|GPIOE|macro|GPIOE
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_PCOR_PTCO_MASK|macro|GPIO_PCOR_PTCO_MASK
DECL|GPIO_PCOR_PTCO_SHIFT|macro|GPIO_PCOR_PTCO_SHIFT
DECL|GPIO_PCOR_PTCO|macro|GPIO_PCOR_PTCO
DECL|GPIO_PDDR_PDD_MASK|macro|GPIO_PDDR_PDD_MASK
DECL|GPIO_PDDR_PDD_SHIFT|macro|GPIO_PDDR_PDD_SHIFT
DECL|GPIO_PDDR_PDD|macro|GPIO_PDDR_PDD
DECL|GPIO_PDIR_PDI_MASK|macro|GPIO_PDIR_PDI_MASK
DECL|GPIO_PDIR_PDI_SHIFT|macro|GPIO_PDIR_PDI_SHIFT
DECL|GPIO_PDIR_PDI|macro|GPIO_PDIR_PDI
DECL|GPIO_PDOR_PDO_MASK|macro|GPIO_PDOR_PDO_MASK
DECL|GPIO_PDOR_PDO_SHIFT|macro|GPIO_PDOR_PDO_SHIFT
DECL|GPIO_PDOR_PDO|macro|GPIO_PDOR_PDO
DECL|GPIO_PSOR_PTSO_MASK|macro|GPIO_PSOR_PTSO_MASK
DECL|GPIO_PSOR_PTSO_SHIFT|macro|GPIO_PSOR_PTSO_SHIFT
DECL|GPIO_PSOR_PTSO|macro|GPIO_PSOR_PTSO
DECL|GPIO_PTOR_PTTO_MASK|macro|GPIO_PTOR_PTTO_MASK
DECL|GPIO_PTOR_PTTO_SHIFT|macro|GPIO_PTOR_PTTO_SHIFT
DECL|GPIO_PTOR_PTTO|macro|GPIO_PTOR_PTTO
DECL|GPIO_Type|typedef|} GPIO_Type;
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M0 SV Hard Fault Interrupt */
DECL|I2C0_BASE|macro|I2C0_BASE
DECL|I2C0_IRQn|enumerator|I2C0_IRQn = 8, /**< I2C0 interrupt */
DECL|I2C0|macro|I2C0
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 9, /**< I2C1 interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C_A1_AD_MASK|macro|I2C_A1_AD_MASK
DECL|I2C_A1_AD_SHIFT|macro|I2C_A1_AD_SHIFT
DECL|I2C_A1_AD|macro|I2C_A1_AD
DECL|I2C_A2_SAD_MASK|macro|I2C_A2_SAD_MASK
DECL|I2C_A2_SAD_SHIFT|macro|I2C_A2_SAD_SHIFT
DECL|I2C_A2_SAD|macro|I2C_A2_SAD
DECL|I2C_BASE_ADDRS|macro|I2C_BASE_ADDRS
DECL|I2C_BASE_PTRS|macro|I2C_BASE_PTRS
DECL|I2C_C1_DMAEN_MASK|macro|I2C_C1_DMAEN_MASK
DECL|I2C_C1_DMAEN_SHIFT|macro|I2C_C1_DMAEN_SHIFT
DECL|I2C_C1_DMAEN|macro|I2C_C1_DMAEN
DECL|I2C_C1_IICEN_MASK|macro|I2C_C1_IICEN_MASK
DECL|I2C_C1_IICEN_SHIFT|macro|I2C_C1_IICEN_SHIFT
DECL|I2C_C1_IICEN|macro|I2C_C1_IICEN
DECL|I2C_C1_IICIE_MASK|macro|I2C_C1_IICIE_MASK
DECL|I2C_C1_IICIE_SHIFT|macro|I2C_C1_IICIE_SHIFT
DECL|I2C_C1_IICIE|macro|I2C_C1_IICIE
DECL|I2C_C1_MST_MASK|macro|I2C_C1_MST_MASK
DECL|I2C_C1_MST_SHIFT|macro|I2C_C1_MST_SHIFT
DECL|I2C_C1_MST|macro|I2C_C1_MST
DECL|I2C_C1_RSTA_MASK|macro|I2C_C1_RSTA_MASK
DECL|I2C_C1_RSTA_SHIFT|macro|I2C_C1_RSTA_SHIFT
DECL|I2C_C1_RSTA|macro|I2C_C1_RSTA
DECL|I2C_C1_TXAK_MASK|macro|I2C_C1_TXAK_MASK
DECL|I2C_C1_TXAK_SHIFT|macro|I2C_C1_TXAK_SHIFT
DECL|I2C_C1_TXAK|macro|I2C_C1_TXAK
DECL|I2C_C1_TX_MASK|macro|I2C_C1_TX_MASK
DECL|I2C_C1_TX_SHIFT|macro|I2C_C1_TX_SHIFT
DECL|I2C_C1_TX|macro|I2C_C1_TX
DECL|I2C_C1_WUEN_MASK|macro|I2C_C1_WUEN_MASK
DECL|I2C_C1_WUEN_SHIFT|macro|I2C_C1_WUEN_SHIFT
DECL|I2C_C1_WUEN|macro|I2C_C1_WUEN
DECL|I2C_C2_ADEXT_MASK|macro|I2C_C2_ADEXT_MASK
DECL|I2C_C2_ADEXT_SHIFT|macro|I2C_C2_ADEXT_SHIFT
DECL|I2C_C2_ADEXT|macro|I2C_C2_ADEXT
DECL|I2C_C2_AD_MASK|macro|I2C_C2_AD_MASK
DECL|I2C_C2_AD_SHIFT|macro|I2C_C2_AD_SHIFT
DECL|I2C_C2_AD|macro|I2C_C2_AD
DECL|I2C_C2_GCAEN_MASK|macro|I2C_C2_GCAEN_MASK
DECL|I2C_C2_GCAEN_SHIFT|macro|I2C_C2_GCAEN_SHIFT
DECL|I2C_C2_GCAEN|macro|I2C_C2_GCAEN
DECL|I2C_C2_HDRS_MASK|macro|I2C_C2_HDRS_MASK
DECL|I2C_C2_HDRS_SHIFT|macro|I2C_C2_HDRS_SHIFT
DECL|I2C_C2_HDRS|macro|I2C_C2_HDRS
DECL|I2C_C2_RMEN_MASK|macro|I2C_C2_RMEN_MASK
DECL|I2C_C2_RMEN_SHIFT|macro|I2C_C2_RMEN_SHIFT
DECL|I2C_C2_RMEN|macro|I2C_C2_RMEN
DECL|I2C_C2_SBRC_MASK|macro|I2C_C2_SBRC_MASK
DECL|I2C_C2_SBRC_SHIFT|macro|I2C_C2_SBRC_SHIFT
DECL|I2C_C2_SBRC|macro|I2C_C2_SBRC
DECL|I2C_D_DATA_MASK|macro|I2C_D_DATA_MASK
DECL|I2C_D_DATA_SHIFT|macro|I2C_D_DATA_SHIFT
DECL|I2C_D_DATA|macro|I2C_D_DATA
DECL|I2C_FLT_FLT_MASK|macro|I2C_FLT_FLT_MASK
DECL|I2C_FLT_FLT_SHIFT|macro|I2C_FLT_FLT_SHIFT
DECL|I2C_FLT_FLT|macro|I2C_FLT_FLT
DECL|I2C_FLT_SHEN_MASK|macro|I2C_FLT_SHEN_MASK
DECL|I2C_FLT_SHEN_SHIFT|macro|I2C_FLT_SHEN_SHIFT
DECL|I2C_FLT_SHEN|macro|I2C_FLT_SHEN
DECL|I2C_FLT_STOPF_MASK|macro|I2C_FLT_STOPF_MASK
DECL|I2C_FLT_STOPF_SHIFT|macro|I2C_FLT_STOPF_SHIFT
DECL|I2C_FLT_STOPF|macro|I2C_FLT_STOPF
DECL|I2C_FLT_STOPIE_MASK|macro|I2C_FLT_STOPIE_MASK
DECL|I2C_FLT_STOPIE_SHIFT|macro|I2C_FLT_STOPIE_SHIFT
DECL|I2C_FLT_STOPIE|macro|I2C_FLT_STOPIE
DECL|I2C_F_ICR_MASK|macro|I2C_F_ICR_MASK
DECL|I2C_F_ICR_SHIFT|macro|I2C_F_ICR_SHIFT
DECL|I2C_F_ICR|macro|I2C_F_ICR
DECL|I2C_F_MULT_MASK|macro|I2C_F_MULT_MASK
DECL|I2C_F_MULT_SHIFT|macro|I2C_F_MULT_SHIFT
DECL|I2C_F_MULT|macro|I2C_F_MULT
DECL|I2C_IRQS|macro|I2C_IRQS
DECL|I2C_RA_RAD_MASK|macro|I2C_RA_RAD_MASK
DECL|I2C_RA_RAD_SHIFT|macro|I2C_RA_RAD_SHIFT
DECL|I2C_RA_RAD|macro|I2C_RA_RAD
DECL|I2C_SLTH_SSLT_MASK|macro|I2C_SLTH_SSLT_MASK
DECL|I2C_SLTH_SSLT_SHIFT|macro|I2C_SLTH_SSLT_SHIFT
DECL|I2C_SLTH_SSLT|macro|I2C_SLTH_SSLT
DECL|I2C_SLTL_SSLT_MASK|macro|I2C_SLTL_SSLT_MASK
DECL|I2C_SLTL_SSLT_SHIFT|macro|I2C_SLTL_SSLT_SHIFT
DECL|I2C_SLTL_SSLT|macro|I2C_SLTL_SSLT
DECL|I2C_SMB_ALERTEN_MASK|macro|I2C_SMB_ALERTEN_MASK
DECL|I2C_SMB_ALERTEN_SHIFT|macro|I2C_SMB_ALERTEN_SHIFT
DECL|I2C_SMB_ALERTEN|macro|I2C_SMB_ALERTEN
DECL|I2C_SMB_FACK_MASK|macro|I2C_SMB_FACK_MASK
DECL|I2C_SMB_FACK_SHIFT|macro|I2C_SMB_FACK_SHIFT
DECL|I2C_SMB_FACK|macro|I2C_SMB_FACK
DECL|I2C_SMB_SHTF1_MASK|macro|I2C_SMB_SHTF1_MASK
DECL|I2C_SMB_SHTF1_SHIFT|macro|I2C_SMB_SHTF1_SHIFT
DECL|I2C_SMB_SHTF1|macro|I2C_SMB_SHTF1
DECL|I2C_SMB_SHTF2IE_MASK|macro|I2C_SMB_SHTF2IE_MASK
DECL|I2C_SMB_SHTF2IE_SHIFT|macro|I2C_SMB_SHTF2IE_SHIFT
DECL|I2C_SMB_SHTF2IE|macro|I2C_SMB_SHTF2IE
DECL|I2C_SMB_SHTF2_MASK|macro|I2C_SMB_SHTF2_MASK
DECL|I2C_SMB_SHTF2_SHIFT|macro|I2C_SMB_SHTF2_SHIFT
DECL|I2C_SMB_SHTF2|macro|I2C_SMB_SHTF2
DECL|I2C_SMB_SIICAEN_MASK|macro|I2C_SMB_SIICAEN_MASK
DECL|I2C_SMB_SIICAEN_SHIFT|macro|I2C_SMB_SIICAEN_SHIFT
DECL|I2C_SMB_SIICAEN|macro|I2C_SMB_SIICAEN
DECL|I2C_SMB_SLTF_MASK|macro|I2C_SMB_SLTF_MASK
DECL|I2C_SMB_SLTF_SHIFT|macro|I2C_SMB_SLTF_SHIFT
DECL|I2C_SMB_SLTF|macro|I2C_SMB_SLTF
DECL|I2C_SMB_TCKSEL_MASK|macro|I2C_SMB_TCKSEL_MASK
DECL|I2C_SMB_TCKSEL_SHIFT|macro|I2C_SMB_TCKSEL_SHIFT
DECL|I2C_SMB_TCKSEL|macro|I2C_SMB_TCKSEL
DECL|I2C_S_ARBL_MASK|macro|I2C_S_ARBL_MASK
DECL|I2C_S_ARBL_SHIFT|macro|I2C_S_ARBL_SHIFT
DECL|I2C_S_ARBL|macro|I2C_S_ARBL
DECL|I2C_S_BUSY_MASK|macro|I2C_S_BUSY_MASK
DECL|I2C_S_BUSY_SHIFT|macro|I2C_S_BUSY_SHIFT
DECL|I2C_S_BUSY|macro|I2C_S_BUSY
DECL|I2C_S_IAAS_MASK|macro|I2C_S_IAAS_MASK
DECL|I2C_S_IAAS_SHIFT|macro|I2C_S_IAAS_SHIFT
DECL|I2C_S_IAAS|macro|I2C_S_IAAS
DECL|I2C_S_IICIF_MASK|macro|I2C_S_IICIF_MASK
DECL|I2C_S_IICIF_SHIFT|macro|I2C_S_IICIF_SHIFT
DECL|I2C_S_IICIF|macro|I2C_S_IICIF
DECL|I2C_S_RAM_MASK|macro|I2C_S_RAM_MASK
DECL|I2C_S_RAM_SHIFT|macro|I2C_S_RAM_SHIFT
DECL|I2C_S_RAM|macro|I2C_S_RAM
DECL|I2C_S_RXAK_MASK|macro|I2C_S_RXAK_MASK
DECL|I2C_S_RXAK_SHIFT|macro|I2C_S_RXAK_SHIFT
DECL|I2C_S_RXAK|macro|I2C_S_RXAK
DECL|I2C_S_SRW_MASK|macro|I2C_S_SRW_MASK
DECL|I2C_S_SRW_SHIFT|macro|I2C_S_SRW_SHIFT
DECL|I2C_S_SRW|macro|I2C_S_SRW
DECL|I2C_S_TCF_MASK|macro|I2C_S_TCF_MASK
DECL|I2C_S_TCF_SHIFT|macro|I2C_S_TCF_SHIFT
DECL|I2C_S_TCF|macro|I2C_S_TCF
DECL|I2C_Type|typedef|} I2C_Type;
DECL|IDCOMP|member|__I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
DECL|IER|member|__IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
DECL|INTEN|member|__IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|ISFR|member|__IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
DECL|ISTAT|member|__IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
DECL|LDVAL|member|__IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
DECL|LLWU_BASE_ADDRS|macro|LLWU_BASE_ADDRS
DECL|LLWU_BASE_PTRS|macro|LLWU_BASE_PTRS
DECL|LLWU_BASE|macro|LLWU_BASE
DECL|LLWU_F1_WUF0_MASK|macro|LLWU_F1_WUF0_MASK
DECL|LLWU_F1_WUF0_SHIFT|macro|LLWU_F1_WUF0_SHIFT
DECL|LLWU_F1_WUF0|macro|LLWU_F1_WUF0
DECL|LLWU_F1_WUF1_MASK|macro|LLWU_F1_WUF1_MASK
DECL|LLWU_F1_WUF1_SHIFT|macro|LLWU_F1_WUF1_SHIFT
DECL|LLWU_F1_WUF1|macro|LLWU_F1_WUF1
DECL|LLWU_F1_WUF2_MASK|macro|LLWU_F1_WUF2_MASK
DECL|LLWU_F1_WUF2_SHIFT|macro|LLWU_F1_WUF2_SHIFT
DECL|LLWU_F1_WUF2|macro|LLWU_F1_WUF2
DECL|LLWU_F1_WUF3_MASK|macro|LLWU_F1_WUF3_MASK
DECL|LLWU_F1_WUF3_SHIFT|macro|LLWU_F1_WUF3_SHIFT
DECL|LLWU_F1_WUF3|macro|LLWU_F1_WUF3
DECL|LLWU_F1_WUF4_MASK|macro|LLWU_F1_WUF4_MASK
DECL|LLWU_F1_WUF4_SHIFT|macro|LLWU_F1_WUF4_SHIFT
DECL|LLWU_F1_WUF4|macro|LLWU_F1_WUF4
DECL|LLWU_F1_WUF5_MASK|macro|LLWU_F1_WUF5_MASK
DECL|LLWU_F1_WUF5_SHIFT|macro|LLWU_F1_WUF5_SHIFT
DECL|LLWU_F1_WUF5|macro|LLWU_F1_WUF5
DECL|LLWU_F1_WUF6_MASK|macro|LLWU_F1_WUF6_MASK
DECL|LLWU_F1_WUF6_SHIFT|macro|LLWU_F1_WUF6_SHIFT
DECL|LLWU_F1_WUF6|macro|LLWU_F1_WUF6
DECL|LLWU_F1_WUF7_MASK|macro|LLWU_F1_WUF7_MASK
DECL|LLWU_F1_WUF7_SHIFT|macro|LLWU_F1_WUF7_SHIFT
DECL|LLWU_F1_WUF7|macro|LLWU_F1_WUF7
DECL|LLWU_F2_WUF10_MASK|macro|LLWU_F2_WUF10_MASK
DECL|LLWU_F2_WUF10_SHIFT|macro|LLWU_F2_WUF10_SHIFT
DECL|LLWU_F2_WUF10|macro|LLWU_F2_WUF10
DECL|LLWU_F2_WUF11_MASK|macro|LLWU_F2_WUF11_MASK
DECL|LLWU_F2_WUF11_SHIFT|macro|LLWU_F2_WUF11_SHIFT
DECL|LLWU_F2_WUF11|macro|LLWU_F2_WUF11
DECL|LLWU_F2_WUF12_MASK|macro|LLWU_F2_WUF12_MASK
DECL|LLWU_F2_WUF12_SHIFT|macro|LLWU_F2_WUF12_SHIFT
DECL|LLWU_F2_WUF12|macro|LLWU_F2_WUF12
DECL|LLWU_F2_WUF13_MASK|macro|LLWU_F2_WUF13_MASK
DECL|LLWU_F2_WUF13_SHIFT|macro|LLWU_F2_WUF13_SHIFT
DECL|LLWU_F2_WUF13|macro|LLWU_F2_WUF13
DECL|LLWU_F2_WUF14_MASK|macro|LLWU_F2_WUF14_MASK
DECL|LLWU_F2_WUF14_SHIFT|macro|LLWU_F2_WUF14_SHIFT
DECL|LLWU_F2_WUF14|macro|LLWU_F2_WUF14
DECL|LLWU_F2_WUF15_MASK|macro|LLWU_F2_WUF15_MASK
DECL|LLWU_F2_WUF15_SHIFT|macro|LLWU_F2_WUF15_SHIFT
DECL|LLWU_F2_WUF15|macro|LLWU_F2_WUF15
DECL|LLWU_F2_WUF8_MASK|macro|LLWU_F2_WUF8_MASK
DECL|LLWU_F2_WUF8_SHIFT|macro|LLWU_F2_WUF8_SHIFT
DECL|LLWU_F2_WUF8|macro|LLWU_F2_WUF8
DECL|LLWU_F2_WUF9_MASK|macro|LLWU_F2_WUF9_MASK
DECL|LLWU_F2_WUF9_SHIFT|macro|LLWU_F2_WUF9_SHIFT
DECL|LLWU_F2_WUF9|macro|LLWU_F2_WUF9
DECL|LLWU_F3_MWUF0_MASK|macro|LLWU_F3_MWUF0_MASK
DECL|LLWU_F3_MWUF0_SHIFT|macro|LLWU_F3_MWUF0_SHIFT
DECL|LLWU_F3_MWUF0|macro|LLWU_F3_MWUF0
DECL|LLWU_F3_MWUF1_MASK|macro|LLWU_F3_MWUF1_MASK
DECL|LLWU_F3_MWUF1_SHIFT|macro|LLWU_F3_MWUF1_SHIFT
DECL|LLWU_F3_MWUF1|macro|LLWU_F3_MWUF1
DECL|LLWU_F3_MWUF2_MASK|macro|LLWU_F3_MWUF2_MASK
DECL|LLWU_F3_MWUF2_SHIFT|macro|LLWU_F3_MWUF2_SHIFT
DECL|LLWU_F3_MWUF2|macro|LLWU_F3_MWUF2
DECL|LLWU_F3_MWUF3_MASK|macro|LLWU_F3_MWUF3_MASK
DECL|LLWU_F3_MWUF3_SHIFT|macro|LLWU_F3_MWUF3_SHIFT
DECL|LLWU_F3_MWUF3|macro|LLWU_F3_MWUF3
DECL|LLWU_F3_MWUF4_MASK|macro|LLWU_F3_MWUF4_MASK
DECL|LLWU_F3_MWUF4_SHIFT|macro|LLWU_F3_MWUF4_SHIFT
DECL|LLWU_F3_MWUF4|macro|LLWU_F3_MWUF4
DECL|LLWU_F3_MWUF5_MASK|macro|LLWU_F3_MWUF5_MASK
DECL|LLWU_F3_MWUF5_SHIFT|macro|LLWU_F3_MWUF5_SHIFT
DECL|LLWU_F3_MWUF5|macro|LLWU_F3_MWUF5
DECL|LLWU_F3_MWUF6_MASK|macro|LLWU_F3_MWUF6_MASK
DECL|LLWU_F3_MWUF6_SHIFT|macro|LLWU_F3_MWUF6_SHIFT
DECL|LLWU_F3_MWUF6|macro|LLWU_F3_MWUF6
DECL|LLWU_F3_MWUF7_MASK|macro|LLWU_F3_MWUF7_MASK
DECL|LLWU_F3_MWUF7_SHIFT|macro|LLWU_F3_MWUF7_SHIFT
DECL|LLWU_F3_MWUF7|macro|LLWU_F3_MWUF7
DECL|LLWU_FILT1_FILTE_MASK|macro|LLWU_FILT1_FILTE_MASK
DECL|LLWU_FILT1_FILTE_SHIFT|macro|LLWU_FILT1_FILTE_SHIFT
DECL|LLWU_FILT1_FILTE|macro|LLWU_FILT1_FILTE
DECL|LLWU_FILT1_FILTF_MASK|macro|LLWU_FILT1_FILTF_MASK
DECL|LLWU_FILT1_FILTF_SHIFT|macro|LLWU_FILT1_FILTF_SHIFT
DECL|LLWU_FILT1_FILTF|macro|LLWU_FILT1_FILTF
DECL|LLWU_FILT1_FILTSEL_MASK|macro|LLWU_FILT1_FILTSEL_MASK
DECL|LLWU_FILT1_FILTSEL_SHIFT|macro|LLWU_FILT1_FILTSEL_SHIFT
DECL|LLWU_FILT1_FILTSEL|macro|LLWU_FILT1_FILTSEL
DECL|LLWU_FILT2_FILTE_MASK|macro|LLWU_FILT2_FILTE_MASK
DECL|LLWU_FILT2_FILTE_SHIFT|macro|LLWU_FILT2_FILTE_SHIFT
DECL|LLWU_FILT2_FILTE|macro|LLWU_FILT2_FILTE
DECL|LLWU_FILT2_FILTF_MASK|macro|LLWU_FILT2_FILTF_MASK
DECL|LLWU_FILT2_FILTF_SHIFT|macro|LLWU_FILT2_FILTF_SHIFT
DECL|LLWU_FILT2_FILTF|macro|LLWU_FILT2_FILTF
DECL|LLWU_FILT2_FILTSEL_MASK|macro|LLWU_FILT2_FILTSEL_MASK
DECL|LLWU_FILT2_FILTSEL_SHIFT|macro|LLWU_FILT2_FILTSEL_SHIFT
DECL|LLWU_FILT2_FILTSEL|macro|LLWU_FILT2_FILTSEL
DECL|LLWU_IRQS|macro|LLWU_IRQS
DECL|LLWU_IRQn|enumerator|LLWU_IRQn = 7, /**< Low leakage wakeup Unit */
DECL|LLWU_ME_WUME0_MASK|macro|LLWU_ME_WUME0_MASK
DECL|LLWU_ME_WUME0_SHIFT|macro|LLWU_ME_WUME0_SHIFT
DECL|LLWU_ME_WUME0|macro|LLWU_ME_WUME0
DECL|LLWU_ME_WUME1_MASK|macro|LLWU_ME_WUME1_MASK
DECL|LLWU_ME_WUME1_SHIFT|macro|LLWU_ME_WUME1_SHIFT
DECL|LLWU_ME_WUME1|macro|LLWU_ME_WUME1
DECL|LLWU_ME_WUME2_MASK|macro|LLWU_ME_WUME2_MASK
DECL|LLWU_ME_WUME2_SHIFT|macro|LLWU_ME_WUME2_SHIFT
DECL|LLWU_ME_WUME2|macro|LLWU_ME_WUME2
DECL|LLWU_ME_WUME3_MASK|macro|LLWU_ME_WUME3_MASK
DECL|LLWU_ME_WUME3_SHIFT|macro|LLWU_ME_WUME3_SHIFT
DECL|LLWU_ME_WUME3|macro|LLWU_ME_WUME3
DECL|LLWU_ME_WUME4_MASK|macro|LLWU_ME_WUME4_MASK
DECL|LLWU_ME_WUME4_SHIFT|macro|LLWU_ME_WUME4_SHIFT
DECL|LLWU_ME_WUME4|macro|LLWU_ME_WUME4
DECL|LLWU_ME_WUME5_MASK|macro|LLWU_ME_WUME5_MASK
DECL|LLWU_ME_WUME5_SHIFT|macro|LLWU_ME_WUME5_SHIFT
DECL|LLWU_ME_WUME5|macro|LLWU_ME_WUME5
DECL|LLWU_ME_WUME6_MASK|macro|LLWU_ME_WUME6_MASK
DECL|LLWU_ME_WUME6_SHIFT|macro|LLWU_ME_WUME6_SHIFT
DECL|LLWU_ME_WUME6|macro|LLWU_ME_WUME6
DECL|LLWU_ME_WUME7_MASK|macro|LLWU_ME_WUME7_MASK
DECL|LLWU_ME_WUME7_SHIFT|macro|LLWU_ME_WUME7_SHIFT
DECL|LLWU_ME_WUME7|macro|LLWU_ME_WUME7
DECL|LLWU_PE1_WUPE0_MASK|macro|LLWU_PE1_WUPE0_MASK
DECL|LLWU_PE1_WUPE0_SHIFT|macro|LLWU_PE1_WUPE0_SHIFT
DECL|LLWU_PE1_WUPE0|macro|LLWU_PE1_WUPE0
DECL|LLWU_PE1_WUPE1_MASK|macro|LLWU_PE1_WUPE1_MASK
DECL|LLWU_PE1_WUPE1_SHIFT|macro|LLWU_PE1_WUPE1_SHIFT
DECL|LLWU_PE1_WUPE1|macro|LLWU_PE1_WUPE1
DECL|LLWU_PE1_WUPE2_MASK|macro|LLWU_PE1_WUPE2_MASK
DECL|LLWU_PE1_WUPE2_SHIFT|macro|LLWU_PE1_WUPE2_SHIFT
DECL|LLWU_PE1_WUPE2|macro|LLWU_PE1_WUPE2
DECL|LLWU_PE1_WUPE3_MASK|macro|LLWU_PE1_WUPE3_MASK
DECL|LLWU_PE1_WUPE3_SHIFT|macro|LLWU_PE1_WUPE3_SHIFT
DECL|LLWU_PE1_WUPE3|macro|LLWU_PE1_WUPE3
DECL|LLWU_PE2_WUPE4_MASK|macro|LLWU_PE2_WUPE4_MASK
DECL|LLWU_PE2_WUPE4_SHIFT|macro|LLWU_PE2_WUPE4_SHIFT
DECL|LLWU_PE2_WUPE4|macro|LLWU_PE2_WUPE4
DECL|LLWU_PE2_WUPE5_MASK|macro|LLWU_PE2_WUPE5_MASK
DECL|LLWU_PE2_WUPE5_SHIFT|macro|LLWU_PE2_WUPE5_SHIFT
DECL|LLWU_PE2_WUPE5|macro|LLWU_PE2_WUPE5
DECL|LLWU_PE2_WUPE6_MASK|macro|LLWU_PE2_WUPE6_MASK
DECL|LLWU_PE2_WUPE6_SHIFT|macro|LLWU_PE2_WUPE6_SHIFT
DECL|LLWU_PE2_WUPE6|macro|LLWU_PE2_WUPE6
DECL|LLWU_PE2_WUPE7_MASK|macro|LLWU_PE2_WUPE7_MASK
DECL|LLWU_PE2_WUPE7_SHIFT|macro|LLWU_PE2_WUPE7_SHIFT
DECL|LLWU_PE2_WUPE7|macro|LLWU_PE2_WUPE7
DECL|LLWU_PE3_WUPE10_MASK|macro|LLWU_PE3_WUPE10_MASK
DECL|LLWU_PE3_WUPE10_SHIFT|macro|LLWU_PE3_WUPE10_SHIFT
DECL|LLWU_PE3_WUPE10|macro|LLWU_PE3_WUPE10
DECL|LLWU_PE3_WUPE11_MASK|macro|LLWU_PE3_WUPE11_MASK
DECL|LLWU_PE3_WUPE11_SHIFT|macro|LLWU_PE3_WUPE11_SHIFT
DECL|LLWU_PE3_WUPE11|macro|LLWU_PE3_WUPE11
DECL|LLWU_PE3_WUPE8_MASK|macro|LLWU_PE3_WUPE8_MASK
DECL|LLWU_PE3_WUPE8_SHIFT|macro|LLWU_PE3_WUPE8_SHIFT
DECL|LLWU_PE3_WUPE8|macro|LLWU_PE3_WUPE8
DECL|LLWU_PE3_WUPE9_MASK|macro|LLWU_PE3_WUPE9_MASK
DECL|LLWU_PE3_WUPE9_SHIFT|macro|LLWU_PE3_WUPE9_SHIFT
DECL|LLWU_PE3_WUPE9|macro|LLWU_PE3_WUPE9
DECL|LLWU_PE4_WUPE12_MASK|macro|LLWU_PE4_WUPE12_MASK
DECL|LLWU_PE4_WUPE12_SHIFT|macro|LLWU_PE4_WUPE12_SHIFT
DECL|LLWU_PE4_WUPE12|macro|LLWU_PE4_WUPE12
DECL|LLWU_PE4_WUPE13_MASK|macro|LLWU_PE4_WUPE13_MASK
DECL|LLWU_PE4_WUPE13_SHIFT|macro|LLWU_PE4_WUPE13_SHIFT
DECL|LLWU_PE4_WUPE13|macro|LLWU_PE4_WUPE13
DECL|LLWU_PE4_WUPE14_MASK|macro|LLWU_PE4_WUPE14_MASK
DECL|LLWU_PE4_WUPE14_SHIFT|macro|LLWU_PE4_WUPE14_SHIFT
DECL|LLWU_PE4_WUPE14|macro|LLWU_PE4_WUPE14
DECL|LLWU_PE4_WUPE15_MASK|macro|LLWU_PE4_WUPE15_MASK
DECL|LLWU_PE4_WUPE15_SHIFT|macro|LLWU_PE4_WUPE15_SHIFT
DECL|LLWU_PE4_WUPE15|macro|LLWU_PE4_WUPE15
DECL|LLWU_Type|typedef|} LLWU_Type;
DECL|LLWU|macro|LLWU
DECL|LLW_IRQHandler|macro|LLW_IRQHandler
DECL|LLW_IRQn|macro|LLW_IRQn
DECL|LOCKACCESS|member|__I uint32_t LOCKACCESS; /**< Lock Access Register, offset: 0xFB0 */
DECL|LOCKSTAT|member|__I uint32_t LOCKSTAT; /**< Lock Status Register, offset: 0xFB4 */
DECL|LPTMR0_BASE|macro|LPTMR0_BASE
DECL|LPTMR0_IRQn|enumerator|LPTMR0_IRQn = 28, /**< LPTMR0 interrupt */
DECL|LPTMR0|macro|LPTMR0
DECL|LPTMR_BASE_ADDRS|macro|LPTMR_BASE_ADDRS
DECL|LPTMR_BASE_PTRS|macro|LPTMR_BASE_PTRS
DECL|LPTMR_CMR_COMPARE_MASK|macro|LPTMR_CMR_COMPARE_MASK
DECL|LPTMR_CMR_COMPARE_SHIFT|macro|LPTMR_CMR_COMPARE_SHIFT
DECL|LPTMR_CMR_COMPARE|macro|LPTMR_CMR_COMPARE
DECL|LPTMR_CNR_COUNTER_MASK|macro|LPTMR_CNR_COUNTER_MASK
DECL|LPTMR_CNR_COUNTER_SHIFT|macro|LPTMR_CNR_COUNTER_SHIFT
DECL|LPTMR_CNR_COUNTER|macro|LPTMR_CNR_COUNTER
DECL|LPTMR_CSR_TCF_MASK|macro|LPTMR_CSR_TCF_MASK
DECL|LPTMR_CSR_TCF_SHIFT|macro|LPTMR_CSR_TCF_SHIFT
DECL|LPTMR_CSR_TCF|macro|LPTMR_CSR_TCF
DECL|LPTMR_CSR_TEN_MASK|macro|LPTMR_CSR_TEN_MASK
DECL|LPTMR_CSR_TEN_SHIFT|macro|LPTMR_CSR_TEN_SHIFT
DECL|LPTMR_CSR_TEN|macro|LPTMR_CSR_TEN
DECL|LPTMR_CSR_TFC_MASK|macro|LPTMR_CSR_TFC_MASK
DECL|LPTMR_CSR_TFC_SHIFT|macro|LPTMR_CSR_TFC_SHIFT
DECL|LPTMR_CSR_TFC|macro|LPTMR_CSR_TFC
DECL|LPTMR_CSR_TIE_MASK|macro|LPTMR_CSR_TIE_MASK
DECL|LPTMR_CSR_TIE_SHIFT|macro|LPTMR_CSR_TIE_SHIFT
DECL|LPTMR_CSR_TIE|macro|LPTMR_CSR_TIE
DECL|LPTMR_CSR_TMS_MASK|macro|LPTMR_CSR_TMS_MASK
DECL|LPTMR_CSR_TMS_SHIFT|macro|LPTMR_CSR_TMS_SHIFT
DECL|LPTMR_CSR_TMS|macro|LPTMR_CSR_TMS
DECL|LPTMR_CSR_TPP_MASK|macro|LPTMR_CSR_TPP_MASK
DECL|LPTMR_CSR_TPP_SHIFT|macro|LPTMR_CSR_TPP_SHIFT
DECL|LPTMR_CSR_TPP|macro|LPTMR_CSR_TPP
DECL|LPTMR_CSR_TPS_MASK|macro|LPTMR_CSR_TPS_MASK
DECL|LPTMR_CSR_TPS_SHIFT|macro|LPTMR_CSR_TPS_SHIFT
DECL|LPTMR_CSR_TPS|macro|LPTMR_CSR_TPS
DECL|LPTMR_IRQS|macro|LPTMR_IRQS
DECL|LPTMR_PSR_PBYP_MASK|macro|LPTMR_PSR_PBYP_MASK
DECL|LPTMR_PSR_PBYP_SHIFT|macro|LPTMR_PSR_PBYP_SHIFT
DECL|LPTMR_PSR_PBYP|macro|LPTMR_PSR_PBYP
DECL|LPTMR_PSR_PCS_MASK|macro|LPTMR_PSR_PCS_MASK
DECL|LPTMR_PSR_PCS_SHIFT|macro|LPTMR_PSR_PCS_SHIFT
DECL|LPTMR_PSR_PCS|macro|LPTMR_PSR_PCS
DECL|LPTMR_PSR_PRESCALE_MASK|macro|LPTMR_PSR_PRESCALE_MASK
DECL|LPTMR_PSR_PRESCALE_SHIFT|macro|LPTMR_PSR_PRESCALE_SHIFT
DECL|LPTMR_PSR_PRESCALE|macro|LPTMR_PSR_PRESCALE
DECL|LPTMR_Type|typedef|} LPTMR_Type;
DECL|LPTimer_IRQHandler|macro|LPTimer_IRQHandler
DECL|LPTimer_IRQn|macro|LPTimer_IRQn
DECL|LR|member|__IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
DECL|LTMR64H|member|__I uint32_t LTMR64H; /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
DECL|LTMR64L|member|__I uint32_t LTMR64L; /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
DECL|LVDSC1|member|__IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
DECL|LVDSC2|member|__IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
DECL|LVD_LVW_IRQn|enumerator|LVD_LVW_IRQn = 6, /**< Low-voltage detect, low-voltage warning */
DECL|MA1|member|__IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
DECL|MA2|member|__IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
DECL|MASK|member|__IO uint32_t MASK; /**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 */
DECL|MASTER|member|__IO uint32_t MASTER; /**< MTB Master Register, offset: 0x4 */
DECL|MCG_ATCVH_ATCVH_MASK|macro|MCG_ATCVH_ATCVH_MASK
DECL|MCG_ATCVH_ATCVH_SHIFT|macro|MCG_ATCVH_ATCVH_SHIFT
DECL|MCG_ATCVH_ATCVH|macro|MCG_ATCVH_ATCVH
DECL|MCG_ATCVL_ATCVL_MASK|macro|MCG_ATCVL_ATCVL_MASK
DECL|MCG_ATCVL_ATCVL_SHIFT|macro|MCG_ATCVL_ATCVL_SHIFT
DECL|MCG_ATCVL_ATCVL|macro|MCG_ATCVL_ATCVL
DECL|MCG_BASE_ADDRS|macro|MCG_BASE_ADDRS
DECL|MCG_BASE_PTRS|macro|MCG_BASE_PTRS
DECL|MCG_BASE|macro|MCG_BASE
DECL|MCG_C1_CLKS_MASK|macro|MCG_C1_CLKS_MASK
DECL|MCG_C1_CLKS_SHIFT|macro|MCG_C1_CLKS_SHIFT
DECL|MCG_C1_CLKS|macro|MCG_C1_CLKS
DECL|MCG_C1_FRDIV_MASK|macro|MCG_C1_FRDIV_MASK
DECL|MCG_C1_FRDIV_SHIFT|macro|MCG_C1_FRDIV_SHIFT
DECL|MCG_C1_FRDIV|macro|MCG_C1_FRDIV
DECL|MCG_C1_IRCLKEN_MASK|macro|MCG_C1_IRCLKEN_MASK
DECL|MCG_C1_IRCLKEN_SHIFT|macro|MCG_C1_IRCLKEN_SHIFT
DECL|MCG_C1_IRCLKEN|macro|MCG_C1_IRCLKEN
DECL|MCG_C1_IREFSTEN_MASK|macro|MCG_C1_IREFSTEN_MASK
DECL|MCG_C1_IREFSTEN_SHIFT|macro|MCG_C1_IREFSTEN_SHIFT
DECL|MCG_C1_IREFSTEN|macro|MCG_C1_IREFSTEN
DECL|MCG_C1_IREFS_MASK|macro|MCG_C1_IREFS_MASK
DECL|MCG_C1_IREFS_SHIFT|macro|MCG_C1_IREFS_SHIFT
DECL|MCG_C1_IREFS|macro|MCG_C1_IREFS
DECL|MCG_C2_EREFS0_MASK|macro|MCG_C2_EREFS0_MASK
DECL|MCG_C2_EREFS0_SHIFT|macro|MCG_C2_EREFS0_SHIFT
DECL|MCG_C2_EREFS0|macro|MCG_C2_EREFS0
DECL|MCG_C2_EREFS_MASK|macro|MCG_C2_EREFS_MASK
DECL|MCG_C2_EREFS_SHIFT|macro|MCG_C2_EREFS_SHIFT
DECL|MCG_C2_EREFS_WIDTH|macro|MCG_C2_EREFS_WIDTH
DECL|MCG_C2_EREFS|macro|MCG_C2_EREFS
DECL|MCG_C2_HGO0_MASK|macro|MCG_C2_HGO0_MASK
DECL|MCG_C2_HGO0_SHIFT|macro|MCG_C2_HGO0_SHIFT
DECL|MCG_C2_HGO0|macro|MCG_C2_HGO0
DECL|MCG_C2_HGO_MASK|macro|MCG_C2_HGO_MASK
DECL|MCG_C2_HGO_SHIFT|macro|MCG_C2_HGO_SHIFT
DECL|MCG_C2_HGO_WIDTH|macro|MCG_C2_HGO_WIDTH
DECL|MCG_C2_HGO|macro|MCG_C2_HGO
DECL|MCG_C2_IRCS_MASK|macro|MCG_C2_IRCS_MASK
DECL|MCG_C2_IRCS_SHIFT|macro|MCG_C2_IRCS_SHIFT
DECL|MCG_C2_IRCS|macro|MCG_C2_IRCS
DECL|MCG_C2_LOCRE0_MASK|macro|MCG_C2_LOCRE0_MASK
DECL|MCG_C2_LOCRE0_SHIFT|macro|MCG_C2_LOCRE0_SHIFT
DECL|MCG_C2_LOCRE0|macro|MCG_C2_LOCRE0
DECL|MCG_C2_LP_MASK|macro|MCG_C2_LP_MASK
DECL|MCG_C2_LP_SHIFT|macro|MCG_C2_LP_SHIFT
DECL|MCG_C2_LP|macro|MCG_C2_LP
DECL|MCG_C2_RANGE0_MASK|macro|MCG_C2_RANGE0_MASK
DECL|MCG_C2_RANGE0_SHIFT|macro|MCG_C2_RANGE0_SHIFT
DECL|MCG_C2_RANGE0|macro|MCG_C2_RANGE0
DECL|MCG_C2_RANGE_MASK|macro|MCG_C2_RANGE_MASK
DECL|MCG_C2_RANGE_SHIFT|macro|MCG_C2_RANGE_SHIFT
DECL|MCG_C2_RANGE_WIDTH|macro|MCG_C2_RANGE_WIDTH
DECL|MCG_C2_RANGE|macro|MCG_C2_RANGE
DECL|MCG_C3_SCTRIM_MASK|macro|MCG_C3_SCTRIM_MASK
DECL|MCG_C3_SCTRIM_SHIFT|macro|MCG_C3_SCTRIM_SHIFT
DECL|MCG_C3_SCTRIM|macro|MCG_C3_SCTRIM
DECL|MCG_C4_DMX32_MASK|macro|MCG_C4_DMX32_MASK
DECL|MCG_C4_DMX32_SHIFT|macro|MCG_C4_DMX32_SHIFT
DECL|MCG_C4_DMX32|macro|MCG_C4_DMX32
DECL|MCG_C4_DRST_DRS_MASK|macro|MCG_C4_DRST_DRS_MASK
DECL|MCG_C4_DRST_DRS_SHIFT|macro|MCG_C4_DRST_DRS_SHIFT
DECL|MCG_C4_DRST_DRS|macro|MCG_C4_DRST_DRS
DECL|MCG_C4_FCTRIM_MASK|macro|MCG_C4_FCTRIM_MASK
DECL|MCG_C4_FCTRIM_SHIFT|macro|MCG_C4_FCTRIM_SHIFT
DECL|MCG_C4_FCTRIM|macro|MCG_C4_FCTRIM
DECL|MCG_C4_SCFTRIM_MASK|macro|MCG_C4_SCFTRIM_MASK
DECL|MCG_C4_SCFTRIM_SHIFT|macro|MCG_C4_SCFTRIM_SHIFT
DECL|MCG_C4_SCFTRIM|macro|MCG_C4_SCFTRIM
DECL|MCG_C5_PLLCLKEN0_MASK|macro|MCG_C5_PLLCLKEN0_MASK
DECL|MCG_C5_PLLCLKEN0_SHIFT|macro|MCG_C5_PLLCLKEN0_SHIFT
DECL|MCG_C5_PLLCLKEN0|macro|MCG_C5_PLLCLKEN0
DECL|MCG_C5_PLLSTEN0_MASK|macro|MCG_C5_PLLSTEN0_MASK
DECL|MCG_C5_PLLSTEN0_SHIFT|macro|MCG_C5_PLLSTEN0_SHIFT
DECL|MCG_C5_PLLSTEN0|macro|MCG_C5_PLLSTEN0
DECL|MCG_C5_PRDIV0_MASK|macro|MCG_C5_PRDIV0_MASK
DECL|MCG_C5_PRDIV0_SHIFT|macro|MCG_C5_PRDIV0_SHIFT
DECL|MCG_C5_PRDIV0|macro|MCG_C5_PRDIV0
DECL|MCG_C6_CME0_MASK|macro|MCG_C6_CME0_MASK
DECL|MCG_C6_CME0_SHIFT|macro|MCG_C6_CME0_SHIFT
DECL|MCG_C6_CME0|macro|MCG_C6_CME0
DECL|MCG_C6_LOLIE0_MASK|macro|MCG_C6_LOLIE0_MASK
DECL|MCG_C6_LOLIE0_SHIFT|macro|MCG_C6_LOLIE0_SHIFT
DECL|MCG_C6_LOLIE0|macro|MCG_C6_LOLIE0
DECL|MCG_C6_PLLS_MASK|macro|MCG_C6_PLLS_MASK
DECL|MCG_C6_PLLS_SHIFT|macro|MCG_C6_PLLS_SHIFT
DECL|MCG_C6_PLLS|macro|MCG_C6_PLLS
DECL|MCG_C6_VDIV0_MASK|macro|MCG_C6_VDIV0_MASK
DECL|MCG_C6_VDIV0_SHIFT|macro|MCG_C6_VDIV0_SHIFT
DECL|MCG_C6_VDIV0|macro|MCG_C6_VDIV0
DECL|MCG_C8_LOLRE_MASK|macro|MCG_C8_LOLRE_MASK
DECL|MCG_C8_LOLRE_SHIFT|macro|MCG_C8_LOLRE_SHIFT
DECL|MCG_C8_LOLRE|macro|MCG_C8_LOLRE
DECL|MCG_IRQS|macro|MCG_IRQS
DECL|MCG_IRQn|enumerator|MCG_IRQn = 27, /**< MCG interrupt */
DECL|MCG_SC_ATME_MASK|macro|MCG_SC_ATME_MASK
DECL|MCG_SC_ATME_SHIFT|macro|MCG_SC_ATME_SHIFT
DECL|MCG_SC_ATME|macro|MCG_SC_ATME
DECL|MCG_SC_ATMF_MASK|macro|MCG_SC_ATMF_MASK
DECL|MCG_SC_ATMF_SHIFT|macro|MCG_SC_ATMF_SHIFT
DECL|MCG_SC_ATMF|macro|MCG_SC_ATMF
DECL|MCG_SC_ATMS_MASK|macro|MCG_SC_ATMS_MASK
DECL|MCG_SC_ATMS_SHIFT|macro|MCG_SC_ATMS_SHIFT
DECL|MCG_SC_ATMS|macro|MCG_SC_ATMS
DECL|MCG_SC_FCRDIV_MASK|macro|MCG_SC_FCRDIV_MASK
DECL|MCG_SC_FCRDIV_SHIFT|macro|MCG_SC_FCRDIV_SHIFT
DECL|MCG_SC_FCRDIV|macro|MCG_SC_FCRDIV
DECL|MCG_SC_FLTPRSRV_MASK|macro|MCG_SC_FLTPRSRV_MASK
DECL|MCG_SC_FLTPRSRV_SHIFT|macro|MCG_SC_FLTPRSRV_SHIFT
DECL|MCG_SC_FLTPRSRV|macro|MCG_SC_FLTPRSRV
DECL|MCG_SC_LOCS0_MASK|macro|MCG_SC_LOCS0_MASK
DECL|MCG_SC_LOCS0_SHIFT|macro|MCG_SC_LOCS0_SHIFT
DECL|MCG_SC_LOCS0|macro|MCG_SC_LOCS0
DECL|MCG_S_CLKST_MASK|macro|MCG_S_CLKST_MASK
DECL|MCG_S_CLKST_SHIFT|macro|MCG_S_CLKST_SHIFT
DECL|MCG_S_CLKST|macro|MCG_S_CLKST
DECL|MCG_S_IRCST_MASK|macro|MCG_S_IRCST_MASK
DECL|MCG_S_IRCST_SHIFT|macro|MCG_S_IRCST_SHIFT
DECL|MCG_S_IRCST|macro|MCG_S_IRCST
DECL|MCG_S_IREFST_MASK|macro|MCG_S_IREFST_MASK
DECL|MCG_S_IREFST_SHIFT|macro|MCG_S_IREFST_SHIFT
DECL|MCG_S_IREFST|macro|MCG_S_IREFST
DECL|MCG_S_LOCK0_MASK|macro|MCG_S_LOCK0_MASK
DECL|MCG_S_LOCK0_SHIFT|macro|MCG_S_LOCK0_SHIFT
DECL|MCG_S_LOCK0|macro|MCG_S_LOCK0
DECL|MCG_S_LOLS0_MASK|macro|MCG_S_LOLS0_MASK
DECL|MCG_S_LOLS0_SHIFT|macro|MCG_S_LOLS0_SHIFT
DECL|MCG_S_LOLS0|macro|MCG_S_LOLS0
DECL|MCG_S_LOLS_MASK|macro|MCG_S_LOLS_MASK
DECL|MCG_S_LOLS_SHIFT|macro|MCG_S_LOLS_SHIFT
DECL|MCG_S_OSCINIT0_MASK|macro|MCG_S_OSCINIT0_MASK
DECL|MCG_S_OSCINIT0_SHIFT|macro|MCG_S_OSCINIT0_SHIFT
DECL|MCG_S_OSCINIT0|macro|MCG_S_OSCINIT0
DECL|MCG_S_PLLST_MASK|macro|MCG_S_PLLST_MASK
DECL|MCG_S_PLLST_SHIFT|macro|MCG_S_PLLST_SHIFT
DECL|MCG_S_PLLST|macro|MCG_S_PLLST
DECL|MCG_Type|typedef|} MCG_Type;
DECL|MCG|macro|MCG
DECL|MCM_BASE_ADDRS|macro|MCM_BASE_ADDRS
DECL|MCM_BASE_PTRS|macro|MCM_BASE_PTRS
DECL|MCM_BASE|macro|MCM_BASE
DECL|MCM_CPO_CPOACK_MASK|macro|MCM_CPO_CPOACK_MASK
DECL|MCM_CPO_CPOACK_SHIFT|macro|MCM_CPO_CPOACK_SHIFT
DECL|MCM_CPO_CPOACK|macro|MCM_CPO_CPOACK
DECL|MCM_CPO_CPOREQ_MASK|macro|MCM_CPO_CPOREQ_MASK
DECL|MCM_CPO_CPOREQ_SHIFT|macro|MCM_CPO_CPOREQ_SHIFT
DECL|MCM_CPO_CPOREQ|macro|MCM_CPO_CPOREQ
DECL|MCM_CPO_CPOWOI_MASK|macro|MCM_CPO_CPOWOI_MASK
DECL|MCM_CPO_CPOWOI_SHIFT|macro|MCM_CPO_CPOWOI_SHIFT
DECL|MCM_CPO_CPOWOI|macro|MCM_CPO_CPOWOI
DECL|MCM_PLACR_ARB_MASK|macro|MCM_PLACR_ARB_MASK
DECL|MCM_PLACR_ARB_SHIFT|macro|MCM_PLACR_ARB_SHIFT
DECL|MCM_PLACR_ARB|macro|MCM_PLACR_ARB
DECL|MCM_PLACR_CFCC_MASK|macro|MCM_PLACR_CFCC_MASK
DECL|MCM_PLACR_CFCC_SHIFT|macro|MCM_PLACR_CFCC_SHIFT
DECL|MCM_PLACR_CFCC|macro|MCM_PLACR_CFCC
DECL|MCM_PLACR_DFCC_MASK|macro|MCM_PLACR_DFCC_MASK
DECL|MCM_PLACR_DFCC_SHIFT|macro|MCM_PLACR_DFCC_SHIFT
DECL|MCM_PLACR_DFCC|macro|MCM_PLACR_DFCC
DECL|MCM_PLACR_DFCDA_MASK|macro|MCM_PLACR_DFCDA_MASK
DECL|MCM_PLACR_DFCDA_SHIFT|macro|MCM_PLACR_DFCDA_SHIFT
DECL|MCM_PLACR_DFCDA|macro|MCM_PLACR_DFCDA
DECL|MCM_PLACR_DFCIC_MASK|macro|MCM_PLACR_DFCIC_MASK
DECL|MCM_PLACR_DFCIC_SHIFT|macro|MCM_PLACR_DFCIC_SHIFT
DECL|MCM_PLACR_DFCIC|macro|MCM_PLACR_DFCIC
DECL|MCM_PLACR_DFCS_MASK|macro|MCM_PLACR_DFCS_MASK
DECL|MCM_PLACR_DFCS_SHIFT|macro|MCM_PLACR_DFCS_SHIFT
DECL|MCM_PLACR_DFCS|macro|MCM_PLACR_DFCS
DECL|MCM_PLACR_EFDS_MASK|macro|MCM_PLACR_EFDS_MASK
DECL|MCM_PLACR_EFDS_SHIFT|macro|MCM_PLACR_EFDS_SHIFT
DECL|MCM_PLACR_EFDS|macro|MCM_PLACR_EFDS
DECL|MCM_PLACR_ESFC_MASK|macro|MCM_PLACR_ESFC_MASK
DECL|MCM_PLACR_ESFC_SHIFT|macro|MCM_PLACR_ESFC_SHIFT
DECL|MCM_PLACR_ESFC|macro|MCM_PLACR_ESFC
DECL|MCM_PLAMC_AMC_MASK|macro|MCM_PLAMC_AMC_MASK
DECL|MCM_PLAMC_AMC_SHIFT|macro|MCM_PLAMC_AMC_SHIFT
DECL|MCM_PLAMC_AMC|macro|MCM_PLAMC_AMC
DECL|MCM_PLASC_ASC_MASK|macro|MCM_PLASC_ASC_MASK
DECL|MCM_PLASC_ASC_SHIFT|macro|MCM_PLASC_ASC_SHIFT
DECL|MCM_PLASC_ASC|macro|MCM_PLASC_ASC
DECL|MCM_Type|typedef|} MCM_Type;
DECL|MCM|macro|MCM
DECL|MCR|member|__IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|ME|member|__IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
DECL|MG|member|__IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
DECL|MODECTRL|member|__I uint32_t MODECTRL; /**< Integration Mode Control Register, offset: 0xF00 */
DECL|MOD|member|__IO uint32_t MOD; /**< Modulo, offset: 0x8 */
DECL|MTBDWT_BASE_ADDRS|macro|MTBDWT_BASE_ADDRS
DECL|MTBDWT_BASE_PTRS|macro|MTBDWT_BASE_PTRS
DECL|MTBDWT_BASE|macro|MTBDWT_BASE
DECL|MTBDWT_COMPID_COMPID_MASK|macro|MTBDWT_COMPID_COMPID_MASK
DECL|MTBDWT_COMPID_COMPID_SHIFT|macro|MTBDWT_COMPID_COMPID_SHIFT
DECL|MTBDWT_COMPID_COMPID|macro|MTBDWT_COMPID_COMPID
DECL|MTBDWT_COMPID_COUNT|macro|MTBDWT_COMPID_COUNT
DECL|MTBDWT_COMP_COMP_MASK|macro|MTBDWT_COMP_COMP_MASK
DECL|MTBDWT_COMP_COMP_SHIFT|macro|MTBDWT_COMP_COMP_SHIFT
DECL|MTBDWT_COMP_COMP|macro|MTBDWT_COMP_COMP
DECL|MTBDWT_COMP_COUNT|macro|MTBDWT_COMP_COUNT
DECL|MTBDWT_CTRL_DWTCFGCTRL_MASK|macro|MTBDWT_CTRL_DWTCFGCTRL_MASK
DECL|MTBDWT_CTRL_DWTCFGCTRL_SHIFT|macro|MTBDWT_CTRL_DWTCFGCTRL_SHIFT
DECL|MTBDWT_CTRL_DWTCFGCTRL|macro|MTBDWT_CTRL_DWTCFGCTRL
DECL|MTBDWT_CTRL_NUMCMP_MASK|macro|MTBDWT_CTRL_NUMCMP_MASK
DECL|MTBDWT_CTRL_NUMCMP_SHIFT|macro|MTBDWT_CTRL_NUMCMP_SHIFT
DECL|MTBDWT_CTRL_NUMCMP|macro|MTBDWT_CTRL_NUMCMP
DECL|MTBDWT_DEVICECFG_DEVICECFG_MASK|macro|MTBDWT_DEVICECFG_DEVICECFG_MASK
DECL|MTBDWT_DEVICECFG_DEVICECFG_SHIFT|macro|MTBDWT_DEVICECFG_DEVICECFG_SHIFT
DECL|MTBDWT_DEVICECFG_DEVICECFG|macro|MTBDWT_DEVICECFG_DEVICECFG
DECL|MTBDWT_DEVICETYPID_DEVICETYPID_MASK|macro|MTBDWT_DEVICETYPID_DEVICETYPID_MASK
DECL|MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT|macro|MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT
DECL|MTBDWT_DEVICETYPID_DEVICETYPID|macro|MTBDWT_DEVICETYPID_DEVICETYPID
DECL|MTBDWT_FCT_COUNT|macro|MTBDWT_FCT_COUNT
DECL|MTBDWT_FCT_DATAVADDR0_MASK|macro|MTBDWT_FCT_DATAVADDR0_MASK
DECL|MTBDWT_FCT_DATAVADDR0_SHIFT|macro|MTBDWT_FCT_DATAVADDR0_SHIFT
DECL|MTBDWT_FCT_DATAVADDR0|macro|MTBDWT_FCT_DATAVADDR0
DECL|MTBDWT_FCT_DATAVMATCH_MASK|macro|MTBDWT_FCT_DATAVMATCH_MASK
DECL|MTBDWT_FCT_DATAVMATCH_SHIFT|macro|MTBDWT_FCT_DATAVMATCH_SHIFT
DECL|MTBDWT_FCT_DATAVMATCH|macro|MTBDWT_FCT_DATAVMATCH
DECL|MTBDWT_FCT_DATAVSIZE_MASK|macro|MTBDWT_FCT_DATAVSIZE_MASK
DECL|MTBDWT_FCT_DATAVSIZE_SHIFT|macro|MTBDWT_FCT_DATAVSIZE_SHIFT
DECL|MTBDWT_FCT_DATAVSIZE|macro|MTBDWT_FCT_DATAVSIZE
DECL|MTBDWT_FCT_FUNCTION_MASK|macro|MTBDWT_FCT_FUNCTION_MASK
DECL|MTBDWT_FCT_FUNCTION_SHIFT|macro|MTBDWT_FCT_FUNCTION_SHIFT
DECL|MTBDWT_FCT_FUNCTION|macro|MTBDWT_FCT_FUNCTION
DECL|MTBDWT_FCT_MATCHED_MASK|macro|MTBDWT_FCT_MATCHED_MASK
DECL|MTBDWT_FCT_MATCHED_SHIFT|macro|MTBDWT_FCT_MATCHED_SHIFT
DECL|MTBDWT_FCT_MATCHED|macro|MTBDWT_FCT_MATCHED
DECL|MTBDWT_MASK_COUNT|macro|MTBDWT_MASK_COUNT
DECL|MTBDWT_MASK_MASK_MASK|macro|MTBDWT_MASK_MASK_MASK
DECL|MTBDWT_MASK_MASK_SHIFT|macro|MTBDWT_MASK_MASK_SHIFT
DECL|MTBDWT_MASK_MASK|macro|MTBDWT_MASK_MASK
DECL|MTBDWT_PERIPHID0_PERIPHID_MASK|macro|MTBDWT_PERIPHID0_PERIPHID_MASK
DECL|MTBDWT_PERIPHID0_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID0_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID0_PERIPHID|macro|MTBDWT_PERIPHID0_PERIPHID
DECL|MTBDWT_PERIPHID1_PERIPHID_MASK|macro|MTBDWT_PERIPHID1_PERIPHID_MASK
DECL|MTBDWT_PERIPHID1_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID1_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID1_PERIPHID|macro|MTBDWT_PERIPHID1_PERIPHID
DECL|MTBDWT_PERIPHID2_PERIPHID_MASK|macro|MTBDWT_PERIPHID2_PERIPHID_MASK
DECL|MTBDWT_PERIPHID2_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID2_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID2_PERIPHID|macro|MTBDWT_PERIPHID2_PERIPHID
DECL|MTBDWT_PERIPHID3_PERIPHID_MASK|macro|MTBDWT_PERIPHID3_PERIPHID_MASK
DECL|MTBDWT_PERIPHID3_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID3_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID3_PERIPHID|macro|MTBDWT_PERIPHID3_PERIPHID
DECL|MTBDWT_PERIPHID4_PERIPHID_MASK|macro|MTBDWT_PERIPHID4_PERIPHID_MASK
DECL|MTBDWT_PERIPHID4_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID4_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID4_PERIPHID|macro|MTBDWT_PERIPHID4_PERIPHID
DECL|MTBDWT_PERIPHID5_PERIPHID_MASK|macro|MTBDWT_PERIPHID5_PERIPHID_MASK
DECL|MTBDWT_PERIPHID5_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID5_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID5_PERIPHID|macro|MTBDWT_PERIPHID5_PERIPHID
DECL|MTBDWT_PERIPHID6_PERIPHID_MASK|macro|MTBDWT_PERIPHID6_PERIPHID_MASK
DECL|MTBDWT_PERIPHID6_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID6_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID6_PERIPHID|macro|MTBDWT_PERIPHID6_PERIPHID
DECL|MTBDWT_PERIPHID7_PERIPHID_MASK|macro|MTBDWT_PERIPHID7_PERIPHID_MASK
DECL|MTBDWT_PERIPHID7_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID7_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID7_PERIPHID|macro|MTBDWT_PERIPHID7_PERIPHID
DECL|MTBDWT_TBCTRL_ACOMP0_MASK|macro|MTBDWT_TBCTRL_ACOMP0_MASK
DECL|MTBDWT_TBCTRL_ACOMP0_SHIFT|macro|MTBDWT_TBCTRL_ACOMP0_SHIFT
DECL|MTBDWT_TBCTRL_ACOMP0|macro|MTBDWT_TBCTRL_ACOMP0
DECL|MTBDWT_TBCTRL_ACOMP1_MASK|macro|MTBDWT_TBCTRL_ACOMP1_MASK
DECL|MTBDWT_TBCTRL_ACOMP1_SHIFT|macro|MTBDWT_TBCTRL_ACOMP1_SHIFT
DECL|MTBDWT_TBCTRL_ACOMP1|macro|MTBDWT_TBCTRL_ACOMP1
DECL|MTBDWT_TBCTRL_NUMCOMP_MASK|macro|MTBDWT_TBCTRL_NUMCOMP_MASK
DECL|MTBDWT_TBCTRL_NUMCOMP_SHIFT|macro|MTBDWT_TBCTRL_NUMCOMP_SHIFT
DECL|MTBDWT_TBCTRL_NUMCOMP|macro|MTBDWT_TBCTRL_NUMCOMP
DECL|MTBDWT_Type|typedef|} MTBDWT_Type;
DECL|MTBDWT|macro|MTBDWT
DECL|MTB_AUTHSTAT_BIT0_MASK|macro|MTB_AUTHSTAT_BIT0_MASK
DECL|MTB_AUTHSTAT_BIT0_SHIFT|macro|MTB_AUTHSTAT_BIT0_SHIFT
DECL|MTB_AUTHSTAT_BIT0|macro|MTB_AUTHSTAT_BIT0
DECL|MTB_AUTHSTAT_BIT1_MASK|macro|MTB_AUTHSTAT_BIT1_MASK
DECL|MTB_AUTHSTAT_BIT1_SHIFT|macro|MTB_AUTHSTAT_BIT1_SHIFT
DECL|MTB_AUTHSTAT_BIT1|macro|MTB_AUTHSTAT_BIT1
DECL|MTB_AUTHSTAT_BIT2_MASK|macro|MTB_AUTHSTAT_BIT2_MASK
DECL|MTB_AUTHSTAT_BIT2_SHIFT|macro|MTB_AUTHSTAT_BIT2_SHIFT
DECL|MTB_AUTHSTAT_BIT2|macro|MTB_AUTHSTAT_BIT2
DECL|MTB_AUTHSTAT_BIT3_MASK|macro|MTB_AUTHSTAT_BIT3_MASK
DECL|MTB_AUTHSTAT_BIT3_SHIFT|macro|MTB_AUTHSTAT_BIT3_SHIFT
DECL|MTB_AUTHSTAT_BIT3|macro|MTB_AUTHSTAT_BIT3
DECL|MTB_BASE_ADDRS|macro|MTB_BASE_ADDRS
DECL|MTB_BASE_BASEADDR_MASK|macro|MTB_BASE_BASEADDR_MASK
DECL|MTB_BASE_BASEADDR_SHIFT|macro|MTB_BASE_BASEADDR_SHIFT
DECL|MTB_BASE_BASEADDR|macro|MTB_BASE_BASEADDR
DECL|MTB_BASE_PTRS|macro|MTB_BASE_PTRS
DECL|MTB_BASE|macro|MTB_BASE
DECL|MTB_COMPID_COMPID_MASK|macro|MTB_COMPID_COMPID_MASK
DECL|MTB_COMPID_COMPID_SHIFT|macro|MTB_COMPID_COMPID_SHIFT
DECL|MTB_COMPID_COMPID|macro|MTB_COMPID_COMPID
DECL|MTB_COMPID_COUNT|macro|MTB_COMPID_COUNT
DECL|MTB_DEVICEARCH_DEVICEARCH_MASK|macro|MTB_DEVICEARCH_DEVICEARCH_MASK
DECL|MTB_DEVICEARCH_DEVICEARCH_SHIFT|macro|MTB_DEVICEARCH_DEVICEARCH_SHIFT
DECL|MTB_DEVICEARCH_DEVICEARCH|macro|MTB_DEVICEARCH_DEVICEARCH
DECL|MTB_DEVICECFG_DEVICECFG_MASK|macro|MTB_DEVICECFG_DEVICECFG_MASK
DECL|MTB_DEVICECFG_DEVICECFG_SHIFT|macro|MTB_DEVICECFG_DEVICECFG_SHIFT
DECL|MTB_DEVICECFG_DEVICECFG|macro|MTB_DEVICECFG_DEVICECFG
DECL|MTB_DEVICETYPID_DEVICETYPID_MASK|macro|MTB_DEVICETYPID_DEVICETYPID_MASK
DECL|MTB_DEVICETYPID_DEVICETYPID_SHIFT|macro|MTB_DEVICETYPID_DEVICETYPID_SHIFT
DECL|MTB_DEVICETYPID_DEVICETYPID|macro|MTB_DEVICETYPID_DEVICETYPID
DECL|MTB_FLOW_AUTOHALT_MASK|macro|MTB_FLOW_AUTOHALT_MASK
DECL|MTB_FLOW_AUTOHALT_SHIFT|macro|MTB_FLOW_AUTOHALT_SHIFT
DECL|MTB_FLOW_AUTOHALT|macro|MTB_FLOW_AUTOHALT
DECL|MTB_FLOW_AUTOSTOP_MASK|macro|MTB_FLOW_AUTOSTOP_MASK
DECL|MTB_FLOW_AUTOSTOP_SHIFT|macro|MTB_FLOW_AUTOSTOP_SHIFT
DECL|MTB_FLOW_AUTOSTOP|macro|MTB_FLOW_AUTOSTOP
DECL|MTB_FLOW_WATERMARK_MASK|macro|MTB_FLOW_WATERMARK_MASK
DECL|MTB_FLOW_WATERMARK_SHIFT|macro|MTB_FLOW_WATERMARK_SHIFT
DECL|MTB_FLOW_WATERMARK|macro|MTB_FLOW_WATERMARK
DECL|MTB_LOCKACCESS_LOCKACCESS_MASK|macro|MTB_LOCKACCESS_LOCKACCESS_MASK
DECL|MTB_LOCKACCESS_LOCKACCESS_SHIFT|macro|MTB_LOCKACCESS_LOCKACCESS_SHIFT
DECL|MTB_LOCKACCESS_LOCKACCESS|macro|MTB_LOCKACCESS_LOCKACCESS
DECL|MTB_LOCKSTAT_LOCKSTAT_MASK|macro|MTB_LOCKSTAT_LOCKSTAT_MASK
DECL|MTB_LOCKSTAT_LOCKSTAT_SHIFT|macro|MTB_LOCKSTAT_LOCKSTAT_SHIFT
DECL|MTB_LOCKSTAT_LOCKSTAT|macro|MTB_LOCKSTAT_LOCKSTAT
DECL|MTB_MASTER_EN_MASK|macro|MTB_MASTER_EN_MASK
DECL|MTB_MASTER_EN_SHIFT|macro|MTB_MASTER_EN_SHIFT
DECL|MTB_MASTER_EN|macro|MTB_MASTER_EN
DECL|MTB_MASTER_HALTREQ_MASK|macro|MTB_MASTER_HALTREQ_MASK
DECL|MTB_MASTER_HALTREQ_SHIFT|macro|MTB_MASTER_HALTREQ_SHIFT
DECL|MTB_MASTER_HALTREQ|macro|MTB_MASTER_HALTREQ
DECL|MTB_MASTER_MASK_MASK|macro|MTB_MASTER_MASK_MASK
DECL|MTB_MASTER_MASK_SHIFT|macro|MTB_MASTER_MASK_SHIFT
DECL|MTB_MASTER_MASK|macro|MTB_MASTER_MASK
DECL|MTB_MASTER_RAMPRIV_MASK|macro|MTB_MASTER_RAMPRIV_MASK
DECL|MTB_MASTER_RAMPRIV_SHIFT|macro|MTB_MASTER_RAMPRIV_SHIFT
DECL|MTB_MASTER_RAMPRIV|macro|MTB_MASTER_RAMPRIV
DECL|MTB_MASTER_SFRWPRIV_MASK|macro|MTB_MASTER_SFRWPRIV_MASK
DECL|MTB_MASTER_SFRWPRIV_SHIFT|macro|MTB_MASTER_SFRWPRIV_SHIFT
DECL|MTB_MASTER_SFRWPRIV|macro|MTB_MASTER_SFRWPRIV
DECL|MTB_MASTER_TSTARTEN_MASK|macro|MTB_MASTER_TSTARTEN_MASK
DECL|MTB_MASTER_TSTARTEN_SHIFT|macro|MTB_MASTER_TSTARTEN_SHIFT
DECL|MTB_MASTER_TSTARTEN|macro|MTB_MASTER_TSTARTEN
DECL|MTB_MASTER_TSTOPEN_MASK|macro|MTB_MASTER_TSTOPEN_MASK
DECL|MTB_MASTER_TSTOPEN_SHIFT|macro|MTB_MASTER_TSTOPEN_SHIFT
DECL|MTB_MASTER_TSTOPEN|macro|MTB_MASTER_TSTOPEN
DECL|MTB_MODECTRL_MODECTRL_MASK|macro|MTB_MODECTRL_MODECTRL_MASK
DECL|MTB_MODECTRL_MODECTRL_SHIFT|macro|MTB_MODECTRL_MODECTRL_SHIFT
DECL|MTB_MODECTRL_MODECTRL|macro|MTB_MODECTRL_MODECTRL
DECL|MTB_PERIPHID0_PERIPHID_MASK|macro|MTB_PERIPHID0_PERIPHID_MASK
DECL|MTB_PERIPHID0_PERIPHID_SHIFT|macro|MTB_PERIPHID0_PERIPHID_SHIFT
DECL|MTB_PERIPHID0_PERIPHID|macro|MTB_PERIPHID0_PERIPHID
DECL|MTB_PERIPHID1_PERIPHID_MASK|macro|MTB_PERIPHID1_PERIPHID_MASK
DECL|MTB_PERIPHID1_PERIPHID_SHIFT|macro|MTB_PERIPHID1_PERIPHID_SHIFT
DECL|MTB_PERIPHID1_PERIPHID|macro|MTB_PERIPHID1_PERIPHID
DECL|MTB_PERIPHID2_PERIPHID_MASK|macro|MTB_PERIPHID2_PERIPHID_MASK
DECL|MTB_PERIPHID2_PERIPHID_SHIFT|macro|MTB_PERIPHID2_PERIPHID_SHIFT
DECL|MTB_PERIPHID2_PERIPHID|macro|MTB_PERIPHID2_PERIPHID
DECL|MTB_PERIPHID3_PERIPHID_MASK|macro|MTB_PERIPHID3_PERIPHID_MASK
DECL|MTB_PERIPHID3_PERIPHID_SHIFT|macro|MTB_PERIPHID3_PERIPHID_SHIFT
DECL|MTB_PERIPHID3_PERIPHID|macro|MTB_PERIPHID3_PERIPHID
DECL|MTB_PERIPHID4_PERIPHID_MASK|macro|MTB_PERIPHID4_PERIPHID_MASK
DECL|MTB_PERIPHID4_PERIPHID_SHIFT|macro|MTB_PERIPHID4_PERIPHID_SHIFT
DECL|MTB_PERIPHID4_PERIPHID|macro|MTB_PERIPHID4_PERIPHID
DECL|MTB_PERIPHID5_PERIPHID_MASK|macro|MTB_PERIPHID5_PERIPHID_MASK
DECL|MTB_PERIPHID5_PERIPHID_SHIFT|macro|MTB_PERIPHID5_PERIPHID_SHIFT
DECL|MTB_PERIPHID5_PERIPHID|macro|MTB_PERIPHID5_PERIPHID
DECL|MTB_PERIPHID6_PERIPHID_MASK|macro|MTB_PERIPHID6_PERIPHID_MASK
DECL|MTB_PERIPHID6_PERIPHID_SHIFT|macro|MTB_PERIPHID6_PERIPHID_SHIFT
DECL|MTB_PERIPHID6_PERIPHID|macro|MTB_PERIPHID6_PERIPHID
DECL|MTB_PERIPHID7_PERIPHID_MASK|macro|MTB_PERIPHID7_PERIPHID_MASK
DECL|MTB_PERIPHID7_PERIPHID_SHIFT|macro|MTB_PERIPHID7_PERIPHID_SHIFT
DECL|MTB_PERIPHID7_PERIPHID|macro|MTB_PERIPHID7_PERIPHID
DECL|MTB_POSITION_POINTER_MASK|macro|MTB_POSITION_POINTER_MASK
DECL|MTB_POSITION_POINTER_SHIFT|macro|MTB_POSITION_POINTER_SHIFT
DECL|MTB_POSITION_POINTER|macro|MTB_POSITION_POINTER
DECL|MTB_POSITION_WRAP_MASK|macro|MTB_POSITION_WRAP_MASK
DECL|MTB_POSITION_WRAP_SHIFT|macro|MTB_POSITION_WRAP_SHIFT
DECL|MTB_POSITION_WRAP|macro|MTB_POSITION_WRAP
DECL|MTB_TAGCLEAR_TAGCLEAR_MASK|macro|MTB_TAGCLEAR_TAGCLEAR_MASK
DECL|MTB_TAGCLEAR_TAGCLEAR_SHIFT|macro|MTB_TAGCLEAR_TAGCLEAR_SHIFT
DECL|MTB_TAGCLEAR_TAGCLEAR|macro|MTB_TAGCLEAR_TAGCLEAR
DECL|MTB_TAGSET_TAGSET_MASK|macro|MTB_TAGSET_TAGSET_MASK
DECL|MTB_TAGSET_TAGSET_SHIFT|macro|MTB_TAGSET_TAGSET_SHIFT
DECL|MTB_TAGSET_TAGSET|macro|MTB_TAGSET_TAGSET
DECL|MTB_Type|typedef|} MTB_Type;
DECL|MTB|macro|MTB
DECL|MUXCR|member|__IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
DECL|M|member|__IO uint8_t M; /**< SPI match register, offset: 0x7 */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NV_BACKKEY0_KEY_MASK|macro|NV_BACKKEY0_KEY_MASK
DECL|NV_BACKKEY0_KEY_SHIFT|macro|NV_BACKKEY0_KEY_SHIFT
DECL|NV_BACKKEY0_KEY|macro|NV_BACKKEY0_KEY
DECL|NV_BACKKEY1_KEY_MASK|macro|NV_BACKKEY1_KEY_MASK
DECL|NV_BACKKEY1_KEY_SHIFT|macro|NV_BACKKEY1_KEY_SHIFT
DECL|NV_BACKKEY1_KEY|macro|NV_BACKKEY1_KEY
DECL|NV_BACKKEY2_KEY_MASK|macro|NV_BACKKEY2_KEY_MASK
DECL|NV_BACKKEY2_KEY_SHIFT|macro|NV_BACKKEY2_KEY_SHIFT
DECL|NV_BACKKEY2_KEY|macro|NV_BACKKEY2_KEY
DECL|NV_BACKKEY3_KEY_MASK|macro|NV_BACKKEY3_KEY_MASK
DECL|NV_BACKKEY3_KEY_SHIFT|macro|NV_BACKKEY3_KEY_SHIFT
DECL|NV_BACKKEY3_KEY|macro|NV_BACKKEY3_KEY
DECL|NV_BACKKEY4_KEY_MASK|macro|NV_BACKKEY4_KEY_MASK
DECL|NV_BACKKEY4_KEY_SHIFT|macro|NV_BACKKEY4_KEY_SHIFT
DECL|NV_BACKKEY4_KEY|macro|NV_BACKKEY4_KEY
DECL|NV_BACKKEY5_KEY_MASK|macro|NV_BACKKEY5_KEY_MASK
DECL|NV_BACKKEY5_KEY_SHIFT|macro|NV_BACKKEY5_KEY_SHIFT
DECL|NV_BACKKEY5_KEY|macro|NV_BACKKEY5_KEY
DECL|NV_BACKKEY6_KEY_MASK|macro|NV_BACKKEY6_KEY_MASK
DECL|NV_BACKKEY6_KEY_SHIFT|macro|NV_BACKKEY6_KEY_SHIFT
DECL|NV_BACKKEY6_KEY|macro|NV_BACKKEY6_KEY
DECL|NV_BACKKEY7_KEY_MASK|macro|NV_BACKKEY7_KEY_MASK
DECL|NV_BACKKEY7_KEY_SHIFT|macro|NV_BACKKEY7_KEY_SHIFT
DECL|NV_BACKKEY7_KEY|macro|NV_BACKKEY7_KEY
DECL|NV_BASE_ADDRS|macro|NV_BASE_ADDRS
DECL|NV_BASE_PTRS|macro|NV_BASE_PTRS
DECL|NV_FOPT_EZPORT_DIS_MASK|macro|NV_FOPT_EZPORT_DIS_MASK
DECL|NV_FOPT_EZPORT_DIS_SHIFT|macro|NV_FOPT_EZPORT_DIS_SHIFT
DECL|NV_FOPT_FAST_INIT_MASK|macro|NV_FOPT_FAST_INIT_MASK
DECL|NV_FOPT_FAST_INIT_SHIFT|macro|NV_FOPT_FAST_INIT_SHIFT
DECL|NV_FOPT_FAST_INIT|macro|NV_FOPT_FAST_INIT
DECL|NV_FOPT_LPBOOT0_MASK|macro|NV_FOPT_LPBOOT0_MASK
DECL|NV_FOPT_LPBOOT0_SHIFT|macro|NV_FOPT_LPBOOT0_SHIFT
DECL|NV_FOPT_LPBOOT0|macro|NV_FOPT_LPBOOT0
DECL|NV_FOPT_LPBOOT1_MASK|macro|NV_FOPT_LPBOOT1_MASK
DECL|NV_FOPT_LPBOOT1_SHIFT|macro|NV_FOPT_LPBOOT1_SHIFT
DECL|NV_FOPT_LPBOOT1|macro|NV_FOPT_LPBOOT1
DECL|NV_FOPT_NMI_DIS_MASK|macro|NV_FOPT_NMI_DIS_MASK
DECL|NV_FOPT_NMI_DIS_SHIFT|macro|NV_FOPT_NMI_DIS_SHIFT
DECL|NV_FOPT_NMI_DIS|macro|NV_FOPT_NMI_DIS
DECL|NV_FOPT_RESET_PIN_CFG_MASK|macro|NV_FOPT_RESET_PIN_CFG_MASK
DECL|NV_FOPT_RESET_PIN_CFG_SHIFT|macro|NV_FOPT_RESET_PIN_CFG_SHIFT
DECL|NV_FOPT_RESET_PIN_CFG|macro|NV_FOPT_RESET_PIN_CFG
DECL|NV_FPROT0_PROT_MASK|macro|NV_FPROT0_PROT_MASK
DECL|NV_FPROT0_PROT_SHIFT|macro|NV_FPROT0_PROT_SHIFT
DECL|NV_FPROT0_PROT|macro|NV_FPROT0_PROT
DECL|NV_FPROT1_PROT_MASK|macro|NV_FPROT1_PROT_MASK
DECL|NV_FPROT1_PROT_SHIFT|macro|NV_FPROT1_PROT_SHIFT
DECL|NV_FPROT1_PROT|macro|NV_FPROT1_PROT
DECL|NV_FPROT2_PROT_MASK|macro|NV_FPROT2_PROT_MASK
DECL|NV_FPROT2_PROT_SHIFT|macro|NV_FPROT2_PROT_SHIFT
DECL|NV_FPROT2_PROT|macro|NV_FPROT2_PROT
DECL|NV_FPROT3_PROT_MASK|macro|NV_FPROT3_PROT_MASK
DECL|NV_FPROT3_PROT_SHIFT|macro|NV_FPROT3_PROT_SHIFT
DECL|NV_FPROT3_PROT|macro|NV_FPROT3_PROT
DECL|NV_FSEC_FSLACC_MASK|macro|NV_FSEC_FSLACC_MASK
DECL|NV_FSEC_FSLACC_SHIFT|macro|NV_FSEC_FSLACC_SHIFT
DECL|NV_FSEC_FSLACC|macro|NV_FSEC_FSLACC
DECL|NV_FSEC_KEYEN_MASK|macro|NV_FSEC_KEYEN_MASK
DECL|NV_FSEC_KEYEN_SHIFT|macro|NV_FSEC_KEYEN_SHIFT
DECL|NV_FSEC_KEYEN|macro|NV_FSEC_KEYEN
DECL|NV_FSEC_MEEN_MASK|macro|NV_FSEC_MEEN_MASK
DECL|NV_FSEC_MEEN_SHIFT|macro|NV_FSEC_MEEN_SHIFT
DECL|NV_FSEC_MEEN|macro|NV_FSEC_MEEN
DECL|NV_FSEC_SEC_MASK|macro|NV_FSEC_SEC_MASK
DECL|NV_FSEC_SEC_SHIFT|macro|NV_FSEC_SEC_SHIFT
DECL|NV_FSEC_SEC|macro|NV_FSEC_SEC
DECL|NV_Type|typedef|} NV_Type;
DECL|NXP_FLD2VAL|macro|NXP_FLD2VAL
DECL|NXP_VAL2FLD|macro|NXP_VAL2FLD
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OBSERVE|member|__I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
DECL|OFS|member|__IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
DECL|OSC0_BASE|macro|OSC0_BASE
DECL|OSC0|macro|OSC0
DECL|OSC_BASE_ADDRS|macro|OSC_BASE_ADDRS
DECL|OSC_BASE_PTRS|macro|OSC_BASE_PTRS
DECL|OSC_CR_ERCLKEN_MASK|macro|OSC_CR_ERCLKEN_MASK
DECL|OSC_CR_ERCLKEN_SHIFT|macro|OSC_CR_ERCLKEN_SHIFT
DECL|OSC_CR_ERCLKEN|macro|OSC_CR_ERCLKEN
DECL|OSC_CR_EREFSTEN_MASK|macro|OSC_CR_EREFSTEN_MASK
DECL|OSC_CR_EREFSTEN_SHIFT|macro|OSC_CR_EREFSTEN_SHIFT
DECL|OSC_CR_EREFSTEN|macro|OSC_CR_EREFSTEN
DECL|OSC_CR_SC16P_MASK|macro|OSC_CR_SC16P_MASK
DECL|OSC_CR_SC16P_SHIFT|macro|OSC_CR_SC16P_SHIFT
DECL|OSC_CR_SC16P|macro|OSC_CR_SC16P
DECL|OSC_CR_SC2P_MASK|macro|OSC_CR_SC2P_MASK
DECL|OSC_CR_SC2P_SHIFT|macro|OSC_CR_SC2P_SHIFT
DECL|OSC_CR_SC2P|macro|OSC_CR_SC2P
DECL|OSC_CR_SC4P_MASK|macro|OSC_CR_SC4P_MASK
DECL|OSC_CR_SC4P_SHIFT|macro|OSC_CR_SC4P_SHIFT
DECL|OSC_CR_SC4P|macro|OSC_CR_SC4P
DECL|OSC_CR_SC8P_MASK|macro|OSC_CR_SC8P_MASK
DECL|OSC_CR_SC8P_SHIFT|macro|OSC_CR_SC8P_SHIFT
DECL|OSC_CR_SC8P|macro|OSC_CR_SC8P
DECL|OSC_Type|typedef|} OSC_Type;
DECL|OTGCTL|member|__IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
DECL|OTGICR|member|__IO uint8_t OTGICR; /**< OTG Interrupt Control Register, offset: 0x14 */
DECL|OTGISTAT|member|__IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
DECL|OTGSTAT|member|__IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
DECL|PCOR|member|__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
DECL|PCOR|member|__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
DECL|PCR|member|__IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
DECL|PDDR|member|__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
DECL|PDDR|member|__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
DECL|PDIR|member|__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
DECL|PDIR|member|__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
DECL|PDOR|member|__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
DECL|PDOR|member|__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
DECL|PE1|member|__IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
DECL|PE2|member|__IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
DECL|PE3|member|__IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
DECL|PE4|member|__IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
DECL|PERID|member|__I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
DECL|PERIPHID0|member|__I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
DECL|PERIPHID0|member|__I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
DECL|PERIPHID0|member|__I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
DECL|PERIPHID1|member|__I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
DECL|PERIPHID1|member|__I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
DECL|PERIPHID1|member|__I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
DECL|PERIPHID2|member|__I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
DECL|PERIPHID2|member|__I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
DECL|PERIPHID2|member|__I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
DECL|PERIPHID3|member|__I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
DECL|PERIPHID3|member|__I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
DECL|PERIPHID3|member|__I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
DECL|PERIPHID4|member|__I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
DECL|PERIPHID4|member|__I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
DECL|PERIPHID4|member|__I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
DECL|PERIPHID5|member|__I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
DECL|PERIPHID5|member|__I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
DECL|PERIPHID5|member|__I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
DECL|PERIPHID6|member|__I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
DECL|PERIPHID6|member|__I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
DECL|PERIPHID6|member|__I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
DECL|PERIPHID7|member|__I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
DECL|PERIPHID7|member|__I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
DECL|PERIPHID7|member|__I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
DECL|PG|member|__IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
DECL|PIT_BASE_ADDRS|macro|PIT_BASE_ADDRS
DECL|PIT_BASE_PTRS|macro|PIT_BASE_PTRS
DECL|PIT_BASE|macro|PIT_BASE
DECL|PIT_CVAL_COUNT|macro|PIT_CVAL_COUNT
DECL|PIT_CVAL_TVL_MASK|macro|PIT_CVAL_TVL_MASK
DECL|PIT_CVAL_TVL_SHIFT|macro|PIT_CVAL_TVL_SHIFT
DECL|PIT_CVAL_TVL|macro|PIT_CVAL_TVL
DECL|PIT_IRQS|macro|PIT_IRQS
DECL|PIT_IRQn|enumerator|PIT_IRQn = 22, /**< PIT interrupt */
DECL|PIT_LDVAL_COUNT|macro|PIT_LDVAL_COUNT
DECL|PIT_LDVAL_TSV_MASK|macro|PIT_LDVAL_TSV_MASK
DECL|PIT_LDVAL_TSV_SHIFT|macro|PIT_LDVAL_TSV_SHIFT
DECL|PIT_LDVAL_TSV|macro|PIT_LDVAL_TSV
DECL|PIT_LTMR64H_LTH_MASK|macro|PIT_LTMR64H_LTH_MASK
DECL|PIT_LTMR64H_LTH_SHIFT|macro|PIT_LTMR64H_LTH_SHIFT
DECL|PIT_LTMR64H_LTH|macro|PIT_LTMR64H_LTH
DECL|PIT_LTMR64L_LTL_MASK|macro|PIT_LTMR64L_LTL_MASK
DECL|PIT_LTMR64L_LTL_SHIFT|macro|PIT_LTMR64L_LTL_SHIFT
DECL|PIT_LTMR64L_LTL|macro|PIT_LTMR64L_LTL
DECL|PIT_MCR_FRZ_MASK|macro|PIT_MCR_FRZ_MASK
DECL|PIT_MCR_FRZ_SHIFT|macro|PIT_MCR_FRZ_SHIFT
DECL|PIT_MCR_FRZ|macro|PIT_MCR_FRZ
DECL|PIT_MCR_MDIS_MASK|macro|PIT_MCR_MDIS_MASK
DECL|PIT_MCR_MDIS_SHIFT|macro|PIT_MCR_MDIS_SHIFT
DECL|PIT_MCR_MDIS|macro|PIT_MCR_MDIS
DECL|PIT_TCTRL_CHN_MASK|macro|PIT_TCTRL_CHN_MASK
DECL|PIT_TCTRL_CHN_SHIFT|macro|PIT_TCTRL_CHN_SHIFT
DECL|PIT_TCTRL_CHN|macro|PIT_TCTRL_CHN
DECL|PIT_TCTRL_COUNT|macro|PIT_TCTRL_COUNT
DECL|PIT_TCTRL_TEN_MASK|macro|PIT_TCTRL_TEN_MASK
DECL|PIT_TCTRL_TEN_SHIFT|macro|PIT_TCTRL_TEN_SHIFT
DECL|PIT_TCTRL_TEN|macro|PIT_TCTRL_TEN
DECL|PIT_TCTRL_TIE_MASK|macro|PIT_TCTRL_TIE_MASK
DECL|PIT_TCTRL_TIE_SHIFT|macro|PIT_TCTRL_TIE_SHIFT
DECL|PIT_TCTRL_TIE|macro|PIT_TCTRL_TIE
DECL|PIT_TFLG_COUNT|macro|PIT_TFLG_COUNT
DECL|PIT_TFLG_TIF_MASK|macro|PIT_TFLG_TIF_MASK
DECL|PIT_TFLG_TIF_SHIFT|macro|PIT_TFLG_TIF_SHIFT
DECL|PIT_TFLG_TIF|macro|PIT_TFLG_TIF
DECL|PIT_Type|typedef|} PIT_Type;
DECL|PIT|macro|PIT
DECL|PLACR|member|__IO uint32_t PLACR; /**< Platform Control Register, offset: 0xC */
DECL|PLAMC|member|__I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
DECL|PLASC|member|__I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
DECL|PMCTRL|member|__IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
DECL|PMC_BASE_ADDRS|macro|PMC_BASE_ADDRS
DECL|PMC_BASE_PTRS|macro|PMC_BASE_PTRS
DECL|PMC_BASE|macro|PMC_BASE
DECL|PMC_IRQS|macro|PMC_IRQS
DECL|PMC_LVDSC1_LVDACK_MASK|macro|PMC_LVDSC1_LVDACK_MASK
DECL|PMC_LVDSC1_LVDACK_SHIFT|macro|PMC_LVDSC1_LVDACK_SHIFT
DECL|PMC_LVDSC1_LVDACK|macro|PMC_LVDSC1_LVDACK
DECL|PMC_LVDSC1_LVDF_MASK|macro|PMC_LVDSC1_LVDF_MASK
DECL|PMC_LVDSC1_LVDF_SHIFT|macro|PMC_LVDSC1_LVDF_SHIFT
DECL|PMC_LVDSC1_LVDF|macro|PMC_LVDSC1_LVDF
DECL|PMC_LVDSC1_LVDIE_MASK|macro|PMC_LVDSC1_LVDIE_MASK
DECL|PMC_LVDSC1_LVDIE_SHIFT|macro|PMC_LVDSC1_LVDIE_SHIFT
DECL|PMC_LVDSC1_LVDIE|macro|PMC_LVDSC1_LVDIE
DECL|PMC_LVDSC1_LVDRE_MASK|macro|PMC_LVDSC1_LVDRE_MASK
DECL|PMC_LVDSC1_LVDRE_SHIFT|macro|PMC_LVDSC1_LVDRE_SHIFT
DECL|PMC_LVDSC1_LVDRE|macro|PMC_LVDSC1_LVDRE
DECL|PMC_LVDSC1_LVDV_MASK|macro|PMC_LVDSC1_LVDV_MASK
DECL|PMC_LVDSC1_LVDV_SHIFT|macro|PMC_LVDSC1_LVDV_SHIFT
DECL|PMC_LVDSC1_LVDV|macro|PMC_LVDSC1_LVDV
DECL|PMC_LVDSC2_LVWACK_MASK|macro|PMC_LVDSC2_LVWACK_MASK
DECL|PMC_LVDSC2_LVWACK_SHIFT|macro|PMC_LVDSC2_LVWACK_SHIFT
DECL|PMC_LVDSC2_LVWACK|macro|PMC_LVDSC2_LVWACK
DECL|PMC_LVDSC2_LVWF_MASK|macro|PMC_LVDSC2_LVWF_MASK
DECL|PMC_LVDSC2_LVWF_SHIFT|macro|PMC_LVDSC2_LVWF_SHIFT
DECL|PMC_LVDSC2_LVWF|macro|PMC_LVDSC2_LVWF
DECL|PMC_LVDSC2_LVWIE_MASK|macro|PMC_LVDSC2_LVWIE_MASK
DECL|PMC_LVDSC2_LVWIE_SHIFT|macro|PMC_LVDSC2_LVWIE_SHIFT
DECL|PMC_LVDSC2_LVWIE|macro|PMC_LVDSC2_LVWIE
DECL|PMC_LVDSC2_LVWV_MASK|macro|PMC_LVDSC2_LVWV_MASK
DECL|PMC_LVDSC2_LVWV_SHIFT|macro|PMC_LVDSC2_LVWV_SHIFT
DECL|PMC_LVDSC2_LVWV|macro|PMC_LVDSC2_LVWV
DECL|PMC_REGSC_ACKISO_MASK|macro|PMC_REGSC_ACKISO_MASK
DECL|PMC_REGSC_ACKISO_SHIFT|macro|PMC_REGSC_ACKISO_SHIFT
DECL|PMC_REGSC_ACKISO|macro|PMC_REGSC_ACKISO
DECL|PMC_REGSC_BGBE_MASK|macro|PMC_REGSC_BGBE_MASK
DECL|PMC_REGSC_BGBE_SHIFT|macro|PMC_REGSC_BGBE_SHIFT
DECL|PMC_REGSC_BGBE|macro|PMC_REGSC_BGBE
DECL|PMC_REGSC_BGEN_MASK|macro|PMC_REGSC_BGEN_MASK
DECL|PMC_REGSC_BGEN_SHIFT|macro|PMC_REGSC_BGEN_SHIFT
DECL|PMC_REGSC_BGEN|macro|PMC_REGSC_BGEN
DECL|PMC_REGSC_REGONS_MASK|macro|PMC_REGSC_REGONS_MASK
DECL|PMC_REGSC_REGONS_SHIFT|macro|PMC_REGSC_REGONS_SHIFT
DECL|PMC_REGSC_REGONS|macro|PMC_REGSC_REGONS
DECL|PMC_Type|typedef|} PMC_Type;
DECL|PMC|macro|PMC
DECL|PMPROT|member|__IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
DECL|PMSTAT|member|__I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
DECL|PORTA_BASE|macro|PORTA_BASE
DECL|PORTA_IRQn|enumerator|PORTA_IRQn = 30, /**< PORTA Pin detect */
DECL|PORTA|macro|PORTA
DECL|PORTB_BASE|macro|PORTB_BASE
DECL|PORTB|macro|PORTB
DECL|PORTC_BASE|macro|PORTC_BASE
DECL|PORTC|macro|PORTC
DECL|PORTD_BASE|macro|PORTD_BASE
DECL|PORTD_IRQn|enumerator|PORTD_IRQn = 31 /**< PORTD Pin detect */
DECL|PORTD|macro|PORTD
DECL|PORTE_BASE|macro|PORTE_BASE
DECL|PORTE|macro|PORTE
DECL|PORT_BASE_ADDRS|macro|PORT_BASE_ADDRS
DECL|PORT_BASE_PTRS|macro|PORT_BASE_PTRS
DECL|PORT_GPCHR_GPWD_MASK|macro|PORT_GPCHR_GPWD_MASK
DECL|PORT_GPCHR_GPWD_SHIFT|macro|PORT_GPCHR_GPWD_SHIFT
DECL|PORT_GPCHR_GPWD|macro|PORT_GPCHR_GPWD
DECL|PORT_GPCHR_GPWE_MASK|macro|PORT_GPCHR_GPWE_MASK
DECL|PORT_GPCHR_GPWE_SHIFT|macro|PORT_GPCHR_GPWE_SHIFT
DECL|PORT_GPCHR_GPWE|macro|PORT_GPCHR_GPWE
DECL|PORT_GPCLR_GPWD_MASK|macro|PORT_GPCLR_GPWD_MASK
DECL|PORT_GPCLR_GPWD_SHIFT|macro|PORT_GPCLR_GPWD_SHIFT
DECL|PORT_GPCLR_GPWD|macro|PORT_GPCLR_GPWD
DECL|PORT_GPCLR_GPWE_MASK|macro|PORT_GPCLR_GPWE_MASK
DECL|PORT_GPCLR_GPWE_SHIFT|macro|PORT_GPCLR_GPWE_SHIFT
DECL|PORT_GPCLR_GPWE|macro|PORT_GPCLR_GPWE
DECL|PORT_IRQS|macro|PORT_IRQS
DECL|PORT_ISFR_ISF_MASK|macro|PORT_ISFR_ISF_MASK
DECL|PORT_ISFR_ISF_SHIFT|macro|PORT_ISFR_ISF_SHIFT
DECL|PORT_ISFR_ISF|macro|PORT_ISFR_ISF
DECL|PORT_PCR_COUNT|macro|PORT_PCR_COUNT
DECL|PORT_PCR_DSE_MASK|macro|PORT_PCR_DSE_MASK
DECL|PORT_PCR_DSE_SHIFT|macro|PORT_PCR_DSE_SHIFT
DECL|PORT_PCR_DSE|macro|PORT_PCR_DSE
DECL|PORT_PCR_IRQC_MASK|macro|PORT_PCR_IRQC_MASK
DECL|PORT_PCR_IRQC_SHIFT|macro|PORT_PCR_IRQC_SHIFT
DECL|PORT_PCR_IRQC|macro|PORT_PCR_IRQC
DECL|PORT_PCR_ISF_MASK|macro|PORT_PCR_ISF_MASK
DECL|PORT_PCR_ISF_SHIFT|macro|PORT_PCR_ISF_SHIFT
DECL|PORT_PCR_ISF|macro|PORT_PCR_ISF
DECL|PORT_PCR_MUX_MASK|macro|PORT_PCR_MUX_MASK
DECL|PORT_PCR_MUX_SHIFT|macro|PORT_PCR_MUX_SHIFT
DECL|PORT_PCR_MUX|macro|PORT_PCR_MUX
DECL|PORT_PCR_PE_MASK|macro|PORT_PCR_PE_MASK
DECL|PORT_PCR_PE_SHIFT|macro|PORT_PCR_PE_SHIFT
DECL|PORT_PCR_PE|macro|PORT_PCR_PE
DECL|PORT_PCR_PFE_MASK|macro|PORT_PCR_PFE_MASK
DECL|PORT_PCR_PFE_SHIFT|macro|PORT_PCR_PFE_SHIFT
DECL|PORT_PCR_PFE|macro|PORT_PCR_PFE
DECL|PORT_PCR_PS_MASK|macro|PORT_PCR_PS_MASK
DECL|PORT_PCR_PS_SHIFT|macro|PORT_PCR_PS_SHIFT
DECL|PORT_PCR_PS|macro|PORT_PCR_PS
DECL|PORT_PCR_SRE_MASK|macro|PORT_PCR_SRE_MASK
DECL|PORT_PCR_SRE_SHIFT|macro|PORT_PCR_SRE_SHIFT
DECL|PORT_PCR_SRE|macro|PORT_PCR_SRE
DECL|PORT_Type|typedef|} PORT_Type;
DECL|POSITION|member|__IO uint32_t POSITION; /**< MTB Position Register, offset: 0x0 */
DECL|PSOR|member|__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
DECL|PSOR|member|__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
DECL|PSR|member|__IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
DECL|PTA_BASE|macro|PTA_BASE
DECL|PTA|macro|PTA
DECL|PTB_BASE|macro|PTB_BASE
DECL|PTB|macro|PTB
DECL|PTC_BASE|macro|PTC_BASE
DECL|PTC|macro|PTC
DECL|PTD_BASE|macro|PTD_BASE
DECL|PTD|macro|PTD
DECL|PTE_BASE|macro|PTE_BASE
DECL|PTE|macro|PTE
DECL|PTOR|member|__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
DECL|PTOR|member|__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M0 Pend SV Interrupt */
DECL|RA|member|__IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
DECL|RCM_BASE_ADDRS|macro|RCM_BASE_ADDRS
DECL|RCM_BASE_PTRS|macro|RCM_BASE_PTRS
DECL|RCM_BASE|macro|RCM_BASE
DECL|RCM_RPFC_RSTFLTSRW_MASK|macro|RCM_RPFC_RSTFLTSRW_MASK
DECL|RCM_RPFC_RSTFLTSRW_SHIFT|macro|RCM_RPFC_RSTFLTSRW_SHIFT
DECL|RCM_RPFC_RSTFLTSRW|macro|RCM_RPFC_RSTFLTSRW
DECL|RCM_RPFC_RSTFLTSS_MASK|macro|RCM_RPFC_RSTFLTSS_MASK
DECL|RCM_RPFC_RSTFLTSS_SHIFT|macro|RCM_RPFC_RSTFLTSS_SHIFT
DECL|RCM_RPFC_RSTFLTSS|macro|RCM_RPFC_RSTFLTSS
DECL|RCM_RPFW_RSTFLTSEL_MASK|macro|RCM_RPFW_RSTFLTSEL_MASK
DECL|RCM_RPFW_RSTFLTSEL_SHIFT|macro|RCM_RPFW_RSTFLTSEL_SHIFT
DECL|RCM_RPFW_RSTFLTSEL|macro|RCM_RPFW_RSTFLTSEL
DECL|RCM_SRS0_LOC_MASK|macro|RCM_SRS0_LOC_MASK
DECL|RCM_SRS0_LOC_SHIFT|macro|RCM_SRS0_LOC_SHIFT
DECL|RCM_SRS0_LOC|macro|RCM_SRS0_LOC
DECL|RCM_SRS0_LOL_MASK|macro|RCM_SRS0_LOL_MASK
DECL|RCM_SRS0_LOL_SHIFT|macro|RCM_SRS0_LOL_SHIFT
DECL|RCM_SRS0_LOL|macro|RCM_SRS0_LOL
DECL|RCM_SRS0_LVD_MASK|macro|RCM_SRS0_LVD_MASK
DECL|RCM_SRS0_LVD_SHIFT|macro|RCM_SRS0_LVD_SHIFT
DECL|RCM_SRS0_LVD|macro|RCM_SRS0_LVD
DECL|RCM_SRS0_PIN_MASK|macro|RCM_SRS0_PIN_MASK
DECL|RCM_SRS0_PIN_SHIFT|macro|RCM_SRS0_PIN_SHIFT
DECL|RCM_SRS0_PIN|macro|RCM_SRS0_PIN
DECL|RCM_SRS0_POR_MASK|macro|RCM_SRS0_POR_MASK
DECL|RCM_SRS0_POR_SHIFT|macro|RCM_SRS0_POR_SHIFT
DECL|RCM_SRS0_POR|macro|RCM_SRS0_POR
DECL|RCM_SRS0_WAKEUP_MASK|macro|RCM_SRS0_WAKEUP_MASK
DECL|RCM_SRS0_WAKEUP_SHIFT|macro|RCM_SRS0_WAKEUP_SHIFT
DECL|RCM_SRS0_WAKEUP|macro|RCM_SRS0_WAKEUP
DECL|RCM_SRS0_WDOG_MASK|macro|RCM_SRS0_WDOG_MASK
DECL|RCM_SRS0_WDOG_SHIFT|macro|RCM_SRS0_WDOG_SHIFT
DECL|RCM_SRS0_WDOG|macro|RCM_SRS0_WDOG
DECL|RCM_SRS1_LOCKUP_MASK|macro|RCM_SRS1_LOCKUP_MASK
DECL|RCM_SRS1_LOCKUP_SHIFT|macro|RCM_SRS1_LOCKUP_SHIFT
DECL|RCM_SRS1_LOCKUP|macro|RCM_SRS1_LOCKUP
DECL|RCM_SRS1_MDM_AP_MASK|macro|RCM_SRS1_MDM_AP_MASK
DECL|RCM_SRS1_MDM_AP_SHIFT|macro|RCM_SRS1_MDM_AP_SHIFT
DECL|RCM_SRS1_MDM_AP|macro|RCM_SRS1_MDM_AP
DECL|RCM_SRS1_SACKERR_MASK|macro|RCM_SRS1_SACKERR_MASK
DECL|RCM_SRS1_SACKERR_SHIFT|macro|RCM_SRS1_SACKERR_SHIFT
DECL|RCM_SRS1_SACKERR|macro|RCM_SRS1_SACKERR
DECL|RCM_SRS1_SW_MASK|macro|RCM_SRS1_SW_MASK
DECL|RCM_SRS1_SW_SHIFT|macro|RCM_SRS1_SW_SHIFT
DECL|RCM_SRS1_SW|macro|RCM_SRS1_SW
DECL|RCM_Type|typedef|} RCM_Type;
DECL|RCM|macro|RCM
DECL|REGSC|member|__IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[20];
DECL|RESERVED_0|member|uint8_t RESERVED_0[220];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[256];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3824];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4028];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4092];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_10|member|uint8_t RESERVED_10[3];
DECL|RESERVED_11|member|uint8_t RESERVED_11[3];
DECL|RESERVED_12|member|uint8_t RESERVED_12[3];
DECL|RESERVED_13|member|uint8_t RESERVED_13[3];
DECL|RESERVED_14|member|uint8_t RESERVED_14[3];
DECL|RESERVED_15|member|uint8_t RESERVED_15[3];
DECL|RESERVED_16|member|uint8_t RESERVED_16[3];
DECL|RESERVED_17|member|uint8_t RESERVED_17[3];
DECL|RESERVED_18|member|uint8_t RESERVED_18[3];
DECL|RESERVED_19|member|uint8_t RESERVED_19[3];
DECL|RESERVED_1|member|uint8_t RESERVED_1[156];
DECL|RESERVED_1|member|uint8_t RESERVED_1[1];
DECL|RESERVED_1|member|uint8_t RESERVED_1[1];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[3];
DECL|RESERVED_1|member|uint8_t RESERVED_1[448];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_20|member|uint8_t RESERVED_20[3];
DECL|RESERVED_21|member|uint8_t RESERVED_21[11];
DECL|RESERVED_22|member|uint8_t RESERVED_22[3];
DECL|RESERVED_23|member|uint8_t RESERVED_23[3];
DECL|RESERVED_24|member|uint8_t RESERVED_24[3];
DECL|RESERVED_25|member|uint8_t RESERVED_25[7];
DECL|RESERVED_2|member|uint8_t RESERVED_2[3524];
DECL|RESERVED_2|member|uint8_t RESERVED_2[3];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[3];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[3];
DECL|RESERVED_5|member|uint8_t RESERVED_5[3];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[3];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_7|member|uint8_t RESERVED_7[156];
DECL|RESERVED_7|member|uint8_t RESERVED_7[99];
DECL|RESERVED_8|member|uint8_t RESERVED_8[3];
DECL|RESERVED_9|member|uint8_t RESERVED_9[3];
DECL|REV|member|__I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
DECL|ROM_BASE_ADDRS|macro|ROM_BASE_ADDRS
DECL|ROM_BASE_PTRS|macro|ROM_BASE_PTRS
DECL|ROM_BASE|macro|ROM_BASE
DECL|ROM_COMPID_COMPID_MASK|macro|ROM_COMPID_COMPID_MASK
DECL|ROM_COMPID_COMPID_SHIFT|macro|ROM_COMPID_COMPID_SHIFT
DECL|ROM_COMPID_COMPID|macro|ROM_COMPID_COMPID
DECL|ROM_COMPID_COUNT|macro|ROM_COMPID_COUNT
DECL|ROM_ENTRY_COUNT|macro|ROM_ENTRY_COUNT
DECL|ROM_ENTRY_ENTRY_MASK|macro|ROM_ENTRY_ENTRY_MASK
DECL|ROM_ENTRY_ENTRY_SHIFT|macro|ROM_ENTRY_ENTRY_SHIFT
DECL|ROM_ENTRY_ENTRY|macro|ROM_ENTRY_ENTRY
DECL|ROM_PERIPHID0_PERIPHID_MASK|macro|ROM_PERIPHID0_PERIPHID_MASK
DECL|ROM_PERIPHID0_PERIPHID_SHIFT|macro|ROM_PERIPHID0_PERIPHID_SHIFT
DECL|ROM_PERIPHID0_PERIPHID|macro|ROM_PERIPHID0_PERIPHID
DECL|ROM_PERIPHID1_PERIPHID_MASK|macro|ROM_PERIPHID1_PERIPHID_MASK
DECL|ROM_PERIPHID1_PERIPHID_SHIFT|macro|ROM_PERIPHID1_PERIPHID_SHIFT
DECL|ROM_PERIPHID1_PERIPHID|macro|ROM_PERIPHID1_PERIPHID
DECL|ROM_PERIPHID2_PERIPHID_MASK|macro|ROM_PERIPHID2_PERIPHID_MASK
DECL|ROM_PERIPHID2_PERIPHID_SHIFT|macro|ROM_PERIPHID2_PERIPHID_SHIFT
DECL|ROM_PERIPHID2_PERIPHID|macro|ROM_PERIPHID2_PERIPHID
DECL|ROM_PERIPHID3_PERIPHID_MASK|macro|ROM_PERIPHID3_PERIPHID_MASK
DECL|ROM_PERIPHID3_PERIPHID_SHIFT|macro|ROM_PERIPHID3_PERIPHID_SHIFT
DECL|ROM_PERIPHID3_PERIPHID|macro|ROM_PERIPHID3_PERIPHID
DECL|ROM_PERIPHID4_PERIPHID_MASK|macro|ROM_PERIPHID4_PERIPHID_MASK
DECL|ROM_PERIPHID4_PERIPHID_SHIFT|macro|ROM_PERIPHID4_PERIPHID_SHIFT
DECL|ROM_PERIPHID4_PERIPHID|macro|ROM_PERIPHID4_PERIPHID
DECL|ROM_PERIPHID5_PERIPHID_MASK|macro|ROM_PERIPHID5_PERIPHID_MASK
DECL|ROM_PERIPHID5_PERIPHID_SHIFT|macro|ROM_PERIPHID5_PERIPHID_SHIFT
DECL|ROM_PERIPHID5_PERIPHID|macro|ROM_PERIPHID5_PERIPHID
DECL|ROM_PERIPHID6_PERIPHID_MASK|macro|ROM_PERIPHID6_PERIPHID_MASK
DECL|ROM_PERIPHID6_PERIPHID_SHIFT|macro|ROM_PERIPHID6_PERIPHID_SHIFT
DECL|ROM_PERIPHID6_PERIPHID|macro|ROM_PERIPHID6_PERIPHID
DECL|ROM_PERIPHID7_PERIPHID_MASK|macro|ROM_PERIPHID7_PERIPHID_MASK
DECL|ROM_PERIPHID7_PERIPHID_SHIFT|macro|ROM_PERIPHID7_PERIPHID_SHIFT
DECL|ROM_PERIPHID7_PERIPHID|macro|ROM_PERIPHID7_PERIPHID
DECL|ROM_SYSACCESS_SYSACCESS_MASK|macro|ROM_SYSACCESS_SYSACCESS_MASK
DECL|ROM_SYSACCESS_SYSACCESS_SHIFT|macro|ROM_SYSACCESS_SYSACCESS_SHIFT
DECL|ROM_SYSACCESS_SYSACCESS|macro|ROM_SYSACCESS_SYSACCESS
DECL|ROM_TABLEMARK_MARK_MASK|macro|ROM_TABLEMARK_MARK_MASK
DECL|ROM_TABLEMARK_MARK_SHIFT|macro|ROM_TABLEMARK_MARK_SHIFT
DECL|ROM_TABLEMARK_MARK|macro|ROM_TABLEMARK_MARK
DECL|ROM_Type|typedef|} ROM_Type;
DECL|ROM|macro|ROM
DECL|RPFC|member|__IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
DECL|RPFW|member|__IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
DECL|RTC_BASE_ADDRS|macro|RTC_BASE_ADDRS
DECL|RTC_BASE_PTRS|macro|RTC_BASE_PTRS
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_CR_CLKO_MASK|macro|RTC_CR_CLKO_MASK
DECL|RTC_CR_CLKO_SHIFT|macro|RTC_CR_CLKO_SHIFT
DECL|RTC_CR_CLKO|macro|RTC_CR_CLKO
DECL|RTC_CR_OSCE_MASK|macro|RTC_CR_OSCE_MASK
DECL|RTC_CR_OSCE_SHIFT|macro|RTC_CR_OSCE_SHIFT
DECL|RTC_CR_OSCE|macro|RTC_CR_OSCE
DECL|RTC_CR_SC16P_MASK|macro|RTC_CR_SC16P_MASK
DECL|RTC_CR_SC16P_SHIFT|macro|RTC_CR_SC16P_SHIFT
DECL|RTC_CR_SC16P|macro|RTC_CR_SC16P
DECL|RTC_CR_SC2P_MASK|macro|RTC_CR_SC2P_MASK
DECL|RTC_CR_SC2P_SHIFT|macro|RTC_CR_SC2P_SHIFT
DECL|RTC_CR_SC2P|macro|RTC_CR_SC2P
DECL|RTC_CR_SC4P_MASK|macro|RTC_CR_SC4P_MASK
DECL|RTC_CR_SC4P_SHIFT|macro|RTC_CR_SC4P_SHIFT
DECL|RTC_CR_SC4P|macro|RTC_CR_SC4P
DECL|RTC_CR_SC8P_MASK|macro|RTC_CR_SC8P_MASK
DECL|RTC_CR_SC8P_SHIFT|macro|RTC_CR_SC8P_SHIFT
DECL|RTC_CR_SC8P|macro|RTC_CR_SC8P
DECL|RTC_CR_SUP_MASK|macro|RTC_CR_SUP_MASK
DECL|RTC_CR_SUP_SHIFT|macro|RTC_CR_SUP_SHIFT
DECL|RTC_CR_SUP|macro|RTC_CR_SUP
DECL|RTC_CR_SWR_MASK|macro|RTC_CR_SWR_MASK
DECL|RTC_CR_SWR_SHIFT|macro|RTC_CR_SWR_SHIFT
DECL|RTC_CR_SWR|macro|RTC_CR_SWR
DECL|RTC_CR_UM_MASK|macro|RTC_CR_UM_MASK
DECL|RTC_CR_UM_SHIFT|macro|RTC_CR_UM_SHIFT
DECL|RTC_CR_UM|macro|RTC_CR_UM
DECL|RTC_CR_WPE_MASK|macro|RTC_CR_WPE_MASK
DECL|RTC_CR_WPE_SHIFT|macro|RTC_CR_WPE_SHIFT
DECL|RTC_CR_WPE|macro|RTC_CR_WPE
DECL|RTC_IER_TAIE_MASK|macro|RTC_IER_TAIE_MASK
DECL|RTC_IER_TAIE_SHIFT|macro|RTC_IER_TAIE_SHIFT
DECL|RTC_IER_TAIE|macro|RTC_IER_TAIE
DECL|RTC_IER_TIIE_MASK|macro|RTC_IER_TIIE_MASK
DECL|RTC_IER_TIIE_SHIFT|macro|RTC_IER_TIIE_SHIFT
DECL|RTC_IER_TIIE|macro|RTC_IER_TIIE
DECL|RTC_IER_TOIE_MASK|macro|RTC_IER_TOIE_MASK
DECL|RTC_IER_TOIE_SHIFT|macro|RTC_IER_TOIE_SHIFT
DECL|RTC_IER_TOIE|macro|RTC_IER_TOIE
DECL|RTC_IER_TSIE_MASK|macro|RTC_IER_TSIE_MASK
DECL|RTC_IER_TSIE_SHIFT|macro|RTC_IER_TSIE_SHIFT
DECL|RTC_IER_TSIE|macro|RTC_IER_TSIE
DECL|RTC_IER_WPON_MASK|macro|RTC_IER_WPON_MASK
DECL|RTC_IER_WPON_SHIFT|macro|RTC_IER_WPON_SHIFT
DECL|RTC_IER_WPON|macro|RTC_IER_WPON
DECL|RTC_IRQS|macro|RTC_IRQS
DECL|RTC_IRQn|enumerator|RTC_IRQn = 20, /**< RTC alarm */
DECL|RTC_LR_CRL_MASK|macro|RTC_LR_CRL_MASK
DECL|RTC_LR_CRL_SHIFT|macro|RTC_LR_CRL_SHIFT
DECL|RTC_LR_CRL|macro|RTC_LR_CRL
DECL|RTC_LR_LRL_MASK|macro|RTC_LR_LRL_MASK
DECL|RTC_LR_LRL_SHIFT|macro|RTC_LR_LRL_SHIFT
DECL|RTC_LR_LRL|macro|RTC_LR_LRL
DECL|RTC_LR_SRL_MASK|macro|RTC_LR_SRL_MASK
DECL|RTC_LR_SRL_SHIFT|macro|RTC_LR_SRL_SHIFT
DECL|RTC_LR_SRL|macro|RTC_LR_SRL
DECL|RTC_LR_TCL_MASK|macro|RTC_LR_TCL_MASK
DECL|RTC_LR_TCL_SHIFT|macro|RTC_LR_TCL_SHIFT
DECL|RTC_LR_TCL|macro|RTC_LR_TCL
DECL|RTC_SECONDS_IRQS|macro|RTC_SECONDS_IRQS
DECL|RTC_SR_TAF_MASK|macro|RTC_SR_TAF_MASK
DECL|RTC_SR_TAF_SHIFT|macro|RTC_SR_TAF_SHIFT
DECL|RTC_SR_TAF|macro|RTC_SR_TAF
DECL|RTC_SR_TCE_MASK|macro|RTC_SR_TCE_MASK
DECL|RTC_SR_TCE_SHIFT|macro|RTC_SR_TCE_SHIFT
DECL|RTC_SR_TCE|macro|RTC_SR_TCE
DECL|RTC_SR_TIF_MASK|macro|RTC_SR_TIF_MASK
DECL|RTC_SR_TIF_SHIFT|macro|RTC_SR_TIF_SHIFT
DECL|RTC_SR_TIF|macro|RTC_SR_TIF
DECL|RTC_SR_TOF_MASK|macro|RTC_SR_TOF_MASK
DECL|RTC_SR_TOF_SHIFT|macro|RTC_SR_TOF_SHIFT
DECL|RTC_SR_TOF|macro|RTC_SR_TOF
DECL|RTC_Seconds_IRQn|enumerator|RTC_Seconds_IRQn = 21, /**< RTC seconds */
DECL|RTC_TAR_TAR_MASK|macro|RTC_TAR_TAR_MASK
DECL|RTC_TAR_TAR_SHIFT|macro|RTC_TAR_TAR_SHIFT
DECL|RTC_TAR_TAR|macro|RTC_TAR_TAR
DECL|RTC_TCR_CIC_MASK|macro|RTC_TCR_CIC_MASK
DECL|RTC_TCR_CIC_SHIFT|macro|RTC_TCR_CIC_SHIFT
DECL|RTC_TCR_CIC|macro|RTC_TCR_CIC
DECL|RTC_TCR_CIR_MASK|macro|RTC_TCR_CIR_MASK
DECL|RTC_TCR_CIR_SHIFT|macro|RTC_TCR_CIR_SHIFT
DECL|RTC_TCR_CIR|macro|RTC_TCR_CIR
DECL|RTC_TCR_TCR_MASK|macro|RTC_TCR_TCR_MASK
DECL|RTC_TCR_TCR_SHIFT|macro|RTC_TCR_TCR_SHIFT
DECL|RTC_TCR_TCR|macro|RTC_TCR_TCR
DECL|RTC_TCR_TCV_MASK|macro|RTC_TCR_TCV_MASK
DECL|RTC_TCR_TCV_SHIFT|macro|RTC_TCR_TCV_SHIFT
DECL|RTC_TCR_TCV|macro|RTC_TCR_TCV
DECL|RTC_TPR_TPR_MASK|macro|RTC_TPR_TPR_MASK
DECL|RTC_TPR_TPR_SHIFT|macro|RTC_TPR_TPR_SHIFT
DECL|RTC_TPR_TPR|macro|RTC_TPR_TPR
DECL|RTC_TSR_TSR_MASK|macro|RTC_TSR_TSR_MASK
DECL|RTC_TSR_TSR_SHIFT|macro|RTC_TSR_TSR_SHIFT
DECL|RTC_TSR_TSR|macro|RTC_TSR_TSR
DECL|RTC_Type|typedef|} RTC_Type;
DECL|RTC|macro|RTC
DECL|Reserved20_IRQn|enumerator|Reserved20_IRQn = 4, /**< Reserved interrupt */
DECL|Reserved39_IRQn|enumerator|Reserved39_IRQn = 23, /**< Reserved interrupt */
DECL|Reserved45_IRQn|enumerator|Reserved45_IRQn = 29, /**< Reserved interrupt */
DECL|R|member|__I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
DECL|S1|member|__I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
DECL|S1|member|__IO uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
DECL|S2|member|__IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
DECL|S2|member|__IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
DECL|SAR|member|__IO uint32_t SAR; /**< Source Address Register, array offset: 0x100, array step: 0x10 */
DECL|SC1|member|__IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
DECL|SC2|member|__IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
DECL|SC3|member|__IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
DECL|SCGC4|member|__IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
DECL|SCGC5|member|__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
DECL|SCGC6|member|__IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
DECL|SCGC7|member|__IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
DECL|SCR|member|__IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
DECL|SC|member|__IO uint32_t SC; /**< Status and Control, offset: 0x0 */
DECL|SC|member|__IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
DECL|SDID|member|__I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
DECL|SIM_BASE_ADDRS|macro|SIM_BASE_ADDRS
DECL|SIM_BASE_PTRS|macro|SIM_BASE_PTRS
DECL|SIM_BASE|macro|SIM_BASE
DECL|SIM_CLKDIV1_OUTDIV1_MASK|macro|SIM_CLKDIV1_OUTDIV1_MASK
DECL|SIM_CLKDIV1_OUTDIV1_SHIFT|macro|SIM_CLKDIV1_OUTDIV1_SHIFT
DECL|SIM_CLKDIV1_OUTDIV1|macro|SIM_CLKDIV1_OUTDIV1
DECL|SIM_CLKDIV1_OUTDIV4_MASK|macro|SIM_CLKDIV1_OUTDIV4_MASK
DECL|SIM_CLKDIV1_OUTDIV4_SHIFT|macro|SIM_CLKDIV1_OUTDIV4_SHIFT
DECL|SIM_CLKDIV1_OUTDIV4|macro|SIM_CLKDIV1_OUTDIV4
DECL|SIM_COPC_COPCLKS_MASK|macro|SIM_COPC_COPCLKS_MASK
DECL|SIM_COPC_COPCLKS_SHIFT|macro|SIM_COPC_COPCLKS_SHIFT
DECL|SIM_COPC_COPCLKS|macro|SIM_COPC_COPCLKS
DECL|SIM_COPC_COPT_MASK|macro|SIM_COPC_COPT_MASK
DECL|SIM_COPC_COPT_SHIFT|macro|SIM_COPC_COPT_SHIFT
DECL|SIM_COPC_COPT|macro|SIM_COPC_COPT
DECL|SIM_COPC_COPW_MASK|macro|SIM_COPC_COPW_MASK
DECL|SIM_COPC_COPW_SHIFT|macro|SIM_COPC_COPW_SHIFT
DECL|SIM_COPC_COPW|macro|SIM_COPC_COPW
DECL|SIM_FCFG1_FLASHDIS_MASK|macro|SIM_FCFG1_FLASHDIS_MASK
DECL|SIM_FCFG1_FLASHDIS_SHIFT|macro|SIM_FCFG1_FLASHDIS_SHIFT
DECL|SIM_FCFG1_FLASHDIS|macro|SIM_FCFG1_FLASHDIS
DECL|SIM_FCFG1_FLASHDOZE_MASK|macro|SIM_FCFG1_FLASHDOZE_MASK
DECL|SIM_FCFG1_FLASHDOZE_SHIFT|macro|SIM_FCFG1_FLASHDOZE_SHIFT
DECL|SIM_FCFG1_FLASHDOZE|macro|SIM_FCFG1_FLASHDOZE
DECL|SIM_FCFG1_PFSIZE_MASK|macro|SIM_FCFG1_PFSIZE_MASK
DECL|SIM_FCFG1_PFSIZE_SHIFT|macro|SIM_FCFG1_PFSIZE_SHIFT
DECL|SIM_FCFG1_PFSIZE|macro|SIM_FCFG1_PFSIZE
DECL|SIM_FCFG2_MAXADDR0_MASK|macro|SIM_FCFG2_MAXADDR0_MASK
DECL|SIM_FCFG2_MAXADDR0_SHIFT|macro|SIM_FCFG2_MAXADDR0_SHIFT
DECL|SIM_FCFG2_MAXADDR0|macro|SIM_FCFG2_MAXADDR0
DECL|SIM_FCFG2_MAXADDR_MASK|macro|SIM_FCFG2_MAXADDR_MASK
DECL|SIM_FCFG2_MAXADDR_SHIFT|macro|SIM_FCFG2_MAXADDR_SHIFT
DECL|SIM_FCFG2_MAXADDR|macro|SIM_FCFG2_MAXADDR
DECL|SIM_SCGC4_CMP_MASK|macro|SIM_SCGC4_CMP_MASK
DECL|SIM_SCGC4_CMP_SHIFT|macro|SIM_SCGC4_CMP_SHIFT
DECL|SIM_SCGC4_CMP|macro|SIM_SCGC4_CMP
DECL|SIM_SCGC4_I2C0_MASK|macro|SIM_SCGC4_I2C0_MASK
DECL|SIM_SCGC4_I2C0_SHIFT|macro|SIM_SCGC4_I2C0_SHIFT
DECL|SIM_SCGC4_I2C0|macro|SIM_SCGC4_I2C0
DECL|SIM_SCGC4_I2C1_MASK|macro|SIM_SCGC4_I2C1_MASK
DECL|SIM_SCGC4_I2C1_SHIFT|macro|SIM_SCGC4_I2C1_SHIFT
DECL|SIM_SCGC4_I2C1|macro|SIM_SCGC4_I2C1
DECL|SIM_SCGC4_SPI0_MASK|macro|SIM_SCGC4_SPI0_MASK
DECL|SIM_SCGC4_SPI0_SHIFT|macro|SIM_SCGC4_SPI0_SHIFT
DECL|SIM_SCGC4_SPI0|macro|SIM_SCGC4_SPI0
DECL|SIM_SCGC4_SPI1_MASK|macro|SIM_SCGC4_SPI1_MASK
DECL|SIM_SCGC4_SPI1_SHIFT|macro|SIM_SCGC4_SPI1_SHIFT
DECL|SIM_SCGC4_SPI1|macro|SIM_SCGC4_SPI1
DECL|SIM_SCGC4_UART0_MASK|macro|SIM_SCGC4_UART0_MASK
DECL|SIM_SCGC4_UART0_SHIFT|macro|SIM_SCGC4_UART0_SHIFT
DECL|SIM_SCGC4_UART0|macro|SIM_SCGC4_UART0
DECL|SIM_SCGC4_UART1_MASK|macro|SIM_SCGC4_UART1_MASK
DECL|SIM_SCGC4_UART1_SHIFT|macro|SIM_SCGC4_UART1_SHIFT
DECL|SIM_SCGC4_UART1|macro|SIM_SCGC4_UART1
DECL|SIM_SCGC4_UART2_MASK|macro|SIM_SCGC4_UART2_MASK
DECL|SIM_SCGC4_UART2_SHIFT|macro|SIM_SCGC4_UART2_SHIFT
DECL|SIM_SCGC4_UART2|macro|SIM_SCGC4_UART2
DECL|SIM_SCGC4_USBOTG_MASK|macro|SIM_SCGC4_USBOTG_MASK
DECL|SIM_SCGC4_USBOTG_SHIFT|macro|SIM_SCGC4_USBOTG_SHIFT
DECL|SIM_SCGC4_USBOTG|macro|SIM_SCGC4_USBOTG
DECL|SIM_SCGC5_LPTMR_MASK|macro|SIM_SCGC5_LPTMR_MASK
DECL|SIM_SCGC5_LPTMR_SHIFT|macro|SIM_SCGC5_LPTMR_SHIFT
DECL|SIM_SCGC5_LPTMR|macro|SIM_SCGC5_LPTMR
DECL|SIM_SCGC5_PORTA_MASK|macro|SIM_SCGC5_PORTA_MASK
DECL|SIM_SCGC5_PORTA_SHIFT|macro|SIM_SCGC5_PORTA_SHIFT
DECL|SIM_SCGC5_PORTA|macro|SIM_SCGC5_PORTA
DECL|SIM_SCGC5_PORTB_MASK|macro|SIM_SCGC5_PORTB_MASK
DECL|SIM_SCGC5_PORTB_SHIFT|macro|SIM_SCGC5_PORTB_SHIFT
DECL|SIM_SCGC5_PORTB|macro|SIM_SCGC5_PORTB
DECL|SIM_SCGC5_PORTC_MASK|macro|SIM_SCGC5_PORTC_MASK
DECL|SIM_SCGC5_PORTC_SHIFT|macro|SIM_SCGC5_PORTC_SHIFT
DECL|SIM_SCGC5_PORTC|macro|SIM_SCGC5_PORTC
DECL|SIM_SCGC5_PORTD_MASK|macro|SIM_SCGC5_PORTD_MASK
DECL|SIM_SCGC5_PORTD_SHIFT|macro|SIM_SCGC5_PORTD_SHIFT
DECL|SIM_SCGC5_PORTD|macro|SIM_SCGC5_PORTD
DECL|SIM_SCGC5_PORTE_MASK|macro|SIM_SCGC5_PORTE_MASK
DECL|SIM_SCGC5_PORTE_SHIFT|macro|SIM_SCGC5_PORTE_SHIFT
DECL|SIM_SCGC5_PORTE|macro|SIM_SCGC5_PORTE
DECL|SIM_SCGC5_TSI_MASK|macro|SIM_SCGC5_TSI_MASK
DECL|SIM_SCGC5_TSI_SHIFT|macro|SIM_SCGC5_TSI_SHIFT
DECL|SIM_SCGC5_TSI|macro|SIM_SCGC5_TSI
DECL|SIM_SCGC6_ADC0_MASK|macro|SIM_SCGC6_ADC0_MASK
DECL|SIM_SCGC6_ADC0_SHIFT|macro|SIM_SCGC6_ADC0_SHIFT
DECL|SIM_SCGC6_ADC0|macro|SIM_SCGC6_ADC0
DECL|SIM_SCGC6_DAC0_MASK|macro|SIM_SCGC6_DAC0_MASK
DECL|SIM_SCGC6_DAC0_SHIFT|macro|SIM_SCGC6_DAC0_SHIFT
DECL|SIM_SCGC6_DAC0|macro|SIM_SCGC6_DAC0
DECL|SIM_SCGC6_DMAMUX_MASK|macro|SIM_SCGC6_DMAMUX_MASK
DECL|SIM_SCGC6_DMAMUX_SHIFT|macro|SIM_SCGC6_DMAMUX_SHIFT
DECL|SIM_SCGC6_DMAMUX|macro|SIM_SCGC6_DMAMUX
DECL|SIM_SCGC6_FTF_MASK|macro|SIM_SCGC6_FTF_MASK
DECL|SIM_SCGC6_FTF_SHIFT|macro|SIM_SCGC6_FTF_SHIFT
DECL|SIM_SCGC6_FTF|macro|SIM_SCGC6_FTF
DECL|SIM_SCGC6_PIT_MASK|macro|SIM_SCGC6_PIT_MASK
DECL|SIM_SCGC6_PIT_SHIFT|macro|SIM_SCGC6_PIT_SHIFT
DECL|SIM_SCGC6_PIT|macro|SIM_SCGC6_PIT
DECL|SIM_SCGC6_RTC_MASK|macro|SIM_SCGC6_RTC_MASK
DECL|SIM_SCGC6_RTC_SHIFT|macro|SIM_SCGC6_RTC_SHIFT
DECL|SIM_SCGC6_RTC|macro|SIM_SCGC6_RTC
DECL|SIM_SCGC6_TPM0_MASK|macro|SIM_SCGC6_TPM0_MASK
DECL|SIM_SCGC6_TPM0_SHIFT|macro|SIM_SCGC6_TPM0_SHIFT
DECL|SIM_SCGC6_TPM0|macro|SIM_SCGC6_TPM0
DECL|SIM_SCGC6_TPM1_MASK|macro|SIM_SCGC6_TPM1_MASK
DECL|SIM_SCGC6_TPM1_SHIFT|macro|SIM_SCGC6_TPM1_SHIFT
DECL|SIM_SCGC6_TPM1|macro|SIM_SCGC6_TPM1
DECL|SIM_SCGC6_TPM2_MASK|macro|SIM_SCGC6_TPM2_MASK
DECL|SIM_SCGC6_TPM2_SHIFT|macro|SIM_SCGC6_TPM2_SHIFT
DECL|SIM_SCGC6_TPM2|macro|SIM_SCGC6_TPM2
DECL|SIM_SCGC7_DMA_MASK|macro|SIM_SCGC7_DMA_MASK
DECL|SIM_SCGC7_DMA_SHIFT|macro|SIM_SCGC7_DMA_SHIFT
DECL|SIM_SCGC7_DMA|macro|SIM_SCGC7_DMA
DECL|SIM_SDID_DIEID_MASK|macro|SIM_SDID_DIEID_MASK
DECL|SIM_SDID_DIEID_SHIFT|macro|SIM_SDID_DIEID_SHIFT
DECL|SIM_SDID_DIEID|macro|SIM_SDID_DIEID
DECL|SIM_SDID_FAMID_MASK|macro|SIM_SDID_FAMID_MASK
DECL|SIM_SDID_FAMID_SHIFT|macro|SIM_SDID_FAMID_SHIFT
DECL|SIM_SDID_FAMID|macro|SIM_SDID_FAMID
DECL|SIM_SDID_PINID_MASK|macro|SIM_SDID_PINID_MASK
DECL|SIM_SDID_PINID_SHIFT|macro|SIM_SDID_PINID_SHIFT
DECL|SIM_SDID_PINID|macro|SIM_SDID_PINID
DECL|SIM_SDID_REVID_MASK|macro|SIM_SDID_REVID_MASK
DECL|SIM_SDID_REVID_SHIFT|macro|SIM_SDID_REVID_SHIFT
DECL|SIM_SDID_REVID|macro|SIM_SDID_REVID
DECL|SIM_SDID_SERIESID_MASK|macro|SIM_SDID_SERIESID_MASK
DECL|SIM_SDID_SERIESID_SHIFT|macro|SIM_SDID_SERIESID_SHIFT
DECL|SIM_SDID_SERIESID|macro|SIM_SDID_SERIESID
DECL|SIM_SDID_SRAMSIZE_MASK|macro|SIM_SDID_SRAMSIZE_MASK
DECL|SIM_SDID_SRAMSIZE_SHIFT|macro|SIM_SDID_SRAMSIZE_SHIFT
DECL|SIM_SDID_SRAMSIZE|macro|SIM_SDID_SRAMSIZE
DECL|SIM_SDID_SUBFAMID_MASK|macro|SIM_SDID_SUBFAMID_MASK
DECL|SIM_SDID_SUBFAMID_SHIFT|macro|SIM_SDID_SUBFAMID_SHIFT
DECL|SIM_SDID_SUBFAMID|macro|SIM_SDID_SUBFAMID
DECL|SIM_SOPT1CFG_URWE_MASK|macro|SIM_SOPT1CFG_URWE_MASK
DECL|SIM_SOPT1CFG_URWE_SHIFT|macro|SIM_SOPT1CFG_URWE_SHIFT
DECL|SIM_SOPT1CFG_URWE|macro|SIM_SOPT1CFG_URWE
DECL|SIM_SOPT1CFG_USSWE_MASK|macro|SIM_SOPT1CFG_USSWE_MASK
DECL|SIM_SOPT1CFG_USSWE_SHIFT|macro|SIM_SOPT1CFG_USSWE_SHIFT
DECL|SIM_SOPT1CFG_USSWE|macro|SIM_SOPT1CFG_USSWE
DECL|SIM_SOPT1CFG_UVSWE_MASK|macro|SIM_SOPT1CFG_UVSWE_MASK
DECL|SIM_SOPT1CFG_UVSWE_SHIFT|macro|SIM_SOPT1CFG_UVSWE_SHIFT
DECL|SIM_SOPT1CFG_UVSWE|macro|SIM_SOPT1CFG_UVSWE
DECL|SIM_SOPT1_OSC32KSEL_MASK|macro|SIM_SOPT1_OSC32KSEL_MASK
DECL|SIM_SOPT1_OSC32KSEL_SHIFT|macro|SIM_SOPT1_OSC32KSEL_SHIFT
DECL|SIM_SOPT1_OSC32KSEL|macro|SIM_SOPT1_OSC32KSEL
DECL|SIM_SOPT1_USBREGEN_MASK|macro|SIM_SOPT1_USBREGEN_MASK
DECL|SIM_SOPT1_USBREGEN_SHIFT|macro|SIM_SOPT1_USBREGEN_SHIFT
DECL|SIM_SOPT1_USBREGEN|macro|SIM_SOPT1_USBREGEN
DECL|SIM_SOPT1_USBSSTBY_MASK|macro|SIM_SOPT1_USBSSTBY_MASK
DECL|SIM_SOPT1_USBSSTBY_SHIFT|macro|SIM_SOPT1_USBSSTBY_SHIFT
DECL|SIM_SOPT1_USBSSTBY|macro|SIM_SOPT1_USBSSTBY
DECL|SIM_SOPT1_USBVSTBY_MASK|macro|SIM_SOPT1_USBVSTBY_MASK
DECL|SIM_SOPT1_USBVSTBY_SHIFT|macro|SIM_SOPT1_USBVSTBY_SHIFT
DECL|SIM_SOPT1_USBVSTBY|macro|SIM_SOPT1_USBVSTBY
DECL|SIM_SOPT2_CLKOUTSEL_MASK|macro|SIM_SOPT2_CLKOUTSEL_MASK
DECL|SIM_SOPT2_CLKOUTSEL_SHIFT|macro|SIM_SOPT2_CLKOUTSEL_SHIFT
DECL|SIM_SOPT2_CLKOUTSEL|macro|SIM_SOPT2_CLKOUTSEL
DECL|SIM_SOPT2_PLLFLLSEL_MASK|macro|SIM_SOPT2_PLLFLLSEL_MASK
DECL|SIM_SOPT2_PLLFLLSEL_SHIFT|macro|SIM_SOPT2_PLLFLLSEL_SHIFT
DECL|SIM_SOPT2_PLLFLLSEL|macro|SIM_SOPT2_PLLFLLSEL
DECL|SIM_SOPT2_RTCCLKOUTSEL_MASK|macro|SIM_SOPT2_RTCCLKOUTSEL_MASK
DECL|SIM_SOPT2_RTCCLKOUTSEL_SHIFT|macro|SIM_SOPT2_RTCCLKOUTSEL_SHIFT
DECL|SIM_SOPT2_RTCCLKOUTSEL|macro|SIM_SOPT2_RTCCLKOUTSEL
DECL|SIM_SOPT2_TPMSRC_MASK|macro|SIM_SOPT2_TPMSRC_MASK
DECL|SIM_SOPT2_TPMSRC_SHIFT|macro|SIM_SOPT2_TPMSRC_SHIFT
DECL|SIM_SOPT2_TPMSRC|macro|SIM_SOPT2_TPMSRC
DECL|SIM_SOPT2_UART0SRC_MASK|macro|SIM_SOPT2_UART0SRC_MASK
DECL|SIM_SOPT2_UART0SRC_SHIFT|macro|SIM_SOPT2_UART0SRC_SHIFT
DECL|SIM_SOPT2_UART0SRC|macro|SIM_SOPT2_UART0SRC
DECL|SIM_SOPT2_USBSRC_MASK|macro|SIM_SOPT2_USBSRC_MASK
DECL|SIM_SOPT2_USBSRC_SHIFT|macro|SIM_SOPT2_USBSRC_SHIFT
DECL|SIM_SOPT2_USBSRC|macro|SIM_SOPT2_USBSRC
DECL|SIM_SOPT4_TPM0CLKSEL_MASK|macro|SIM_SOPT4_TPM0CLKSEL_MASK
DECL|SIM_SOPT4_TPM0CLKSEL_SHIFT|macro|SIM_SOPT4_TPM0CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM0CLKSEL|macro|SIM_SOPT4_TPM0CLKSEL
DECL|SIM_SOPT4_TPM1CH0SRC_MASK|macro|SIM_SOPT4_TPM1CH0SRC_MASK
DECL|SIM_SOPT4_TPM1CH0SRC_SHIFT|macro|SIM_SOPT4_TPM1CH0SRC_SHIFT
DECL|SIM_SOPT4_TPM1CH0SRC|macro|SIM_SOPT4_TPM1CH0SRC
DECL|SIM_SOPT4_TPM1CLKSEL_MASK|macro|SIM_SOPT4_TPM1CLKSEL_MASK
DECL|SIM_SOPT4_TPM1CLKSEL_SHIFT|macro|SIM_SOPT4_TPM1CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM1CLKSEL|macro|SIM_SOPT4_TPM1CLKSEL
DECL|SIM_SOPT4_TPM2CH0SRC_MASK|macro|SIM_SOPT4_TPM2CH0SRC_MASK
DECL|SIM_SOPT4_TPM2CH0SRC_SHIFT|macro|SIM_SOPT4_TPM2CH0SRC_SHIFT
DECL|SIM_SOPT4_TPM2CH0SRC|macro|SIM_SOPT4_TPM2CH0SRC
DECL|SIM_SOPT4_TPM2CLKSEL_MASK|macro|SIM_SOPT4_TPM2CLKSEL_MASK
DECL|SIM_SOPT4_TPM2CLKSEL_SHIFT|macro|SIM_SOPT4_TPM2CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM2CLKSEL|macro|SIM_SOPT4_TPM2CLKSEL
DECL|SIM_SOPT5_UART0ODE_MASK|macro|SIM_SOPT5_UART0ODE_MASK
DECL|SIM_SOPT5_UART0ODE_SHIFT|macro|SIM_SOPT5_UART0ODE_SHIFT
DECL|SIM_SOPT5_UART0ODE|macro|SIM_SOPT5_UART0ODE
DECL|SIM_SOPT5_UART0RXSRC_MASK|macro|SIM_SOPT5_UART0RXSRC_MASK
DECL|SIM_SOPT5_UART0RXSRC_SHIFT|macro|SIM_SOPT5_UART0RXSRC_SHIFT
DECL|SIM_SOPT5_UART0RXSRC|macro|SIM_SOPT5_UART0RXSRC
DECL|SIM_SOPT5_UART0TXSRC_MASK|macro|SIM_SOPT5_UART0TXSRC_MASK
DECL|SIM_SOPT5_UART0TXSRC_SHIFT|macro|SIM_SOPT5_UART0TXSRC_SHIFT
DECL|SIM_SOPT5_UART0TXSRC|macro|SIM_SOPT5_UART0TXSRC
DECL|SIM_SOPT5_UART1ODE_MASK|macro|SIM_SOPT5_UART1ODE_MASK
DECL|SIM_SOPT5_UART1ODE_SHIFT|macro|SIM_SOPT5_UART1ODE_SHIFT
DECL|SIM_SOPT5_UART1ODE|macro|SIM_SOPT5_UART1ODE
DECL|SIM_SOPT5_UART1RXSRC_MASK|macro|SIM_SOPT5_UART1RXSRC_MASK
DECL|SIM_SOPT5_UART1RXSRC_SHIFT|macro|SIM_SOPT5_UART1RXSRC_SHIFT
DECL|SIM_SOPT5_UART1RXSRC|macro|SIM_SOPT5_UART1RXSRC
DECL|SIM_SOPT5_UART1TXSRC_MASK|macro|SIM_SOPT5_UART1TXSRC_MASK
DECL|SIM_SOPT5_UART1TXSRC_SHIFT|macro|SIM_SOPT5_UART1TXSRC_SHIFT
DECL|SIM_SOPT5_UART1TXSRC|macro|SIM_SOPT5_UART1TXSRC
DECL|SIM_SOPT5_UART2ODE_MASK|macro|SIM_SOPT5_UART2ODE_MASK
DECL|SIM_SOPT5_UART2ODE_SHIFT|macro|SIM_SOPT5_UART2ODE_SHIFT
DECL|SIM_SOPT5_UART2ODE|macro|SIM_SOPT5_UART2ODE
DECL|SIM_SOPT7_ADC0ALTTRGEN_MASK|macro|SIM_SOPT7_ADC0ALTTRGEN_MASK
DECL|SIM_SOPT7_ADC0ALTTRGEN_SHIFT|macro|SIM_SOPT7_ADC0ALTTRGEN_SHIFT
DECL|SIM_SOPT7_ADC0ALTTRGEN|macro|SIM_SOPT7_ADC0ALTTRGEN
DECL|SIM_SOPT7_ADC0PRETRGSEL_MASK|macro|SIM_SOPT7_ADC0PRETRGSEL_MASK
DECL|SIM_SOPT7_ADC0PRETRGSEL_SHIFT|macro|SIM_SOPT7_ADC0PRETRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0PRETRGSEL|macro|SIM_SOPT7_ADC0PRETRGSEL
DECL|SIM_SOPT7_ADC0TRGSEL_MASK|macro|SIM_SOPT7_ADC0TRGSEL_MASK
DECL|SIM_SOPT7_ADC0TRGSEL_SHIFT|macro|SIM_SOPT7_ADC0TRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0TRGSEL|macro|SIM_SOPT7_ADC0TRGSEL
DECL|SIM_SRVCOP_SRVCOP_MASK|macro|SIM_SRVCOP_SRVCOP_MASK
DECL|SIM_SRVCOP_SRVCOP_SHIFT|macro|SIM_SRVCOP_SRVCOP_SHIFT
DECL|SIM_SRVCOP_SRVCOP|macro|SIM_SRVCOP_SRVCOP
DECL|SIM_Type|typedef|} SIM_Type;
DECL|SIM_UIDL_UID_MASK|macro|SIM_UIDL_UID_MASK
DECL|SIM_UIDL_UID_SHIFT|macro|SIM_UIDL_UID_SHIFT
DECL|SIM_UIDL_UID|macro|SIM_UIDL_UID
DECL|SIM_UIDMH_UID_MASK|macro|SIM_UIDMH_UID_MASK
DECL|SIM_UIDMH_UID_SHIFT|macro|SIM_UIDMH_UID_SHIFT
DECL|SIM_UIDMH_UID|macro|SIM_UIDMH_UID
DECL|SIM_UIDML_UID_MASK|macro|SIM_UIDML_UID_MASK
DECL|SIM_UIDML_UID_SHIFT|macro|SIM_UIDML_UID_SHIFT
DECL|SIM_UIDML_UID|macro|SIM_UIDML_UID
DECL|SIM|macro|SIM
DECL|SLTH|member|__IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
DECL|SLTL|member|__IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
DECL|SMB|member|__IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
DECL|SMC_BASE_ADDRS|macro|SMC_BASE_ADDRS
DECL|SMC_BASE_PTRS|macro|SMC_BASE_PTRS
DECL|SMC_BASE|macro|SMC_BASE
DECL|SMC_PMCTRL_RUNM_MASK|macro|SMC_PMCTRL_RUNM_MASK
DECL|SMC_PMCTRL_RUNM_SHIFT|macro|SMC_PMCTRL_RUNM_SHIFT
DECL|SMC_PMCTRL_RUNM|macro|SMC_PMCTRL_RUNM
DECL|SMC_PMCTRL_STOPA_MASK|macro|SMC_PMCTRL_STOPA_MASK
DECL|SMC_PMCTRL_STOPA_SHIFT|macro|SMC_PMCTRL_STOPA_SHIFT
DECL|SMC_PMCTRL_STOPA|macro|SMC_PMCTRL_STOPA
DECL|SMC_PMCTRL_STOPM_MASK|macro|SMC_PMCTRL_STOPM_MASK
DECL|SMC_PMCTRL_STOPM_SHIFT|macro|SMC_PMCTRL_STOPM_SHIFT
DECL|SMC_PMCTRL_STOPM|macro|SMC_PMCTRL_STOPM
DECL|SMC_PMPROT_ALLS_MASK|macro|SMC_PMPROT_ALLS_MASK
DECL|SMC_PMPROT_ALLS_SHIFT|macro|SMC_PMPROT_ALLS_SHIFT
DECL|SMC_PMPROT_ALLS|macro|SMC_PMPROT_ALLS
DECL|SMC_PMPROT_AVLLS_MASK|macro|SMC_PMPROT_AVLLS_MASK
DECL|SMC_PMPROT_AVLLS_SHIFT|macro|SMC_PMPROT_AVLLS_SHIFT
DECL|SMC_PMPROT_AVLLS|macro|SMC_PMPROT_AVLLS
DECL|SMC_PMPROT_AVLP_MASK|macro|SMC_PMPROT_AVLP_MASK
DECL|SMC_PMPROT_AVLP_SHIFT|macro|SMC_PMPROT_AVLP_SHIFT
DECL|SMC_PMPROT_AVLP|macro|SMC_PMPROT_AVLP
DECL|SMC_PMSTAT_PMSTAT_MASK|macro|SMC_PMSTAT_PMSTAT_MASK
DECL|SMC_PMSTAT_PMSTAT_SHIFT|macro|SMC_PMSTAT_PMSTAT_SHIFT
DECL|SMC_PMSTAT_PMSTAT|macro|SMC_PMSTAT_PMSTAT
DECL|SMC_STOPCTRL_PORPO_MASK|macro|SMC_STOPCTRL_PORPO_MASK
DECL|SMC_STOPCTRL_PORPO_SHIFT|macro|SMC_STOPCTRL_PORPO_SHIFT
DECL|SMC_STOPCTRL_PORPO|macro|SMC_STOPCTRL_PORPO
DECL|SMC_STOPCTRL_PSTOPO_MASK|macro|SMC_STOPCTRL_PSTOPO_MASK
DECL|SMC_STOPCTRL_PSTOPO_SHIFT|macro|SMC_STOPCTRL_PSTOPO_SHIFT
DECL|SMC_STOPCTRL_PSTOPO|macro|SMC_STOPCTRL_PSTOPO
DECL|SMC_STOPCTRL_VLLSM_MASK|macro|SMC_STOPCTRL_VLLSM_MASK
DECL|SMC_STOPCTRL_VLLSM_SHIFT|macro|SMC_STOPCTRL_VLLSM_SHIFT
DECL|SMC_STOPCTRL_VLLSM|macro|SMC_STOPCTRL_VLLSM
DECL|SMC_Type|typedef|} SMC_Type;
DECL|SMC|macro|SMC
DECL|SOFTHLD|member|__IO uint8_t SOFTHLD; /**< SOF Threshold Register, offset: 0xAC */
DECL|SOPT1CFG|member|__IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
DECL|SOPT1|member|__IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
DECL|SOPT2|member|__IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
DECL|SOPT4|member|__IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
DECL|SOPT5|member|__IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
DECL|SOPT7|member|__IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
DECL|SPI0_BASE|macro|SPI0_BASE
DECL|SPI0_IRQn|enumerator|SPI0_IRQn = 10, /**< SPI0 single interrupt vector for all sources */
DECL|SPI0|macro|SPI0
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 11, /**< SPI1 single interrupt vector for all sources */
DECL|SPI1|macro|SPI1
DECL|SPI_BASE_ADDRS|macro|SPI_BASE_ADDRS
DECL|SPI_BASE_PTRS|macro|SPI_BASE_PTRS
DECL|SPI_BR_SPPR_MASK|macro|SPI_BR_SPPR_MASK
DECL|SPI_BR_SPPR_SHIFT|macro|SPI_BR_SPPR_SHIFT
DECL|SPI_BR_SPPR|macro|SPI_BR_SPPR
DECL|SPI_BR_SPR_MASK|macro|SPI_BR_SPR_MASK
DECL|SPI_BR_SPR_SHIFT|macro|SPI_BR_SPR_SHIFT
DECL|SPI_BR_SPR|macro|SPI_BR_SPR
DECL|SPI_C1_CPHA_MASK|macro|SPI_C1_CPHA_MASK
DECL|SPI_C1_CPHA_SHIFT|macro|SPI_C1_CPHA_SHIFT
DECL|SPI_C1_CPHA|macro|SPI_C1_CPHA
DECL|SPI_C1_CPOL_MASK|macro|SPI_C1_CPOL_MASK
DECL|SPI_C1_CPOL_SHIFT|macro|SPI_C1_CPOL_SHIFT
DECL|SPI_C1_CPOL|macro|SPI_C1_CPOL
DECL|SPI_C1_LSBFE_MASK|macro|SPI_C1_LSBFE_MASK
DECL|SPI_C1_LSBFE_SHIFT|macro|SPI_C1_LSBFE_SHIFT
DECL|SPI_C1_LSBFE|macro|SPI_C1_LSBFE
DECL|SPI_C1_MSTR_MASK|macro|SPI_C1_MSTR_MASK
DECL|SPI_C1_MSTR_SHIFT|macro|SPI_C1_MSTR_SHIFT
DECL|SPI_C1_MSTR|macro|SPI_C1_MSTR
DECL|SPI_C1_SPE_MASK|macro|SPI_C1_SPE_MASK
DECL|SPI_C1_SPE_SHIFT|macro|SPI_C1_SPE_SHIFT
DECL|SPI_C1_SPE|macro|SPI_C1_SPE
DECL|SPI_C1_SPIE_MASK|macro|SPI_C1_SPIE_MASK
DECL|SPI_C1_SPIE_SHIFT|macro|SPI_C1_SPIE_SHIFT
DECL|SPI_C1_SPIE|macro|SPI_C1_SPIE
DECL|SPI_C1_SPTIE_MASK|macro|SPI_C1_SPTIE_MASK
DECL|SPI_C1_SPTIE_SHIFT|macro|SPI_C1_SPTIE_SHIFT
DECL|SPI_C1_SPTIE|macro|SPI_C1_SPTIE
DECL|SPI_C1_SSOE_MASK|macro|SPI_C1_SSOE_MASK
DECL|SPI_C1_SSOE_SHIFT|macro|SPI_C1_SSOE_SHIFT
DECL|SPI_C1_SSOE|macro|SPI_C1_SSOE
DECL|SPI_C2_BIDIROE_MASK|macro|SPI_C2_BIDIROE_MASK
DECL|SPI_C2_BIDIROE_SHIFT|macro|SPI_C2_BIDIROE_SHIFT
DECL|SPI_C2_BIDIROE|macro|SPI_C2_BIDIROE
DECL|SPI_C2_MODFEN_MASK|macro|SPI_C2_MODFEN_MASK
DECL|SPI_C2_MODFEN_SHIFT|macro|SPI_C2_MODFEN_SHIFT
DECL|SPI_C2_MODFEN|macro|SPI_C2_MODFEN
DECL|SPI_C2_RXDMAE_MASK|macro|SPI_C2_RXDMAE_MASK
DECL|SPI_C2_RXDMAE_SHIFT|macro|SPI_C2_RXDMAE_SHIFT
DECL|SPI_C2_RXDMAE|macro|SPI_C2_RXDMAE
DECL|SPI_C2_SPC0_MASK|macro|SPI_C2_SPC0_MASK
DECL|SPI_C2_SPC0_SHIFT|macro|SPI_C2_SPC0_SHIFT
DECL|SPI_C2_SPC0|macro|SPI_C2_SPC0
DECL|SPI_C2_SPISWAI_MASK|macro|SPI_C2_SPISWAI_MASK
DECL|SPI_C2_SPISWAI_SHIFT|macro|SPI_C2_SPISWAI_SHIFT
DECL|SPI_C2_SPISWAI|macro|SPI_C2_SPISWAI
DECL|SPI_C2_SPLPIE_MASK|macro|SPI_C2_SPLPIE_MASK
DECL|SPI_C2_SPLPIE_SHIFT|macro|SPI_C2_SPLPIE_SHIFT
DECL|SPI_C2_SPMIE_MASK|macro|SPI_C2_SPMIE_MASK
DECL|SPI_C2_SPMIE_SHIFT|macro|SPI_C2_SPMIE_SHIFT
DECL|SPI_C2_SPMIE|macro|SPI_C2_SPMIE
DECL|SPI_C2_TXDMAE_MASK|macro|SPI_C2_TXDMAE_MASK
DECL|SPI_C2_TXDMAE_SHIFT|macro|SPI_C2_TXDMAE_SHIFT
DECL|SPI_C2_TXDMAE|macro|SPI_C2_TXDMAE
DECL|SPI_D_Bits_MASK|macro|SPI_D_Bits_MASK
DECL|SPI_D_Bits_SHIFT|macro|SPI_D_Bits_SHIFT
DECL|SPI_D_Bits|macro|SPI_D_Bits
DECL|SPI_IRQS|macro|SPI_IRQS
DECL|SPI_M_Bits_MASK|macro|SPI_M_Bits_MASK
DECL|SPI_M_Bits_SHIFT|macro|SPI_M_Bits_SHIFT
DECL|SPI_M_Bits|macro|SPI_M_Bits
DECL|SPI_S_MODF_MASK|macro|SPI_S_MODF_MASK
DECL|SPI_S_MODF_SHIFT|macro|SPI_S_MODF_SHIFT
DECL|SPI_S_MODF|macro|SPI_S_MODF
DECL|SPI_S_SPMF_MASK|macro|SPI_S_SPMF_MASK
DECL|SPI_S_SPMF_SHIFT|macro|SPI_S_SPMF_SHIFT
DECL|SPI_S_SPMF|macro|SPI_S_SPMF
DECL|SPI_S_SPRF_MASK|macro|SPI_S_SPRF_MASK
DECL|SPI_S_SPRF_SHIFT|macro|SPI_S_SPRF_SHIFT
DECL|SPI_S_SPRF|macro|SPI_S_SPRF
DECL|SPI_S_SPTEF_MASK|macro|SPI_S_SPTEF_MASK
DECL|SPI_S_SPTEF_SHIFT|macro|SPI_S_SPTEF_SHIFT
DECL|SPI_S_SPTEF|macro|SPI_S_SPTEF
DECL|SPI_Type|typedef|} SPI_Type;
DECL|SRS0|member|__I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
DECL|SRS1|member|__I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
DECL|SRVCOP|member|__O uint32_t SRVCOP; /**< Service COP Register, offset: 0x1104 */
DECL|SR|member|__IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
DECL|SR|member|__IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
DECL|STATUS|member|__IO uint32_t STATUS; /**< Capture and Compare Status, offset: 0x50 */
DECL|STAT|member|__I uint8_t STAT; /**< Status register, offset: 0x90 */
DECL|STOPCTRL|member|__IO uint8_t STOPCTRL; /**< Stop Control Register, offset: 0x2 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M0 SV Call Interrupt */
DECL|SYSACCESS|member|__I uint32_t SYSACCESS; /**< System Access Register, offset: 0xFCC */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M0 System Tick Interrupt */
DECL|S|member|__IO uint8_t S; /**< I2C Status register, offset: 0x3 */
DECL|S|member|__IO uint8_t S; /**< MCG Status Register, offset: 0x6 */
DECL|S|member|__IO uint8_t S; /**< SPI status register, offset: 0x3 */
DECL|TABLEMARK|member|__I uint32_t TABLEMARK; /**< End of Table Marker Register, offset: 0xC */
DECL|TAGCLEAR|member|__I uint32_t TAGCLEAR; /**< Claim TAG Clear Register, offset: 0xFA4 */
DECL|TAGSET|member|__I uint32_t TAGSET; /**< Claim TAG Set Register, offset: 0xFA0 */
DECL|TAR|member|__IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
DECL|TBCTRL|member|__IO uint32_t TBCTRL; /**< MTB_DWT Trace Buffer Control Register, offset: 0x200 */
DECL|TCR|member|__IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
DECL|TCTRL|member|__IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
DECL|TFLG|member|__IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
DECL|TOKEN|member|__IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
DECL|TPM0_BASE|macro|TPM0_BASE
DECL|TPM0_IRQn|enumerator|TPM0_IRQn = 17, /**< TPM0 single interrupt vector for all sources */
DECL|TPM0|macro|TPM0
DECL|TPM1_BASE|macro|TPM1_BASE
DECL|TPM1_IRQn|enumerator|TPM1_IRQn = 18, /**< TPM1 single interrupt vector for all sources */
DECL|TPM1|macro|TPM1
DECL|TPM2_BASE|macro|TPM2_BASE
DECL|TPM2_IRQn|enumerator|TPM2_IRQn = 19, /**< TPM2 single interrupt vector for all sources */
DECL|TPM2|macro|TPM2
DECL|TPM_BASE_ADDRS|macro|TPM_BASE_ADDRS
DECL|TPM_BASE_PTRS|macro|TPM_BASE_PTRS
DECL|TPM_CNT_COUNT_MASK|macro|TPM_CNT_COUNT_MASK
DECL|TPM_CNT_COUNT_SHIFT|macro|TPM_CNT_COUNT_SHIFT
DECL|TPM_CNT_COUNT|macro|TPM_CNT_COUNT
DECL|TPM_CONF_CROT_MASK|macro|TPM_CONF_CROT_MASK
DECL|TPM_CONF_CROT_SHIFT|macro|TPM_CONF_CROT_SHIFT
DECL|TPM_CONF_CROT|macro|TPM_CONF_CROT
DECL|TPM_CONF_CSOO_MASK|macro|TPM_CONF_CSOO_MASK
DECL|TPM_CONF_CSOO_SHIFT|macro|TPM_CONF_CSOO_SHIFT
DECL|TPM_CONF_CSOO|macro|TPM_CONF_CSOO
DECL|TPM_CONF_CSOT_MASK|macro|TPM_CONF_CSOT_MASK
DECL|TPM_CONF_CSOT_SHIFT|macro|TPM_CONF_CSOT_SHIFT
DECL|TPM_CONF_CSOT|macro|TPM_CONF_CSOT
DECL|TPM_CONF_DBGMODE_MASK|macro|TPM_CONF_DBGMODE_MASK
DECL|TPM_CONF_DBGMODE_SHIFT|macro|TPM_CONF_DBGMODE_SHIFT
DECL|TPM_CONF_DBGMODE|macro|TPM_CONF_DBGMODE
DECL|TPM_CONF_DOZEEN_MASK|macro|TPM_CONF_DOZEEN_MASK
DECL|TPM_CONF_DOZEEN_SHIFT|macro|TPM_CONF_DOZEEN_SHIFT
DECL|TPM_CONF_DOZEEN|macro|TPM_CONF_DOZEEN
DECL|TPM_CONF_GTBEEN_MASK|macro|TPM_CONF_GTBEEN_MASK
DECL|TPM_CONF_GTBEEN_SHIFT|macro|TPM_CONF_GTBEEN_SHIFT
DECL|TPM_CONF_GTBEEN|macro|TPM_CONF_GTBEEN
DECL|TPM_CONF_TRGSEL_MASK|macro|TPM_CONF_TRGSEL_MASK
DECL|TPM_CONF_TRGSEL_SHIFT|macro|TPM_CONF_TRGSEL_SHIFT
DECL|TPM_CONF_TRGSEL|macro|TPM_CONF_TRGSEL
DECL|TPM_CnSC_CHF_MASK|macro|TPM_CnSC_CHF_MASK
DECL|TPM_CnSC_CHF_SHIFT|macro|TPM_CnSC_CHF_SHIFT
DECL|TPM_CnSC_CHF|macro|TPM_CnSC_CHF
DECL|TPM_CnSC_CHIE_MASK|macro|TPM_CnSC_CHIE_MASK
DECL|TPM_CnSC_CHIE_SHIFT|macro|TPM_CnSC_CHIE_SHIFT
DECL|TPM_CnSC_CHIE|macro|TPM_CnSC_CHIE
DECL|TPM_CnSC_COUNT|macro|TPM_CnSC_COUNT
DECL|TPM_CnSC_DMA_MASK|macro|TPM_CnSC_DMA_MASK
DECL|TPM_CnSC_DMA_SHIFT|macro|TPM_CnSC_DMA_SHIFT
DECL|TPM_CnSC_DMA|macro|TPM_CnSC_DMA
DECL|TPM_CnSC_ELSA_MASK|macro|TPM_CnSC_ELSA_MASK
DECL|TPM_CnSC_ELSA_SHIFT|macro|TPM_CnSC_ELSA_SHIFT
DECL|TPM_CnSC_ELSA|macro|TPM_CnSC_ELSA
DECL|TPM_CnSC_ELSB_MASK|macro|TPM_CnSC_ELSB_MASK
DECL|TPM_CnSC_ELSB_SHIFT|macro|TPM_CnSC_ELSB_SHIFT
DECL|TPM_CnSC_ELSB|macro|TPM_CnSC_ELSB
DECL|TPM_CnSC_MSA_MASK|macro|TPM_CnSC_MSA_MASK
DECL|TPM_CnSC_MSA_SHIFT|macro|TPM_CnSC_MSA_SHIFT
DECL|TPM_CnSC_MSA|macro|TPM_CnSC_MSA
DECL|TPM_CnSC_MSB_MASK|macro|TPM_CnSC_MSB_MASK
DECL|TPM_CnSC_MSB_SHIFT|macro|TPM_CnSC_MSB_SHIFT
DECL|TPM_CnSC_MSB|macro|TPM_CnSC_MSB
DECL|TPM_CnV_COUNT|macro|TPM_CnV_COUNT
DECL|TPM_CnV_VAL_MASK|macro|TPM_CnV_VAL_MASK
DECL|TPM_CnV_VAL_SHIFT|macro|TPM_CnV_VAL_SHIFT
DECL|TPM_CnV_VAL|macro|TPM_CnV_VAL
DECL|TPM_IRQS|macro|TPM_IRQS
DECL|TPM_MOD_MOD_MASK|macro|TPM_MOD_MOD_MASK
DECL|TPM_MOD_MOD_SHIFT|macro|TPM_MOD_MOD_SHIFT
DECL|TPM_MOD_MOD|macro|TPM_MOD_MOD
DECL|TPM_SC_CMOD_MASK|macro|TPM_SC_CMOD_MASK
DECL|TPM_SC_CMOD_SHIFT|macro|TPM_SC_CMOD_SHIFT
DECL|TPM_SC_CMOD|macro|TPM_SC_CMOD
DECL|TPM_SC_CPWMS_MASK|macro|TPM_SC_CPWMS_MASK
DECL|TPM_SC_CPWMS_SHIFT|macro|TPM_SC_CPWMS_SHIFT
DECL|TPM_SC_CPWMS|macro|TPM_SC_CPWMS
DECL|TPM_SC_DMA_MASK|macro|TPM_SC_DMA_MASK
DECL|TPM_SC_DMA_SHIFT|macro|TPM_SC_DMA_SHIFT
DECL|TPM_SC_DMA|macro|TPM_SC_DMA
DECL|TPM_SC_PS_MASK|macro|TPM_SC_PS_MASK
DECL|TPM_SC_PS_SHIFT|macro|TPM_SC_PS_SHIFT
DECL|TPM_SC_PS|macro|TPM_SC_PS
DECL|TPM_SC_TOF_MASK|macro|TPM_SC_TOF_MASK
DECL|TPM_SC_TOF_SHIFT|macro|TPM_SC_TOF_SHIFT
DECL|TPM_SC_TOF|macro|TPM_SC_TOF
DECL|TPM_SC_TOIE_MASK|macro|TPM_SC_TOIE_MASK
DECL|TPM_SC_TOIE_SHIFT|macro|TPM_SC_TOIE_SHIFT
DECL|TPM_SC_TOIE|macro|TPM_SC_TOIE
DECL|TPM_STATUS_CH0F_MASK|macro|TPM_STATUS_CH0F_MASK
DECL|TPM_STATUS_CH0F_SHIFT|macro|TPM_STATUS_CH0F_SHIFT
DECL|TPM_STATUS_CH0F|macro|TPM_STATUS_CH0F
DECL|TPM_STATUS_CH1F_MASK|macro|TPM_STATUS_CH1F_MASK
DECL|TPM_STATUS_CH1F_SHIFT|macro|TPM_STATUS_CH1F_SHIFT
DECL|TPM_STATUS_CH1F|macro|TPM_STATUS_CH1F
DECL|TPM_STATUS_CH2F_MASK|macro|TPM_STATUS_CH2F_MASK
DECL|TPM_STATUS_CH2F_SHIFT|macro|TPM_STATUS_CH2F_SHIFT
DECL|TPM_STATUS_CH2F|macro|TPM_STATUS_CH2F
DECL|TPM_STATUS_CH3F_MASK|macro|TPM_STATUS_CH3F_MASK
DECL|TPM_STATUS_CH3F_SHIFT|macro|TPM_STATUS_CH3F_SHIFT
DECL|TPM_STATUS_CH3F|macro|TPM_STATUS_CH3F
DECL|TPM_STATUS_CH4F_MASK|macro|TPM_STATUS_CH4F_MASK
DECL|TPM_STATUS_CH4F_SHIFT|macro|TPM_STATUS_CH4F_SHIFT
DECL|TPM_STATUS_CH4F|macro|TPM_STATUS_CH4F
DECL|TPM_STATUS_CH5F_MASK|macro|TPM_STATUS_CH5F_MASK
DECL|TPM_STATUS_CH5F_SHIFT|macro|TPM_STATUS_CH5F_SHIFT
DECL|TPM_STATUS_CH5F|macro|TPM_STATUS_CH5F
DECL|TPM_STATUS_TOF_MASK|macro|TPM_STATUS_TOF_MASK
DECL|TPM_STATUS_TOF_SHIFT|macro|TPM_STATUS_TOF_SHIFT
DECL|TPM_STATUS_TOF|macro|TPM_STATUS_TOF
DECL|TPM_Type|typedef|} TPM_Type;
DECL|TPR|member|__IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
DECL|TSHD|member|__IO uint32_t TSHD; /**< TSI Threshold Register, offset: 0x8 */
DECL|TSI0_BASE|macro|TSI0_BASE
DECL|TSI0_IRQn|enumerator|TSI0_IRQn = 26, /**< TSI0 interrupt */
DECL|TSI0|macro|TSI0
DECL|TSI_BASE_ADDRS|macro|TSI_BASE_ADDRS
DECL|TSI_BASE_PTRS|macro|TSI_BASE_PTRS
DECL|TSI_DATA_DMAEN_MASK|macro|TSI_DATA_DMAEN_MASK
DECL|TSI_DATA_DMAEN_SHIFT|macro|TSI_DATA_DMAEN_SHIFT
DECL|TSI_DATA_DMAEN|macro|TSI_DATA_DMAEN
DECL|TSI_DATA_SWTS_MASK|macro|TSI_DATA_SWTS_MASK
DECL|TSI_DATA_SWTS_SHIFT|macro|TSI_DATA_SWTS_SHIFT
DECL|TSI_DATA_SWTS|macro|TSI_DATA_SWTS
DECL|TSI_DATA_TSICH_MASK|macro|TSI_DATA_TSICH_MASK
DECL|TSI_DATA_TSICH_SHIFT|macro|TSI_DATA_TSICH_SHIFT
DECL|TSI_DATA_TSICH|macro|TSI_DATA_TSICH
DECL|TSI_DATA_TSICNT_MASK|macro|TSI_DATA_TSICNT_MASK
DECL|TSI_DATA_TSICNT_SHIFT|macro|TSI_DATA_TSICNT_SHIFT
DECL|TSI_DATA_TSICNT|macro|TSI_DATA_TSICNT
DECL|TSI_GENCS_CURSW_MASK|macro|TSI_GENCS_CURSW_MASK
DECL|TSI_GENCS_CURSW_SHIFT|macro|TSI_GENCS_CURSW_SHIFT
DECL|TSI_GENCS_CURSW|macro|TSI_GENCS_CURSW
DECL|TSI_GENCS_DVOLT_MASK|macro|TSI_GENCS_DVOLT_MASK
DECL|TSI_GENCS_DVOLT_SHIFT|macro|TSI_GENCS_DVOLT_SHIFT
DECL|TSI_GENCS_DVOLT|macro|TSI_GENCS_DVOLT
DECL|TSI_GENCS_EOSF_MASK|macro|TSI_GENCS_EOSF_MASK
DECL|TSI_GENCS_EOSF_SHIFT|macro|TSI_GENCS_EOSF_SHIFT
DECL|TSI_GENCS_EOSF|macro|TSI_GENCS_EOSF
DECL|TSI_GENCS_ESOR_MASK|macro|TSI_GENCS_ESOR_MASK
DECL|TSI_GENCS_ESOR_SHIFT|macro|TSI_GENCS_ESOR_SHIFT
DECL|TSI_GENCS_ESOR|macro|TSI_GENCS_ESOR
DECL|TSI_GENCS_EXTCHRG_MASK|macro|TSI_GENCS_EXTCHRG_MASK
DECL|TSI_GENCS_EXTCHRG_SHIFT|macro|TSI_GENCS_EXTCHRG_SHIFT
DECL|TSI_GENCS_EXTCHRG|macro|TSI_GENCS_EXTCHRG
DECL|TSI_GENCS_MODE_MASK|macro|TSI_GENCS_MODE_MASK
DECL|TSI_GENCS_MODE_SHIFT|macro|TSI_GENCS_MODE_SHIFT
DECL|TSI_GENCS_MODE|macro|TSI_GENCS_MODE
DECL|TSI_GENCS_NSCN_MASK|macro|TSI_GENCS_NSCN_MASK
DECL|TSI_GENCS_NSCN_SHIFT|macro|TSI_GENCS_NSCN_SHIFT
DECL|TSI_GENCS_NSCN|macro|TSI_GENCS_NSCN
DECL|TSI_GENCS_OUTRGF_MASK|macro|TSI_GENCS_OUTRGF_MASK
DECL|TSI_GENCS_OUTRGF_SHIFT|macro|TSI_GENCS_OUTRGF_SHIFT
DECL|TSI_GENCS_OUTRGF|macro|TSI_GENCS_OUTRGF
DECL|TSI_GENCS_PS_MASK|macro|TSI_GENCS_PS_MASK
DECL|TSI_GENCS_PS_SHIFT|macro|TSI_GENCS_PS_SHIFT
DECL|TSI_GENCS_PS|macro|TSI_GENCS_PS
DECL|TSI_GENCS_REFCHRG_MASK|macro|TSI_GENCS_REFCHRG_MASK
DECL|TSI_GENCS_REFCHRG_SHIFT|macro|TSI_GENCS_REFCHRG_SHIFT
DECL|TSI_GENCS_REFCHRG|macro|TSI_GENCS_REFCHRG
DECL|TSI_GENCS_SCNIP_MASK|macro|TSI_GENCS_SCNIP_MASK
DECL|TSI_GENCS_SCNIP_SHIFT|macro|TSI_GENCS_SCNIP_SHIFT
DECL|TSI_GENCS_SCNIP|macro|TSI_GENCS_SCNIP
DECL|TSI_GENCS_STM_MASK|macro|TSI_GENCS_STM_MASK
DECL|TSI_GENCS_STM_SHIFT|macro|TSI_GENCS_STM_SHIFT
DECL|TSI_GENCS_STM|macro|TSI_GENCS_STM
DECL|TSI_GENCS_STPE_MASK|macro|TSI_GENCS_STPE_MASK
DECL|TSI_GENCS_STPE_SHIFT|macro|TSI_GENCS_STPE_SHIFT
DECL|TSI_GENCS_STPE|macro|TSI_GENCS_STPE
DECL|TSI_GENCS_TSIEN_MASK|macro|TSI_GENCS_TSIEN_MASK
DECL|TSI_GENCS_TSIEN_SHIFT|macro|TSI_GENCS_TSIEN_SHIFT
DECL|TSI_GENCS_TSIEN|macro|TSI_GENCS_TSIEN
DECL|TSI_GENCS_TSIIEN_MASK|macro|TSI_GENCS_TSIIEN_MASK
DECL|TSI_GENCS_TSIIEN_SHIFT|macro|TSI_GENCS_TSIIEN_SHIFT
DECL|TSI_GENCS_TSIIEN|macro|TSI_GENCS_TSIIEN
DECL|TSI_IRQS|macro|TSI_IRQS
DECL|TSI_TSHD_THRESH_MASK|macro|TSI_TSHD_THRESH_MASK
DECL|TSI_TSHD_THRESH_SHIFT|macro|TSI_TSHD_THRESH_SHIFT
DECL|TSI_TSHD_THRESH|macro|TSI_TSHD_THRESH
DECL|TSI_TSHD_THRESL_MASK|macro|TSI_TSHD_THRESL_MASK
DECL|TSI_TSHD_THRESL_SHIFT|macro|TSI_TSHD_THRESL_SHIFT
DECL|TSI_TSHD_THRESL|macro|TSI_TSHD_THRESL
DECL|TSI_Type|typedef|} TSI_Type;
DECL|TSR|member|__IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
DECL|UART0_BASE_ADDRS|macro|UART0_BASE_ADDRS
DECL|UART0_BASE_PTRS|macro|UART0_BASE_PTRS
DECL|UART0_BASE|macro|UART0_BASE
DECL|UART0_BDH_LBKDIE_MASK|macro|UART0_BDH_LBKDIE_MASK
DECL|UART0_BDH_LBKDIE_SHIFT|macro|UART0_BDH_LBKDIE_SHIFT
DECL|UART0_BDH_LBKDIE|macro|UART0_BDH_LBKDIE
DECL|UART0_BDH_RXEDGIE_MASK|macro|UART0_BDH_RXEDGIE_MASK
DECL|UART0_BDH_RXEDGIE_SHIFT|macro|UART0_BDH_RXEDGIE_SHIFT
DECL|UART0_BDH_RXEDGIE|macro|UART0_BDH_RXEDGIE
DECL|UART0_BDH_SBNS_MASK|macro|UART0_BDH_SBNS_MASK
DECL|UART0_BDH_SBNS_SHIFT|macro|UART0_BDH_SBNS_SHIFT
DECL|UART0_BDH_SBNS|macro|UART0_BDH_SBNS
DECL|UART0_BDH_SBR_MASK|macro|UART0_BDH_SBR_MASK
DECL|UART0_BDH_SBR_SHIFT|macro|UART0_BDH_SBR_SHIFT
DECL|UART0_BDH_SBR|macro|UART0_BDH_SBR
DECL|UART0_BDL_SBR_MASK|macro|UART0_BDL_SBR_MASK
DECL|UART0_BDL_SBR_SHIFT|macro|UART0_BDL_SBR_SHIFT
DECL|UART0_BDL_SBR|macro|UART0_BDL_SBR
DECL|UART0_C1_DOZEEN_MASK|macro|UART0_C1_DOZEEN_MASK
DECL|UART0_C1_DOZEEN_SHIFT|macro|UART0_C1_DOZEEN_SHIFT
DECL|UART0_C1_DOZEEN|macro|UART0_C1_DOZEEN
DECL|UART0_C1_ILT_MASK|macro|UART0_C1_ILT_MASK
DECL|UART0_C1_ILT_SHIFT|macro|UART0_C1_ILT_SHIFT
DECL|UART0_C1_ILT|macro|UART0_C1_ILT
DECL|UART0_C1_LOOPS_MASK|macro|UART0_C1_LOOPS_MASK
DECL|UART0_C1_LOOPS_SHIFT|macro|UART0_C1_LOOPS_SHIFT
DECL|UART0_C1_LOOPS|macro|UART0_C1_LOOPS
DECL|UART0_C1_M_MASK|macro|UART0_C1_M_MASK
DECL|UART0_C1_M_SHIFT|macro|UART0_C1_M_SHIFT
DECL|UART0_C1_M|macro|UART0_C1_M
DECL|UART0_C1_PE_MASK|macro|UART0_C1_PE_MASK
DECL|UART0_C1_PE_SHIFT|macro|UART0_C1_PE_SHIFT
DECL|UART0_C1_PE|macro|UART0_C1_PE
DECL|UART0_C1_PT_MASK|macro|UART0_C1_PT_MASK
DECL|UART0_C1_PT_SHIFT|macro|UART0_C1_PT_SHIFT
DECL|UART0_C1_PT|macro|UART0_C1_PT
DECL|UART0_C1_RSRC_MASK|macro|UART0_C1_RSRC_MASK
DECL|UART0_C1_RSRC_SHIFT|macro|UART0_C1_RSRC_SHIFT
DECL|UART0_C1_RSRC|macro|UART0_C1_RSRC
DECL|UART0_C1_WAKE_MASK|macro|UART0_C1_WAKE_MASK
DECL|UART0_C1_WAKE_SHIFT|macro|UART0_C1_WAKE_SHIFT
DECL|UART0_C1_WAKE|macro|UART0_C1_WAKE
DECL|UART0_C2_ILIE_MASK|macro|UART0_C2_ILIE_MASK
DECL|UART0_C2_ILIE_SHIFT|macro|UART0_C2_ILIE_SHIFT
DECL|UART0_C2_ILIE|macro|UART0_C2_ILIE
DECL|UART0_C2_RE_MASK|macro|UART0_C2_RE_MASK
DECL|UART0_C2_RE_SHIFT|macro|UART0_C2_RE_SHIFT
DECL|UART0_C2_RE|macro|UART0_C2_RE
DECL|UART0_C2_RIE_MASK|macro|UART0_C2_RIE_MASK
DECL|UART0_C2_RIE_SHIFT|macro|UART0_C2_RIE_SHIFT
DECL|UART0_C2_RIE|macro|UART0_C2_RIE
DECL|UART0_C2_RWU_MASK|macro|UART0_C2_RWU_MASK
DECL|UART0_C2_RWU_SHIFT|macro|UART0_C2_RWU_SHIFT
DECL|UART0_C2_RWU|macro|UART0_C2_RWU
DECL|UART0_C2_SBK_MASK|macro|UART0_C2_SBK_MASK
DECL|UART0_C2_SBK_SHIFT|macro|UART0_C2_SBK_SHIFT
DECL|UART0_C2_SBK|macro|UART0_C2_SBK
DECL|UART0_C2_TCIE_MASK|macro|UART0_C2_TCIE_MASK
DECL|UART0_C2_TCIE_SHIFT|macro|UART0_C2_TCIE_SHIFT
DECL|UART0_C2_TCIE|macro|UART0_C2_TCIE
DECL|UART0_C2_TE_MASK|macro|UART0_C2_TE_MASK
DECL|UART0_C2_TE_SHIFT|macro|UART0_C2_TE_SHIFT
DECL|UART0_C2_TE|macro|UART0_C2_TE
DECL|UART0_C2_TIE_MASK|macro|UART0_C2_TIE_MASK
DECL|UART0_C2_TIE_SHIFT|macro|UART0_C2_TIE_SHIFT
DECL|UART0_C2_TIE|macro|UART0_C2_TIE
DECL|UART0_C3_FEIE_MASK|macro|UART0_C3_FEIE_MASK
DECL|UART0_C3_FEIE_SHIFT|macro|UART0_C3_FEIE_SHIFT
DECL|UART0_C3_FEIE|macro|UART0_C3_FEIE
DECL|UART0_C3_NEIE_MASK|macro|UART0_C3_NEIE_MASK
DECL|UART0_C3_NEIE_SHIFT|macro|UART0_C3_NEIE_SHIFT
DECL|UART0_C3_NEIE|macro|UART0_C3_NEIE
DECL|UART0_C3_ORIE_MASK|macro|UART0_C3_ORIE_MASK
DECL|UART0_C3_ORIE_SHIFT|macro|UART0_C3_ORIE_SHIFT
DECL|UART0_C3_ORIE|macro|UART0_C3_ORIE
DECL|UART0_C3_PEIE_MASK|macro|UART0_C3_PEIE_MASK
DECL|UART0_C3_PEIE_SHIFT|macro|UART0_C3_PEIE_SHIFT
DECL|UART0_C3_PEIE|macro|UART0_C3_PEIE
DECL|UART0_C3_R8T9_MASK|macro|UART0_C3_R8T9_MASK
DECL|UART0_C3_R8T9_SHIFT|macro|UART0_C3_R8T9_SHIFT
DECL|UART0_C3_R8T9|macro|UART0_C3_R8T9
DECL|UART0_C3_R9T8_MASK|macro|UART0_C3_R9T8_MASK
DECL|UART0_C3_R9T8_SHIFT|macro|UART0_C3_R9T8_SHIFT
DECL|UART0_C3_R9T8|macro|UART0_C3_R9T8
DECL|UART0_C3_TXDIR_MASK|macro|UART0_C3_TXDIR_MASK
DECL|UART0_C3_TXDIR_SHIFT|macro|UART0_C3_TXDIR_SHIFT
DECL|UART0_C3_TXDIR|macro|UART0_C3_TXDIR
DECL|UART0_C3_TXINV_MASK|macro|UART0_C3_TXINV_MASK
DECL|UART0_C3_TXINV_SHIFT|macro|UART0_C3_TXINV_SHIFT
DECL|UART0_C3_TXINV|macro|UART0_C3_TXINV
DECL|UART0_C4_M10_MASK|macro|UART0_C4_M10_MASK
DECL|UART0_C4_M10_SHIFT|macro|UART0_C4_M10_SHIFT
DECL|UART0_C4_M10|macro|UART0_C4_M10
DECL|UART0_C4_MAEN1_MASK|macro|UART0_C4_MAEN1_MASK
DECL|UART0_C4_MAEN1_SHIFT|macro|UART0_C4_MAEN1_SHIFT
DECL|UART0_C4_MAEN1|macro|UART0_C4_MAEN1
DECL|UART0_C4_MAEN2_MASK|macro|UART0_C4_MAEN2_MASK
DECL|UART0_C4_MAEN2_SHIFT|macro|UART0_C4_MAEN2_SHIFT
DECL|UART0_C4_MAEN2|macro|UART0_C4_MAEN2
DECL|UART0_C4_OSR_MASK|macro|UART0_C4_OSR_MASK
DECL|UART0_C4_OSR_SHIFT|macro|UART0_C4_OSR_SHIFT
DECL|UART0_C4_OSR|macro|UART0_C4_OSR
DECL|UART0_C5_BOTHEDGE_MASK|macro|UART0_C5_BOTHEDGE_MASK
DECL|UART0_C5_BOTHEDGE_SHIFT|macro|UART0_C5_BOTHEDGE_SHIFT
DECL|UART0_C5_BOTHEDGE|macro|UART0_C5_BOTHEDGE
DECL|UART0_C5_RDMAE_MASK|macro|UART0_C5_RDMAE_MASK
DECL|UART0_C5_RDMAE_SHIFT|macro|UART0_C5_RDMAE_SHIFT
DECL|UART0_C5_RDMAE|macro|UART0_C5_RDMAE
DECL|UART0_C5_RESYNCDIS_MASK|macro|UART0_C5_RESYNCDIS_MASK
DECL|UART0_C5_RESYNCDIS_SHIFT|macro|UART0_C5_RESYNCDIS_SHIFT
DECL|UART0_C5_RESYNCDIS|macro|UART0_C5_RESYNCDIS
DECL|UART0_C5_TDMAE_MASK|macro|UART0_C5_TDMAE_MASK
DECL|UART0_C5_TDMAE_SHIFT|macro|UART0_C5_TDMAE_SHIFT
DECL|UART0_C5_TDMAE|macro|UART0_C5_TDMAE
DECL|UART0_D_R0T0_MASK|macro|UART0_D_R0T0_MASK
DECL|UART0_D_R0T0_SHIFT|macro|UART0_D_R0T0_SHIFT
DECL|UART0_D_R0T0|macro|UART0_D_R0T0
DECL|UART0_D_R1T1_MASK|macro|UART0_D_R1T1_MASK
DECL|UART0_D_R1T1_SHIFT|macro|UART0_D_R1T1_SHIFT
DECL|UART0_D_R1T1|macro|UART0_D_R1T1
DECL|UART0_D_R2T2_MASK|macro|UART0_D_R2T2_MASK
DECL|UART0_D_R2T2_SHIFT|macro|UART0_D_R2T2_SHIFT
DECL|UART0_D_R2T2|macro|UART0_D_R2T2
DECL|UART0_D_R3T3_MASK|macro|UART0_D_R3T3_MASK
DECL|UART0_D_R3T3_SHIFT|macro|UART0_D_R3T3_SHIFT
DECL|UART0_D_R3T3|macro|UART0_D_R3T3
DECL|UART0_D_R4T4_MASK|macro|UART0_D_R4T4_MASK
DECL|UART0_D_R4T4_SHIFT|macro|UART0_D_R4T4_SHIFT
DECL|UART0_D_R4T4|macro|UART0_D_R4T4
DECL|UART0_D_R5T5_MASK|macro|UART0_D_R5T5_MASK
DECL|UART0_D_R5T5_SHIFT|macro|UART0_D_R5T5_SHIFT
DECL|UART0_D_R5T5|macro|UART0_D_R5T5
DECL|UART0_D_R6T6_MASK|macro|UART0_D_R6T6_MASK
DECL|UART0_D_R6T6_SHIFT|macro|UART0_D_R6T6_SHIFT
DECL|UART0_D_R6T6|macro|UART0_D_R6T6
DECL|UART0_D_R7T7_MASK|macro|UART0_D_R7T7_MASK
DECL|UART0_D_R7T7_SHIFT|macro|UART0_D_R7T7_SHIFT
DECL|UART0_D_R7T7|macro|UART0_D_R7T7
DECL|UART0_ERR_IRQS|macro|UART0_ERR_IRQS
DECL|UART0_IRQn|enumerator|UART0_IRQn = 12, /**< UART0 status and error */
DECL|UART0_MA1_MA_MASK|macro|UART0_MA1_MA_MASK
DECL|UART0_MA1_MA_SHIFT|macro|UART0_MA1_MA_SHIFT
DECL|UART0_MA1_MA|macro|UART0_MA1_MA
DECL|UART0_MA2_MA_MASK|macro|UART0_MA2_MA_MASK
DECL|UART0_MA2_MA_SHIFT|macro|UART0_MA2_MA_SHIFT
DECL|UART0_MA2_MA|macro|UART0_MA2_MA
DECL|UART0_RX_TX_IRQS|macro|UART0_RX_TX_IRQS
DECL|UART0_S1_FE_MASK|macro|UART0_S1_FE_MASK
DECL|UART0_S1_FE_SHIFT|macro|UART0_S1_FE_SHIFT
DECL|UART0_S1_FE|macro|UART0_S1_FE
DECL|UART0_S1_IDLE_MASK|macro|UART0_S1_IDLE_MASK
DECL|UART0_S1_IDLE_SHIFT|macro|UART0_S1_IDLE_SHIFT
DECL|UART0_S1_IDLE|macro|UART0_S1_IDLE
DECL|UART0_S1_NF_MASK|macro|UART0_S1_NF_MASK
DECL|UART0_S1_NF_SHIFT|macro|UART0_S1_NF_SHIFT
DECL|UART0_S1_NF|macro|UART0_S1_NF
DECL|UART0_S1_OR_MASK|macro|UART0_S1_OR_MASK
DECL|UART0_S1_OR_SHIFT|macro|UART0_S1_OR_SHIFT
DECL|UART0_S1_OR|macro|UART0_S1_OR
DECL|UART0_S1_PF_MASK|macro|UART0_S1_PF_MASK
DECL|UART0_S1_PF_SHIFT|macro|UART0_S1_PF_SHIFT
DECL|UART0_S1_PF|macro|UART0_S1_PF
DECL|UART0_S1_RDRF_MASK|macro|UART0_S1_RDRF_MASK
DECL|UART0_S1_RDRF_SHIFT|macro|UART0_S1_RDRF_SHIFT
DECL|UART0_S1_RDRF|macro|UART0_S1_RDRF
DECL|UART0_S1_TC_MASK|macro|UART0_S1_TC_MASK
DECL|UART0_S1_TC_SHIFT|macro|UART0_S1_TC_SHIFT
DECL|UART0_S1_TC|macro|UART0_S1_TC
DECL|UART0_S1_TDRE_MASK|macro|UART0_S1_TDRE_MASK
DECL|UART0_S1_TDRE_SHIFT|macro|UART0_S1_TDRE_SHIFT
DECL|UART0_S1_TDRE|macro|UART0_S1_TDRE
DECL|UART0_S2_BRK13_MASK|macro|UART0_S2_BRK13_MASK
DECL|UART0_S2_BRK13_SHIFT|macro|UART0_S2_BRK13_SHIFT
DECL|UART0_S2_BRK13|macro|UART0_S2_BRK13
DECL|UART0_S2_LBKDE_MASK|macro|UART0_S2_LBKDE_MASK
DECL|UART0_S2_LBKDE_SHIFT|macro|UART0_S2_LBKDE_SHIFT
DECL|UART0_S2_LBKDE|macro|UART0_S2_LBKDE
DECL|UART0_S2_LBKDIF_MASK|macro|UART0_S2_LBKDIF_MASK
DECL|UART0_S2_LBKDIF_SHIFT|macro|UART0_S2_LBKDIF_SHIFT
DECL|UART0_S2_LBKDIF|macro|UART0_S2_LBKDIF
DECL|UART0_S2_MSBF_MASK|macro|UART0_S2_MSBF_MASK
DECL|UART0_S2_MSBF_SHIFT|macro|UART0_S2_MSBF_SHIFT
DECL|UART0_S2_MSBF|macro|UART0_S2_MSBF
DECL|UART0_S2_RAF_MASK|macro|UART0_S2_RAF_MASK
DECL|UART0_S2_RAF_SHIFT|macro|UART0_S2_RAF_SHIFT
DECL|UART0_S2_RAF|macro|UART0_S2_RAF
DECL|UART0_S2_RWUID_MASK|macro|UART0_S2_RWUID_MASK
DECL|UART0_S2_RWUID_SHIFT|macro|UART0_S2_RWUID_SHIFT
DECL|UART0_S2_RWUID|macro|UART0_S2_RWUID
DECL|UART0_S2_RXEDGIF_MASK|macro|UART0_S2_RXEDGIF_MASK
DECL|UART0_S2_RXEDGIF_SHIFT|macro|UART0_S2_RXEDGIF_SHIFT
DECL|UART0_S2_RXEDGIF|macro|UART0_S2_RXEDGIF
DECL|UART0_S2_RXINV_MASK|macro|UART0_S2_RXINV_MASK
DECL|UART0_S2_RXINV_SHIFT|macro|UART0_S2_RXINV_SHIFT
DECL|UART0_S2_RXINV|macro|UART0_S2_RXINV
DECL|UART0_Type|typedef|} UART0_Type;
DECL|UART0|macro|UART0
DECL|UART1_BASE|macro|UART1_BASE
DECL|UART1_IRQn|enumerator|UART1_IRQn = 13, /**< UART1 status and error */
DECL|UART1|macro|UART1
DECL|UART2_BASE|macro|UART2_BASE
DECL|UART2_IRQn|enumerator|UART2_IRQn = 14, /**< UART2 status and error */
DECL|UART2|macro|UART2
DECL|UARTLP_BDH_LBKDIE_MASK|macro|UARTLP_BDH_LBKDIE_MASK
DECL|UARTLP_BDH_LBKDIE_SHIFT|macro|UARTLP_BDH_LBKDIE_SHIFT
DECL|UARTLP_BDH_REG|macro|UARTLP_BDH_REG
DECL|UARTLP_BDH_RXEDGIE_MASK|macro|UARTLP_BDH_RXEDGIE_MASK
DECL|UARTLP_BDH_RXEDGIE_SHIFT|macro|UARTLP_BDH_RXEDGIE_SHIFT
DECL|UARTLP_BDH_SBNS_MASK|macro|UARTLP_BDH_SBNS_MASK
DECL|UARTLP_BDH_SBNS_SHIFT|macro|UARTLP_BDH_SBNS_SHIFT
DECL|UARTLP_BDH_SBR_MASK|macro|UARTLP_BDH_SBR_MASK
DECL|UARTLP_BDH_SBR_SHIFT|macro|UARTLP_BDH_SBR_SHIFT
DECL|UARTLP_BDH_SBR|macro|UARTLP_BDH_SBR
DECL|UARTLP_BDL_REG|macro|UARTLP_BDL_REG
DECL|UARTLP_BDL_SBR_MASK|macro|UARTLP_BDL_SBR_MASK
DECL|UARTLP_BDL_SBR_SHIFT|macro|UARTLP_BDL_SBR_SHIFT
DECL|UARTLP_BDL_SBR|macro|UARTLP_BDL_SBR
DECL|UARTLP_C1_DOZEEN_MASK|macro|UARTLP_C1_DOZEEN_MASK
DECL|UARTLP_C1_DOZEEN_SHIFT|macro|UARTLP_C1_DOZEEN_SHIFT
DECL|UARTLP_C1_ILT_MASK|macro|UARTLP_C1_ILT_MASK
DECL|UARTLP_C1_ILT_SHIFT|macro|UARTLP_C1_ILT_SHIFT
DECL|UARTLP_C1_LOOPS_MASK|macro|UARTLP_C1_LOOPS_MASK
DECL|UARTLP_C1_LOOPS_SHIFT|macro|UARTLP_C1_LOOPS_SHIFT
DECL|UARTLP_C1_M_MASK|macro|UARTLP_C1_M_MASK
DECL|UARTLP_C1_M_SHIFT|macro|UARTLP_C1_M_SHIFT
DECL|UARTLP_C1_PE_MASK|macro|UARTLP_C1_PE_MASK
DECL|UARTLP_C1_PE_SHIFT|macro|UARTLP_C1_PE_SHIFT
DECL|UARTLP_C1_PT_MASK|macro|UARTLP_C1_PT_MASK
DECL|UARTLP_C1_PT_SHIFT|macro|UARTLP_C1_PT_SHIFT
DECL|UARTLP_C1_REG|macro|UARTLP_C1_REG
DECL|UARTLP_C1_RSRC_MASK|macro|UARTLP_C1_RSRC_MASK
DECL|UARTLP_C1_RSRC_SHIFT|macro|UARTLP_C1_RSRC_SHIFT
DECL|UARTLP_C1_WAKE_MASK|macro|UARTLP_C1_WAKE_MASK
DECL|UARTLP_C1_WAKE_SHIFT|macro|UARTLP_C1_WAKE_SHIFT
DECL|UARTLP_C2_ILIE_MASK|macro|UARTLP_C2_ILIE_MASK
DECL|UARTLP_C2_ILIE_SHIFT|macro|UARTLP_C2_ILIE_SHIFT
DECL|UARTLP_C2_REG|macro|UARTLP_C2_REG
DECL|UARTLP_C2_RE_MASK|macro|UARTLP_C2_RE_MASK
DECL|UARTLP_C2_RE_SHIFT|macro|UARTLP_C2_RE_SHIFT
DECL|UARTLP_C2_RIE_MASK|macro|UARTLP_C2_RIE_MASK
DECL|UARTLP_C2_RIE_SHIFT|macro|UARTLP_C2_RIE_SHIFT
DECL|UARTLP_C2_RWU_MASK|macro|UARTLP_C2_RWU_MASK
DECL|UARTLP_C2_RWU_SHIFT|macro|UARTLP_C2_RWU_SHIFT
DECL|UARTLP_C2_SBK_MASK|macro|UARTLP_C2_SBK_MASK
DECL|UARTLP_C2_SBK_SHIFT|macro|UARTLP_C2_SBK_SHIFT
DECL|UARTLP_C2_TCIE_MASK|macro|UARTLP_C2_TCIE_MASK
DECL|UARTLP_C2_TCIE_SHIFT|macro|UARTLP_C2_TCIE_SHIFT
DECL|UARTLP_C2_TE_MASK|macro|UARTLP_C2_TE_MASK
DECL|UARTLP_C2_TE_SHIFT|macro|UARTLP_C2_TE_SHIFT
DECL|UARTLP_C2_TIE_MASK|macro|UARTLP_C2_TIE_MASK
DECL|UARTLP_C2_TIE_SHIFT|macro|UARTLP_C2_TIE_SHIFT
DECL|UARTLP_C3_FEIE_MASK|macro|UARTLP_C3_FEIE_MASK
DECL|UARTLP_C3_FEIE_SHIFT|macro|UARTLP_C3_FEIE_SHIFT
DECL|UARTLP_C3_NEIE_MASK|macro|UARTLP_C3_NEIE_MASK
DECL|UARTLP_C3_NEIE_SHIFT|macro|UARTLP_C3_NEIE_SHIFT
DECL|UARTLP_C3_ORIE_MASK|macro|UARTLP_C3_ORIE_MASK
DECL|UARTLP_C3_ORIE_SHIFT|macro|UARTLP_C3_ORIE_SHIFT
DECL|UARTLP_C3_PEIE_MASK|macro|UARTLP_C3_PEIE_MASK
DECL|UARTLP_C3_PEIE_SHIFT|macro|UARTLP_C3_PEIE_SHIFT
DECL|UARTLP_C3_R8T9_MASK|macro|UARTLP_C3_R8T9_MASK
DECL|UARTLP_C3_R8T9_SHIFT|macro|UARTLP_C3_R8T9_SHIFT
DECL|UARTLP_C3_R9T8_MASK|macro|UARTLP_C3_R9T8_MASK
DECL|UARTLP_C3_R9T8_SHIFT|macro|UARTLP_C3_R9T8_SHIFT
DECL|UARTLP_C3_REG|macro|UARTLP_C3_REG
DECL|UARTLP_C3_TXDIR_MASK|macro|UARTLP_C3_TXDIR_MASK
DECL|UARTLP_C3_TXDIR_SHIFT|macro|UARTLP_C3_TXDIR_SHIFT
DECL|UARTLP_C3_TXINV_MASK|macro|UARTLP_C3_TXINV_MASK
DECL|UARTLP_C3_TXINV_SHIFT|macro|UARTLP_C3_TXINV_SHIFT
DECL|UARTLP_C4_M10_MASK|macro|UARTLP_C4_M10_MASK
DECL|UARTLP_C4_M10_SHIFT|macro|UARTLP_C4_M10_SHIFT
DECL|UARTLP_C4_MAEN1_MASK|macro|UARTLP_C4_MAEN1_MASK
DECL|UARTLP_C4_MAEN1_SHIFT|macro|UARTLP_C4_MAEN1_SHIFT
DECL|UARTLP_C4_MAEN2_MASK|macro|UARTLP_C4_MAEN2_MASK
DECL|UARTLP_C4_MAEN2_SHIFT|macro|UARTLP_C4_MAEN2_SHIFT
DECL|UARTLP_C4_OSR_MASK|macro|UARTLP_C4_OSR_MASK
DECL|UARTLP_C4_OSR_SHIFT|macro|UARTLP_C4_OSR_SHIFT
DECL|UARTLP_C4_OSR|macro|UARTLP_C4_OSR
DECL|UARTLP_C4_REG|macro|UARTLP_C4_REG
DECL|UARTLP_C5_BOTHEDGE_MASK|macro|UARTLP_C5_BOTHEDGE_MASK
DECL|UARTLP_C5_BOTHEDGE_SHIFT|macro|UARTLP_C5_BOTHEDGE_SHIFT
DECL|UARTLP_C5_RDMAE_MASK|macro|UARTLP_C5_RDMAE_MASK
DECL|UARTLP_C5_RDMAE_SHIFT|macro|UARTLP_C5_RDMAE_SHIFT
DECL|UARTLP_C5_REG|macro|UARTLP_C5_REG
DECL|UARTLP_C5_RESYNCDIS_MASK|macro|UARTLP_C5_RESYNCDIS_MASK
DECL|UARTLP_C5_RESYNCDIS_SHIFT|macro|UARTLP_C5_RESYNCDIS_SHIFT
DECL|UARTLP_C5_TDMAE_MASK|macro|UARTLP_C5_TDMAE_MASK
DECL|UARTLP_C5_TDMAE_SHIFT|macro|UARTLP_C5_TDMAE_SHIFT
DECL|UARTLP_D_R0T0_MASK|macro|UARTLP_D_R0T0_MASK
DECL|UARTLP_D_R0T0_SHIFT|macro|UARTLP_D_R0T0_SHIFT
DECL|UARTLP_D_R1T1_MASK|macro|UARTLP_D_R1T1_MASK
DECL|UARTLP_D_R1T1_SHIFT|macro|UARTLP_D_R1T1_SHIFT
DECL|UARTLP_D_R2T2_MASK|macro|UARTLP_D_R2T2_MASK
DECL|UARTLP_D_R2T2_SHIFT|macro|UARTLP_D_R2T2_SHIFT
DECL|UARTLP_D_R3T3_MASK|macro|UARTLP_D_R3T3_MASK
DECL|UARTLP_D_R3T3_SHIFT|macro|UARTLP_D_R3T3_SHIFT
DECL|UARTLP_D_R4T4_MASK|macro|UARTLP_D_R4T4_MASK
DECL|UARTLP_D_R4T4_SHIFT|macro|UARTLP_D_R4T4_SHIFT
DECL|UARTLP_D_R5T5_MASK|macro|UARTLP_D_R5T5_MASK
DECL|UARTLP_D_R5T5_SHIFT|macro|UARTLP_D_R5T5_SHIFT
DECL|UARTLP_D_R6T6_MASK|macro|UARTLP_D_R6T6_MASK
DECL|UARTLP_D_R6T6_SHIFT|macro|UARTLP_D_R6T6_SHIFT
DECL|UARTLP_D_R7T7_MASK|macro|UARTLP_D_R7T7_MASK
DECL|UARTLP_D_R7T7_SHIFT|macro|UARTLP_D_R7T7_SHIFT
DECL|UARTLP_D_REG|macro|UARTLP_D_REG
DECL|UARTLP_MA1_MA_MASK|macro|UARTLP_MA1_MA_MASK
DECL|UARTLP_MA1_MA_SHIFT|macro|UARTLP_MA1_MA_SHIFT
DECL|UARTLP_MA1_MA|macro|UARTLP_MA1_MA
DECL|UARTLP_MA1_REG|macro|UARTLP_MA1_REG
DECL|UARTLP_MA2_MA_MASK|macro|UARTLP_MA2_MA_MASK
DECL|UARTLP_MA2_MA_SHIFT|macro|UARTLP_MA2_MA_SHIFT
DECL|UARTLP_MA2_MA|macro|UARTLP_MA2_MA
DECL|UARTLP_MA2_REG|macro|UARTLP_MA2_REG
DECL|UARTLP_S1_FE_MASK|macro|UARTLP_S1_FE_MASK
DECL|UARTLP_S1_FE_SHIFT|macro|UARTLP_S1_FE_SHIFT
DECL|UARTLP_S1_IDLE_MASK|macro|UARTLP_S1_IDLE_MASK
DECL|UARTLP_S1_IDLE_SHIFT|macro|UARTLP_S1_IDLE_SHIFT
DECL|UARTLP_S1_NF_MASK|macro|UARTLP_S1_NF_MASK
DECL|UARTLP_S1_NF_SHIFT|macro|UARTLP_S1_NF_SHIFT
DECL|UARTLP_S1_OR_MASK|macro|UARTLP_S1_OR_MASK
DECL|UARTLP_S1_OR_SHIFT|macro|UARTLP_S1_OR_SHIFT
DECL|UARTLP_S1_PF_MASK|macro|UARTLP_S1_PF_MASK
DECL|UARTLP_S1_PF_SHIFT|macro|UARTLP_S1_PF_SHIFT
DECL|UARTLP_S1_RDRF_MASK|macro|UARTLP_S1_RDRF_MASK
DECL|UARTLP_S1_RDRF_SHIFT|macro|UARTLP_S1_RDRF_SHIFT
DECL|UARTLP_S1_REG|macro|UARTLP_S1_REG
DECL|UARTLP_S1_TC_MASK|macro|UARTLP_S1_TC_MASK
DECL|UARTLP_S1_TC_SHIFT|macro|UARTLP_S1_TC_SHIFT
DECL|UARTLP_S1_TDRE_MASK|macro|UARTLP_S1_TDRE_MASK
DECL|UARTLP_S1_TDRE_SHIFT|macro|UARTLP_S1_TDRE_SHIFT
DECL|UARTLP_S2_BRK13_MASK|macro|UARTLP_S2_BRK13_MASK
DECL|UARTLP_S2_BRK13_SHIFT|macro|UARTLP_S2_BRK13_SHIFT
DECL|UARTLP_S2_LBKDE_MASK|macro|UARTLP_S2_LBKDE_MASK
DECL|UARTLP_S2_LBKDE_SHIFT|macro|UARTLP_S2_LBKDE_SHIFT
DECL|UARTLP_S2_LBKDIF_MASK|macro|UARTLP_S2_LBKDIF_MASK
DECL|UARTLP_S2_LBKDIF_SHIFT|macro|UARTLP_S2_LBKDIF_SHIFT
DECL|UARTLP_S2_MSBF_MASK|macro|UARTLP_S2_MSBF_MASK
DECL|UARTLP_S2_MSBF_SHIFT|macro|UARTLP_S2_MSBF_SHIFT
DECL|UARTLP_S2_RAF_MASK|macro|UARTLP_S2_RAF_MASK
DECL|UARTLP_S2_RAF_SHIFT|macro|UARTLP_S2_RAF_SHIFT
DECL|UARTLP_S2_REG|macro|UARTLP_S2_REG
DECL|UARTLP_S2_RWUID_MASK|macro|UARTLP_S2_RWUID_MASK
DECL|UARTLP_S2_RWUID_SHIFT|macro|UARTLP_S2_RWUID_SHIFT
DECL|UARTLP_S2_RXEDGIF_MASK|macro|UARTLP_S2_RXEDGIF_MASK
DECL|UARTLP_S2_RXEDGIF_SHIFT|macro|UARTLP_S2_RXEDGIF_SHIFT
DECL|UARTLP_S2_RXINV_MASK|macro|UARTLP_S2_RXINV_MASK
DECL|UARTLP_S2_RXINV_SHIFT|macro|UARTLP_S2_RXINV_SHIFT
DECL|UARTLP_Type|macro|UARTLP_Type
DECL|UART_BASE_ADDRS|macro|UART_BASE_ADDRS
DECL|UART_BASE_PTRS|macro|UART_BASE_PTRS
DECL|UART_BDH_LBKDIE_MASK|macro|UART_BDH_LBKDIE_MASK
DECL|UART_BDH_LBKDIE_SHIFT|macro|UART_BDH_LBKDIE_SHIFT
DECL|UART_BDH_LBKDIE|macro|UART_BDH_LBKDIE
DECL|UART_BDH_RXEDGIE_MASK|macro|UART_BDH_RXEDGIE_MASK
DECL|UART_BDH_RXEDGIE_SHIFT|macro|UART_BDH_RXEDGIE_SHIFT
DECL|UART_BDH_RXEDGIE|macro|UART_BDH_RXEDGIE
DECL|UART_BDH_SBNS_MASK|macro|UART_BDH_SBNS_MASK
DECL|UART_BDH_SBNS_SHIFT|macro|UART_BDH_SBNS_SHIFT
DECL|UART_BDH_SBNS|macro|UART_BDH_SBNS
DECL|UART_BDH_SBR_MASK|macro|UART_BDH_SBR_MASK
DECL|UART_BDH_SBR_SHIFT|macro|UART_BDH_SBR_SHIFT
DECL|UART_BDH_SBR|macro|UART_BDH_SBR
DECL|UART_BDL_SBR_MASK|macro|UART_BDL_SBR_MASK
DECL|UART_BDL_SBR_SHIFT|macro|UART_BDL_SBR_SHIFT
DECL|UART_BDL_SBR|macro|UART_BDL_SBR
DECL|UART_C1_ILT_MASK|macro|UART_C1_ILT_MASK
DECL|UART_C1_ILT_SHIFT|macro|UART_C1_ILT_SHIFT
DECL|UART_C1_ILT|macro|UART_C1_ILT
DECL|UART_C1_LOOPS_MASK|macro|UART_C1_LOOPS_MASK
DECL|UART_C1_LOOPS_SHIFT|macro|UART_C1_LOOPS_SHIFT
DECL|UART_C1_LOOPS|macro|UART_C1_LOOPS
DECL|UART_C1_M_MASK|macro|UART_C1_M_MASK
DECL|UART_C1_M_SHIFT|macro|UART_C1_M_SHIFT
DECL|UART_C1_M|macro|UART_C1_M
DECL|UART_C1_PE_MASK|macro|UART_C1_PE_MASK
DECL|UART_C1_PE_SHIFT|macro|UART_C1_PE_SHIFT
DECL|UART_C1_PE|macro|UART_C1_PE
DECL|UART_C1_PT_MASK|macro|UART_C1_PT_MASK
DECL|UART_C1_PT_SHIFT|macro|UART_C1_PT_SHIFT
DECL|UART_C1_PT|macro|UART_C1_PT
DECL|UART_C1_RSRC_MASK|macro|UART_C1_RSRC_MASK
DECL|UART_C1_RSRC_SHIFT|macro|UART_C1_RSRC_SHIFT
DECL|UART_C1_RSRC|macro|UART_C1_RSRC
DECL|UART_C1_UARTSWAI_MASK|macro|UART_C1_UARTSWAI_MASK
DECL|UART_C1_UARTSWAI_SHIFT|macro|UART_C1_UARTSWAI_SHIFT
DECL|UART_C1_UARTSWAI|macro|UART_C1_UARTSWAI
DECL|UART_C1_WAKE_MASK|macro|UART_C1_WAKE_MASK
DECL|UART_C1_WAKE_SHIFT|macro|UART_C1_WAKE_SHIFT
DECL|UART_C1_WAKE|macro|UART_C1_WAKE
DECL|UART_C2_ILIE_MASK|macro|UART_C2_ILIE_MASK
DECL|UART_C2_ILIE_SHIFT|macro|UART_C2_ILIE_SHIFT
DECL|UART_C2_ILIE|macro|UART_C2_ILIE
DECL|UART_C2_RE_MASK|macro|UART_C2_RE_MASK
DECL|UART_C2_RE_SHIFT|macro|UART_C2_RE_SHIFT
DECL|UART_C2_RE|macro|UART_C2_RE
DECL|UART_C2_RIE_MASK|macro|UART_C2_RIE_MASK
DECL|UART_C2_RIE_SHIFT|macro|UART_C2_RIE_SHIFT
DECL|UART_C2_RIE|macro|UART_C2_RIE
DECL|UART_C2_RWU_MASK|macro|UART_C2_RWU_MASK
DECL|UART_C2_RWU_SHIFT|macro|UART_C2_RWU_SHIFT
DECL|UART_C2_RWU|macro|UART_C2_RWU
DECL|UART_C2_SBK_MASK|macro|UART_C2_SBK_MASK
DECL|UART_C2_SBK_SHIFT|macro|UART_C2_SBK_SHIFT
DECL|UART_C2_SBK|macro|UART_C2_SBK
DECL|UART_C2_TCIE_MASK|macro|UART_C2_TCIE_MASK
DECL|UART_C2_TCIE_SHIFT|macro|UART_C2_TCIE_SHIFT
DECL|UART_C2_TCIE|macro|UART_C2_TCIE
DECL|UART_C2_TE_MASK|macro|UART_C2_TE_MASK
DECL|UART_C2_TE_SHIFT|macro|UART_C2_TE_SHIFT
DECL|UART_C2_TE|macro|UART_C2_TE
DECL|UART_C2_TIE_MASK|macro|UART_C2_TIE_MASK
DECL|UART_C2_TIE_SHIFT|macro|UART_C2_TIE_SHIFT
DECL|UART_C2_TIE|macro|UART_C2_TIE
DECL|UART_C3_FEIE_MASK|macro|UART_C3_FEIE_MASK
DECL|UART_C3_FEIE_SHIFT|macro|UART_C3_FEIE_SHIFT
DECL|UART_C3_FEIE|macro|UART_C3_FEIE
DECL|UART_C3_NEIE_MASK|macro|UART_C3_NEIE_MASK
DECL|UART_C3_NEIE_SHIFT|macro|UART_C3_NEIE_SHIFT
DECL|UART_C3_NEIE|macro|UART_C3_NEIE
DECL|UART_C3_ORIE_MASK|macro|UART_C3_ORIE_MASK
DECL|UART_C3_ORIE_SHIFT|macro|UART_C3_ORIE_SHIFT
DECL|UART_C3_ORIE|macro|UART_C3_ORIE
DECL|UART_C3_PEIE_MASK|macro|UART_C3_PEIE_MASK
DECL|UART_C3_PEIE_SHIFT|macro|UART_C3_PEIE_SHIFT
DECL|UART_C3_PEIE|macro|UART_C3_PEIE
DECL|UART_C3_R8_MASK|macro|UART_C3_R8_MASK
DECL|UART_C3_R8_SHIFT|macro|UART_C3_R8_SHIFT
DECL|UART_C3_R8|macro|UART_C3_R8
DECL|UART_C3_T8_MASK|macro|UART_C3_T8_MASK
DECL|UART_C3_T8_SHIFT|macro|UART_C3_T8_SHIFT
DECL|UART_C3_T8|macro|UART_C3_T8
DECL|UART_C3_TXDIR_MASK|macro|UART_C3_TXDIR_MASK
DECL|UART_C3_TXDIR_SHIFT|macro|UART_C3_TXDIR_SHIFT
DECL|UART_C3_TXDIR|macro|UART_C3_TXDIR
DECL|UART_C3_TXINV_MASK|macro|UART_C3_TXINV_MASK
DECL|UART_C3_TXINV_SHIFT|macro|UART_C3_TXINV_SHIFT
DECL|UART_C3_TXINV|macro|UART_C3_TXINV
DECL|UART_C4_ILDMAS_MASK|macro|UART_C4_ILDMAS_MASK
DECL|UART_C4_ILDMAS_SHIFT|macro|UART_C4_ILDMAS_SHIFT
DECL|UART_C4_LBKDDMAS_MASK|macro|UART_C4_LBKDDMAS_MASK
DECL|UART_C4_LBKDDMAS_SHIFT|macro|UART_C4_LBKDDMAS_SHIFT
DECL|UART_C4_RDMAS_MASK|macro|UART_C4_RDMAS_MASK
DECL|UART_C4_RDMAS_SHIFT|macro|UART_C4_RDMAS_SHIFT
DECL|UART_C4_RDMAS|macro|UART_C4_RDMAS
DECL|UART_C4_TCDMAS_MASK|macro|UART_C4_TCDMAS_MASK
DECL|UART_C4_TCDMAS_SHIFT|macro|UART_C4_TCDMAS_SHIFT
DECL|UART_C4_TDMAS_MASK|macro|UART_C4_TDMAS_MASK
DECL|UART_C4_TDMAS_SHIFT|macro|UART_C4_TDMAS_SHIFT
DECL|UART_C4_TDMAS|macro|UART_C4_TDMAS
DECL|UART_D_R0T0_MASK|macro|UART_D_R0T0_MASK
DECL|UART_D_R0T0_SHIFT|macro|UART_D_R0T0_SHIFT
DECL|UART_D_R0T0|macro|UART_D_R0T0
DECL|UART_D_R1T1_MASK|macro|UART_D_R1T1_MASK
DECL|UART_D_R1T1_SHIFT|macro|UART_D_R1T1_SHIFT
DECL|UART_D_R1T1|macro|UART_D_R1T1
DECL|UART_D_R2T2_MASK|macro|UART_D_R2T2_MASK
DECL|UART_D_R2T2_SHIFT|macro|UART_D_R2T2_SHIFT
DECL|UART_D_R2T2|macro|UART_D_R2T2
DECL|UART_D_R3T3_MASK|macro|UART_D_R3T3_MASK
DECL|UART_D_R3T3_SHIFT|macro|UART_D_R3T3_SHIFT
DECL|UART_D_R3T3|macro|UART_D_R3T3
DECL|UART_D_R4T4_MASK|macro|UART_D_R4T4_MASK
DECL|UART_D_R4T4_SHIFT|macro|UART_D_R4T4_SHIFT
DECL|UART_D_R4T4|macro|UART_D_R4T4
DECL|UART_D_R5T5_MASK|macro|UART_D_R5T5_MASK
DECL|UART_D_R5T5_SHIFT|macro|UART_D_R5T5_SHIFT
DECL|UART_D_R5T5|macro|UART_D_R5T5
DECL|UART_D_R6T6_MASK|macro|UART_D_R6T6_MASK
DECL|UART_D_R6T6_SHIFT|macro|UART_D_R6T6_SHIFT
DECL|UART_D_R6T6|macro|UART_D_R6T6
DECL|UART_D_R7T7_MASK|macro|UART_D_R7T7_MASK
DECL|UART_D_R7T7_SHIFT|macro|UART_D_R7T7_SHIFT
DECL|UART_D_R7T7|macro|UART_D_R7T7
DECL|UART_ERR_IRQS|macro|UART_ERR_IRQS
DECL|UART_RX_TX_IRQS|macro|UART_RX_TX_IRQS
DECL|UART_S1_FE_MASK|macro|UART_S1_FE_MASK
DECL|UART_S1_FE_SHIFT|macro|UART_S1_FE_SHIFT
DECL|UART_S1_FE|macro|UART_S1_FE
DECL|UART_S1_IDLE_MASK|macro|UART_S1_IDLE_MASK
DECL|UART_S1_IDLE_SHIFT|macro|UART_S1_IDLE_SHIFT
DECL|UART_S1_IDLE|macro|UART_S1_IDLE
DECL|UART_S1_NF_MASK|macro|UART_S1_NF_MASK
DECL|UART_S1_NF_SHIFT|macro|UART_S1_NF_SHIFT
DECL|UART_S1_NF|macro|UART_S1_NF
DECL|UART_S1_OR_MASK|macro|UART_S1_OR_MASK
DECL|UART_S1_OR_SHIFT|macro|UART_S1_OR_SHIFT
DECL|UART_S1_OR|macro|UART_S1_OR
DECL|UART_S1_PF_MASK|macro|UART_S1_PF_MASK
DECL|UART_S1_PF_SHIFT|macro|UART_S1_PF_SHIFT
DECL|UART_S1_PF|macro|UART_S1_PF
DECL|UART_S1_RDRF_MASK|macro|UART_S1_RDRF_MASK
DECL|UART_S1_RDRF_SHIFT|macro|UART_S1_RDRF_SHIFT
DECL|UART_S1_RDRF|macro|UART_S1_RDRF
DECL|UART_S1_TC_MASK|macro|UART_S1_TC_MASK
DECL|UART_S1_TC_SHIFT|macro|UART_S1_TC_SHIFT
DECL|UART_S1_TC|macro|UART_S1_TC
DECL|UART_S1_TDRE_MASK|macro|UART_S1_TDRE_MASK
DECL|UART_S1_TDRE_SHIFT|macro|UART_S1_TDRE_SHIFT
DECL|UART_S1_TDRE|macro|UART_S1_TDRE
DECL|UART_S2_BRK13_MASK|macro|UART_S2_BRK13_MASK
DECL|UART_S2_BRK13_SHIFT|macro|UART_S2_BRK13_SHIFT
DECL|UART_S2_BRK13|macro|UART_S2_BRK13
DECL|UART_S2_LBKDE_MASK|macro|UART_S2_LBKDE_MASK
DECL|UART_S2_LBKDE_SHIFT|macro|UART_S2_LBKDE_SHIFT
DECL|UART_S2_LBKDE|macro|UART_S2_LBKDE
DECL|UART_S2_LBKDIF_MASK|macro|UART_S2_LBKDIF_MASK
DECL|UART_S2_LBKDIF_SHIFT|macro|UART_S2_LBKDIF_SHIFT
DECL|UART_S2_LBKDIF|macro|UART_S2_LBKDIF
DECL|UART_S2_RAF_MASK|macro|UART_S2_RAF_MASK
DECL|UART_S2_RAF_SHIFT|macro|UART_S2_RAF_SHIFT
DECL|UART_S2_RAF|macro|UART_S2_RAF
DECL|UART_S2_RWUID_MASK|macro|UART_S2_RWUID_MASK
DECL|UART_S2_RWUID_SHIFT|macro|UART_S2_RWUID_SHIFT
DECL|UART_S2_RWUID|macro|UART_S2_RWUID
DECL|UART_S2_RXEDGIF_MASK|macro|UART_S2_RXEDGIF_MASK
DECL|UART_S2_RXEDGIF_SHIFT|macro|UART_S2_RXEDGIF_SHIFT
DECL|UART_S2_RXEDGIF|macro|UART_S2_RXEDGIF
DECL|UART_S2_RXINV_MASK|macro|UART_S2_RXINV_MASK
DECL|UART_S2_RXINV_SHIFT|macro|UART_S2_RXINV_SHIFT
DECL|UART_S2_RXINV|macro|UART_S2_RXINV
DECL|UART_Type|typedef|} UART_Type;
DECL|UIDL|member|__I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
DECL|UIDMH|member|__I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
DECL|UIDML|member|__I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
DECL|USB0_BASE|macro|USB0_BASE
DECL|USB0_IRQn|enumerator|USB0_IRQn = 24, /**< USB0 interrupt */
DECL|USB0|macro|USB0
DECL|USBCTRL|member|__IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
DECL|USBFRMADJUST|member|__IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
DECL|USBTRC0|member|__IO uint8_t USBTRC0; /**< USB Transceiver Control Register 0, offset: 0x10C */
DECL|USB_ADDINFO_IEHOST_MASK|macro|USB_ADDINFO_IEHOST_MASK
DECL|USB_ADDINFO_IEHOST_SHIFT|macro|USB_ADDINFO_IEHOST_SHIFT
DECL|USB_ADDINFO_IEHOST|macro|USB_ADDINFO_IEHOST
DECL|USB_ADDINFO_IRQNUM_MASK|macro|USB_ADDINFO_IRQNUM_MASK
DECL|USB_ADDINFO_IRQNUM_SHIFT|macro|USB_ADDINFO_IRQNUM_SHIFT
DECL|USB_ADDINFO_IRQNUM|macro|USB_ADDINFO_IRQNUM
DECL|USB_ADDR_ADDR_MASK|macro|USB_ADDR_ADDR_MASK
DECL|USB_ADDR_ADDR_SHIFT|macro|USB_ADDR_ADDR_SHIFT
DECL|USB_ADDR_ADDR|macro|USB_ADDR_ADDR
DECL|USB_ADDR_LSEN_MASK|macro|USB_ADDR_LSEN_MASK
DECL|USB_ADDR_LSEN_SHIFT|macro|USB_ADDR_LSEN_SHIFT
DECL|USB_ADDR_LSEN|macro|USB_ADDR_LSEN
DECL|USB_BASE_ADDRS|macro|USB_BASE_ADDRS
DECL|USB_BASE_PTRS|macro|USB_BASE_PTRS
DECL|USB_BDTPAGE1_BDTBA_MASK|macro|USB_BDTPAGE1_BDTBA_MASK
DECL|USB_BDTPAGE1_BDTBA_SHIFT|macro|USB_BDTPAGE1_BDTBA_SHIFT
DECL|USB_BDTPAGE1_BDTBA|macro|USB_BDTPAGE1_BDTBA
DECL|USB_BDTPAGE2_BDTBA_MASK|macro|USB_BDTPAGE2_BDTBA_MASK
DECL|USB_BDTPAGE2_BDTBA_SHIFT|macro|USB_BDTPAGE2_BDTBA_SHIFT
DECL|USB_BDTPAGE2_BDTBA|macro|USB_BDTPAGE2_BDTBA
DECL|USB_BDTPAGE3_BDTBA_MASK|macro|USB_BDTPAGE3_BDTBA_MASK
DECL|USB_BDTPAGE3_BDTBA_SHIFT|macro|USB_BDTPAGE3_BDTBA_SHIFT
DECL|USB_BDTPAGE3_BDTBA|macro|USB_BDTPAGE3_BDTBA
DECL|USB_CONTROL_DPPULLUPNONOTG_MASK|macro|USB_CONTROL_DPPULLUPNONOTG_MASK
DECL|USB_CONTROL_DPPULLUPNONOTG_SHIFT|macro|USB_CONTROL_DPPULLUPNONOTG_SHIFT
DECL|USB_CONTROL_DPPULLUPNONOTG|macro|USB_CONTROL_DPPULLUPNONOTG
DECL|USB_CTL_HOSTMODEEN_MASK|macro|USB_CTL_HOSTMODEEN_MASK
DECL|USB_CTL_HOSTMODEEN_SHIFT|macro|USB_CTL_HOSTMODEEN_SHIFT
DECL|USB_CTL_HOSTMODEEN|macro|USB_CTL_HOSTMODEEN
DECL|USB_CTL_JSTATE_MASK|macro|USB_CTL_JSTATE_MASK
DECL|USB_CTL_JSTATE_SHIFT|macro|USB_CTL_JSTATE_SHIFT
DECL|USB_CTL_JSTATE|macro|USB_CTL_JSTATE
DECL|USB_CTL_ODDRST_MASK|macro|USB_CTL_ODDRST_MASK
DECL|USB_CTL_ODDRST_SHIFT|macro|USB_CTL_ODDRST_SHIFT
DECL|USB_CTL_ODDRST|macro|USB_CTL_ODDRST
DECL|USB_CTL_RESET_MASK|macro|USB_CTL_RESET_MASK
DECL|USB_CTL_RESET_SHIFT|macro|USB_CTL_RESET_SHIFT
DECL|USB_CTL_RESET|macro|USB_CTL_RESET
DECL|USB_CTL_RESUME_MASK|macro|USB_CTL_RESUME_MASK
DECL|USB_CTL_RESUME_SHIFT|macro|USB_CTL_RESUME_SHIFT
DECL|USB_CTL_RESUME|macro|USB_CTL_RESUME
DECL|USB_CTL_SE0_MASK|macro|USB_CTL_SE0_MASK
DECL|USB_CTL_SE0_SHIFT|macro|USB_CTL_SE0_SHIFT
DECL|USB_CTL_SE0|macro|USB_CTL_SE0
DECL|USB_CTL_TXSUSPENDTOKENBUSY_MASK|macro|USB_CTL_TXSUSPENDTOKENBUSY_MASK
DECL|USB_CTL_TXSUSPENDTOKENBUSY_SHIFT|macro|USB_CTL_TXSUSPENDTOKENBUSY_SHIFT
DECL|USB_CTL_TXSUSPENDTOKENBUSY|macro|USB_CTL_TXSUSPENDTOKENBUSY
DECL|USB_CTL_USBENSOFEN_MASK|macro|USB_CTL_USBENSOFEN_MASK
DECL|USB_CTL_USBENSOFEN_SHIFT|macro|USB_CTL_USBENSOFEN_SHIFT
DECL|USB_CTL_USBENSOFEN|macro|USB_CTL_USBENSOFEN
DECL|USB_ENDPT_COUNT|macro|USB_ENDPT_COUNT
DECL|USB_ENDPT_EPCTLDIS_MASK|macro|USB_ENDPT_EPCTLDIS_MASK
DECL|USB_ENDPT_EPCTLDIS_SHIFT|macro|USB_ENDPT_EPCTLDIS_SHIFT
DECL|USB_ENDPT_EPCTLDIS|macro|USB_ENDPT_EPCTLDIS
DECL|USB_ENDPT_EPHSHK_MASK|macro|USB_ENDPT_EPHSHK_MASK
DECL|USB_ENDPT_EPHSHK_SHIFT|macro|USB_ENDPT_EPHSHK_SHIFT
DECL|USB_ENDPT_EPHSHK|macro|USB_ENDPT_EPHSHK
DECL|USB_ENDPT_EPRXEN_MASK|macro|USB_ENDPT_EPRXEN_MASK
DECL|USB_ENDPT_EPRXEN_SHIFT|macro|USB_ENDPT_EPRXEN_SHIFT
DECL|USB_ENDPT_EPRXEN|macro|USB_ENDPT_EPRXEN
DECL|USB_ENDPT_EPSTALL_MASK|macro|USB_ENDPT_EPSTALL_MASK
DECL|USB_ENDPT_EPSTALL_SHIFT|macro|USB_ENDPT_EPSTALL_SHIFT
DECL|USB_ENDPT_EPSTALL|macro|USB_ENDPT_EPSTALL
DECL|USB_ENDPT_EPTXEN_MASK|macro|USB_ENDPT_EPTXEN_MASK
DECL|USB_ENDPT_EPTXEN_SHIFT|macro|USB_ENDPT_EPTXEN_SHIFT
DECL|USB_ENDPT_EPTXEN|macro|USB_ENDPT_EPTXEN
DECL|USB_ENDPT_HOSTWOHUB_MASK|macro|USB_ENDPT_HOSTWOHUB_MASK
DECL|USB_ENDPT_HOSTWOHUB_SHIFT|macro|USB_ENDPT_HOSTWOHUB_SHIFT
DECL|USB_ENDPT_HOSTWOHUB|macro|USB_ENDPT_HOSTWOHUB
DECL|USB_ENDPT_RETRYDIS_MASK|macro|USB_ENDPT_RETRYDIS_MASK
DECL|USB_ENDPT_RETRYDIS_SHIFT|macro|USB_ENDPT_RETRYDIS_SHIFT
DECL|USB_ENDPT_RETRYDIS|macro|USB_ENDPT_RETRYDIS
DECL|USB_ERREN_BTOERREN_MASK|macro|USB_ERREN_BTOERREN_MASK
DECL|USB_ERREN_BTOERREN_SHIFT|macro|USB_ERREN_BTOERREN_SHIFT
DECL|USB_ERREN_BTOERREN|macro|USB_ERREN_BTOERREN
DECL|USB_ERREN_BTSERREN_MASK|macro|USB_ERREN_BTSERREN_MASK
DECL|USB_ERREN_BTSERREN_SHIFT|macro|USB_ERREN_BTSERREN_SHIFT
DECL|USB_ERREN_BTSERREN|macro|USB_ERREN_BTSERREN
DECL|USB_ERREN_CRC16EN_MASK|macro|USB_ERREN_CRC16EN_MASK
DECL|USB_ERREN_CRC16EN_SHIFT|macro|USB_ERREN_CRC16EN_SHIFT
DECL|USB_ERREN_CRC16EN|macro|USB_ERREN_CRC16EN
DECL|USB_ERREN_CRC5EOFEN_MASK|macro|USB_ERREN_CRC5EOFEN_MASK
DECL|USB_ERREN_CRC5EOFEN_SHIFT|macro|USB_ERREN_CRC5EOFEN_SHIFT
DECL|USB_ERREN_CRC5EOFEN|macro|USB_ERREN_CRC5EOFEN
DECL|USB_ERREN_DFN8EN_MASK|macro|USB_ERREN_DFN8EN_MASK
DECL|USB_ERREN_DFN8EN_SHIFT|macro|USB_ERREN_DFN8EN_SHIFT
DECL|USB_ERREN_DFN8EN|macro|USB_ERREN_DFN8EN
DECL|USB_ERREN_DMAERREN_MASK|macro|USB_ERREN_DMAERREN_MASK
DECL|USB_ERREN_DMAERREN_SHIFT|macro|USB_ERREN_DMAERREN_SHIFT
DECL|USB_ERREN_DMAERREN|macro|USB_ERREN_DMAERREN
DECL|USB_ERREN_PIDERREN_MASK|macro|USB_ERREN_PIDERREN_MASK
DECL|USB_ERREN_PIDERREN_SHIFT|macro|USB_ERREN_PIDERREN_SHIFT
DECL|USB_ERREN_PIDERREN|macro|USB_ERREN_PIDERREN
DECL|USB_ERRSTAT_BTOERR_MASK|macro|USB_ERRSTAT_BTOERR_MASK
DECL|USB_ERRSTAT_BTOERR_SHIFT|macro|USB_ERRSTAT_BTOERR_SHIFT
DECL|USB_ERRSTAT_BTOERR|macro|USB_ERRSTAT_BTOERR
DECL|USB_ERRSTAT_BTSERR_MASK|macro|USB_ERRSTAT_BTSERR_MASK
DECL|USB_ERRSTAT_BTSERR_SHIFT|macro|USB_ERRSTAT_BTSERR_SHIFT
DECL|USB_ERRSTAT_BTSERR|macro|USB_ERRSTAT_BTSERR
DECL|USB_ERRSTAT_CRC16_MASK|macro|USB_ERRSTAT_CRC16_MASK
DECL|USB_ERRSTAT_CRC16_SHIFT|macro|USB_ERRSTAT_CRC16_SHIFT
DECL|USB_ERRSTAT_CRC16|macro|USB_ERRSTAT_CRC16
DECL|USB_ERRSTAT_CRC5EOF_MASK|macro|USB_ERRSTAT_CRC5EOF_MASK
DECL|USB_ERRSTAT_CRC5EOF_SHIFT|macro|USB_ERRSTAT_CRC5EOF_SHIFT
DECL|USB_ERRSTAT_CRC5EOF|macro|USB_ERRSTAT_CRC5EOF
DECL|USB_ERRSTAT_DFN8_MASK|macro|USB_ERRSTAT_DFN8_MASK
DECL|USB_ERRSTAT_DFN8_SHIFT|macro|USB_ERRSTAT_DFN8_SHIFT
DECL|USB_ERRSTAT_DFN8|macro|USB_ERRSTAT_DFN8
DECL|USB_ERRSTAT_DMAERR_MASK|macro|USB_ERRSTAT_DMAERR_MASK
DECL|USB_ERRSTAT_DMAERR_SHIFT|macro|USB_ERRSTAT_DMAERR_SHIFT
DECL|USB_ERRSTAT_DMAERR|macro|USB_ERRSTAT_DMAERR
DECL|USB_ERRSTAT_PIDERR_MASK|macro|USB_ERRSTAT_PIDERR_MASK
DECL|USB_ERRSTAT_PIDERR_SHIFT|macro|USB_ERRSTAT_PIDERR_SHIFT
DECL|USB_ERRSTAT_PIDERR|macro|USB_ERRSTAT_PIDERR
DECL|USB_FRMNUMH_FRM_MASK|macro|USB_FRMNUMH_FRM_MASK
DECL|USB_FRMNUMH_FRM_SHIFT|macro|USB_FRMNUMH_FRM_SHIFT
DECL|USB_FRMNUMH_FRM|macro|USB_FRMNUMH_FRM
DECL|USB_FRMNUML_FRM_MASK|macro|USB_FRMNUML_FRM_MASK
DECL|USB_FRMNUML_FRM_SHIFT|macro|USB_FRMNUML_FRM_SHIFT
DECL|USB_FRMNUML_FRM|macro|USB_FRMNUML_FRM
DECL|USB_IDCOMP_NID_MASK|macro|USB_IDCOMP_NID_MASK
DECL|USB_IDCOMP_NID_SHIFT|macro|USB_IDCOMP_NID_SHIFT
DECL|USB_IDCOMP_NID|macro|USB_IDCOMP_NID
DECL|USB_INTEN_ATTACHEN_MASK|macro|USB_INTEN_ATTACHEN_MASK
DECL|USB_INTEN_ATTACHEN_SHIFT|macro|USB_INTEN_ATTACHEN_SHIFT
DECL|USB_INTEN_ATTACHEN|macro|USB_INTEN_ATTACHEN
DECL|USB_INTEN_ERROREN_MASK|macro|USB_INTEN_ERROREN_MASK
DECL|USB_INTEN_ERROREN_SHIFT|macro|USB_INTEN_ERROREN_SHIFT
DECL|USB_INTEN_ERROREN|macro|USB_INTEN_ERROREN
DECL|USB_INTEN_RESUMEEN_MASK|macro|USB_INTEN_RESUMEEN_MASK
DECL|USB_INTEN_RESUMEEN_SHIFT|macro|USB_INTEN_RESUMEEN_SHIFT
DECL|USB_INTEN_RESUMEEN|macro|USB_INTEN_RESUMEEN
DECL|USB_INTEN_SLEEPEN_MASK|macro|USB_INTEN_SLEEPEN_MASK
DECL|USB_INTEN_SLEEPEN_SHIFT|macro|USB_INTEN_SLEEPEN_SHIFT
DECL|USB_INTEN_SLEEPEN|macro|USB_INTEN_SLEEPEN
DECL|USB_INTEN_SOFTOKEN_MASK|macro|USB_INTEN_SOFTOKEN_MASK
DECL|USB_INTEN_SOFTOKEN_SHIFT|macro|USB_INTEN_SOFTOKEN_SHIFT
DECL|USB_INTEN_SOFTOKEN|macro|USB_INTEN_SOFTOKEN
DECL|USB_INTEN_STALLEN_MASK|macro|USB_INTEN_STALLEN_MASK
DECL|USB_INTEN_STALLEN_SHIFT|macro|USB_INTEN_STALLEN_SHIFT
DECL|USB_INTEN_STALLEN|macro|USB_INTEN_STALLEN
DECL|USB_INTEN_TOKDNEEN_MASK|macro|USB_INTEN_TOKDNEEN_MASK
DECL|USB_INTEN_TOKDNEEN_SHIFT|macro|USB_INTEN_TOKDNEEN_SHIFT
DECL|USB_INTEN_TOKDNEEN|macro|USB_INTEN_TOKDNEEN
DECL|USB_INTEN_USBRSTEN_MASK|macro|USB_INTEN_USBRSTEN_MASK
DECL|USB_INTEN_USBRSTEN_SHIFT|macro|USB_INTEN_USBRSTEN_SHIFT
DECL|USB_INTEN_USBRSTEN|macro|USB_INTEN_USBRSTEN
DECL|USB_IRQS|macro|USB_IRQS
DECL|USB_ISTAT_ATTACH_MASK|macro|USB_ISTAT_ATTACH_MASK
DECL|USB_ISTAT_ATTACH_SHIFT|macro|USB_ISTAT_ATTACH_SHIFT
DECL|USB_ISTAT_ATTACH|macro|USB_ISTAT_ATTACH
DECL|USB_ISTAT_ERROR_MASK|macro|USB_ISTAT_ERROR_MASK
DECL|USB_ISTAT_ERROR_SHIFT|macro|USB_ISTAT_ERROR_SHIFT
DECL|USB_ISTAT_ERROR|macro|USB_ISTAT_ERROR
DECL|USB_ISTAT_RESUME_MASK|macro|USB_ISTAT_RESUME_MASK
DECL|USB_ISTAT_RESUME_SHIFT|macro|USB_ISTAT_RESUME_SHIFT
DECL|USB_ISTAT_RESUME|macro|USB_ISTAT_RESUME
DECL|USB_ISTAT_SLEEP_MASK|macro|USB_ISTAT_SLEEP_MASK
DECL|USB_ISTAT_SLEEP_SHIFT|macro|USB_ISTAT_SLEEP_SHIFT
DECL|USB_ISTAT_SLEEP|macro|USB_ISTAT_SLEEP
DECL|USB_ISTAT_SOFTOK_MASK|macro|USB_ISTAT_SOFTOK_MASK
DECL|USB_ISTAT_SOFTOK_SHIFT|macro|USB_ISTAT_SOFTOK_SHIFT
DECL|USB_ISTAT_SOFTOK|macro|USB_ISTAT_SOFTOK
DECL|USB_ISTAT_STALL_MASK|macro|USB_ISTAT_STALL_MASK
DECL|USB_ISTAT_STALL_SHIFT|macro|USB_ISTAT_STALL_SHIFT
DECL|USB_ISTAT_STALL|macro|USB_ISTAT_STALL
DECL|USB_ISTAT_TOKDNE_MASK|macro|USB_ISTAT_TOKDNE_MASK
DECL|USB_ISTAT_TOKDNE_SHIFT|macro|USB_ISTAT_TOKDNE_SHIFT
DECL|USB_ISTAT_TOKDNE|macro|USB_ISTAT_TOKDNE
DECL|USB_ISTAT_USBRST_MASK|macro|USB_ISTAT_USBRST_MASK
DECL|USB_ISTAT_USBRST_SHIFT|macro|USB_ISTAT_USBRST_SHIFT
DECL|USB_ISTAT_USBRST|macro|USB_ISTAT_USBRST
DECL|USB_OBSERVE_DMPD_MASK|macro|USB_OBSERVE_DMPD_MASK
DECL|USB_OBSERVE_DMPD_SHIFT|macro|USB_OBSERVE_DMPD_SHIFT
DECL|USB_OBSERVE_DMPD|macro|USB_OBSERVE_DMPD
DECL|USB_OBSERVE_DPPD_MASK|macro|USB_OBSERVE_DPPD_MASK
DECL|USB_OBSERVE_DPPD_SHIFT|macro|USB_OBSERVE_DPPD_SHIFT
DECL|USB_OBSERVE_DPPD|macro|USB_OBSERVE_DPPD
DECL|USB_OBSERVE_DPPU_MASK|macro|USB_OBSERVE_DPPU_MASK
DECL|USB_OBSERVE_DPPU_SHIFT|macro|USB_OBSERVE_DPPU_SHIFT
DECL|USB_OBSERVE_DPPU|macro|USB_OBSERVE_DPPU
DECL|USB_OTGCTL_DMLOW_MASK|macro|USB_OTGCTL_DMLOW_MASK
DECL|USB_OTGCTL_DMLOW_SHIFT|macro|USB_OTGCTL_DMLOW_SHIFT
DECL|USB_OTGCTL_DMLOW|macro|USB_OTGCTL_DMLOW
DECL|USB_OTGCTL_DPHIGH_MASK|macro|USB_OTGCTL_DPHIGH_MASK
DECL|USB_OTGCTL_DPHIGH_SHIFT|macro|USB_OTGCTL_DPHIGH_SHIFT
DECL|USB_OTGCTL_DPHIGH|macro|USB_OTGCTL_DPHIGH
DECL|USB_OTGCTL_DPLOW_MASK|macro|USB_OTGCTL_DPLOW_MASK
DECL|USB_OTGCTL_DPLOW_SHIFT|macro|USB_OTGCTL_DPLOW_SHIFT
DECL|USB_OTGCTL_DPLOW|macro|USB_OTGCTL_DPLOW
DECL|USB_OTGCTL_OTGEN_MASK|macro|USB_OTGCTL_OTGEN_MASK
DECL|USB_OTGCTL_OTGEN_SHIFT|macro|USB_OTGCTL_OTGEN_SHIFT
DECL|USB_OTGCTL_OTGEN|macro|USB_OTGCTL_OTGEN
DECL|USB_OTGICR_AVBUSEN_MASK|macro|USB_OTGICR_AVBUSEN_MASK
DECL|USB_OTGICR_AVBUSEN_SHIFT|macro|USB_OTGICR_AVBUSEN_SHIFT
DECL|USB_OTGICR_AVBUSEN|macro|USB_OTGICR_AVBUSEN
DECL|USB_OTGICR_BSESSEN_MASK|macro|USB_OTGICR_BSESSEN_MASK
DECL|USB_OTGICR_BSESSEN_SHIFT|macro|USB_OTGICR_BSESSEN_SHIFT
DECL|USB_OTGICR_BSESSEN|macro|USB_OTGICR_BSESSEN
DECL|USB_OTGICR_IDEN_MASK|macro|USB_OTGICR_IDEN_MASK
DECL|USB_OTGICR_IDEN_SHIFT|macro|USB_OTGICR_IDEN_SHIFT
DECL|USB_OTGICR_IDEN|macro|USB_OTGICR_IDEN
DECL|USB_OTGICR_LINESTATEEN_MASK|macro|USB_OTGICR_LINESTATEEN_MASK
DECL|USB_OTGICR_LINESTATEEN_SHIFT|macro|USB_OTGICR_LINESTATEEN_SHIFT
DECL|USB_OTGICR_LINESTATEEN|macro|USB_OTGICR_LINESTATEEN
DECL|USB_OTGICR_ONEMSECEN_MASK|macro|USB_OTGICR_ONEMSECEN_MASK
DECL|USB_OTGICR_ONEMSECEN_SHIFT|macro|USB_OTGICR_ONEMSECEN_SHIFT
DECL|USB_OTGICR_ONEMSECEN|macro|USB_OTGICR_ONEMSECEN
DECL|USB_OTGICR_SESSVLDEN_MASK|macro|USB_OTGICR_SESSVLDEN_MASK
DECL|USB_OTGICR_SESSVLDEN_SHIFT|macro|USB_OTGICR_SESSVLDEN_SHIFT
DECL|USB_OTGICR_SESSVLDEN|macro|USB_OTGICR_SESSVLDEN
DECL|USB_OTGISTAT_AVBUSCHG_MASK|macro|USB_OTGISTAT_AVBUSCHG_MASK
DECL|USB_OTGISTAT_AVBUSCHG_SHIFT|macro|USB_OTGISTAT_AVBUSCHG_SHIFT
DECL|USB_OTGISTAT_AVBUSCHG|macro|USB_OTGISTAT_AVBUSCHG
DECL|USB_OTGISTAT_B_SESS_CHG_MASK|macro|USB_OTGISTAT_B_SESS_CHG_MASK
DECL|USB_OTGISTAT_B_SESS_CHG_SHIFT|macro|USB_OTGISTAT_B_SESS_CHG_SHIFT
DECL|USB_OTGISTAT_B_SESS_CHG|macro|USB_OTGISTAT_B_SESS_CHG
DECL|USB_OTGISTAT_IDCHG_MASK|macro|USB_OTGISTAT_IDCHG_MASK
DECL|USB_OTGISTAT_IDCHG_SHIFT|macro|USB_OTGISTAT_IDCHG_SHIFT
DECL|USB_OTGISTAT_IDCHG|macro|USB_OTGISTAT_IDCHG
DECL|USB_OTGISTAT_LINE_STATE_CHG_MASK|macro|USB_OTGISTAT_LINE_STATE_CHG_MASK
DECL|USB_OTGISTAT_LINE_STATE_CHG_SHIFT|macro|USB_OTGISTAT_LINE_STATE_CHG_SHIFT
DECL|USB_OTGISTAT_LINE_STATE_CHG|macro|USB_OTGISTAT_LINE_STATE_CHG
DECL|USB_OTGISTAT_ONEMSEC_MASK|macro|USB_OTGISTAT_ONEMSEC_MASK
DECL|USB_OTGISTAT_ONEMSEC_SHIFT|macro|USB_OTGISTAT_ONEMSEC_SHIFT
DECL|USB_OTGISTAT_ONEMSEC|macro|USB_OTGISTAT_ONEMSEC
DECL|USB_OTGISTAT_SESSVLDCHG_MASK|macro|USB_OTGISTAT_SESSVLDCHG_MASK
DECL|USB_OTGISTAT_SESSVLDCHG_SHIFT|macro|USB_OTGISTAT_SESSVLDCHG_SHIFT
DECL|USB_OTGISTAT_SESSVLDCHG|macro|USB_OTGISTAT_SESSVLDCHG
DECL|USB_OTGSTAT_AVBUSVLD_MASK|macro|USB_OTGSTAT_AVBUSVLD_MASK
DECL|USB_OTGSTAT_AVBUSVLD_SHIFT|macro|USB_OTGSTAT_AVBUSVLD_SHIFT
DECL|USB_OTGSTAT_AVBUSVLD|macro|USB_OTGSTAT_AVBUSVLD
DECL|USB_OTGSTAT_BSESSEND_MASK|macro|USB_OTGSTAT_BSESSEND_MASK
DECL|USB_OTGSTAT_BSESSEND_SHIFT|macro|USB_OTGSTAT_BSESSEND_SHIFT
DECL|USB_OTGSTAT_BSESSEND|macro|USB_OTGSTAT_BSESSEND
DECL|USB_OTGSTAT_ID_MASK|macro|USB_OTGSTAT_ID_MASK
DECL|USB_OTGSTAT_ID_SHIFT|macro|USB_OTGSTAT_ID_SHIFT
DECL|USB_OTGSTAT_ID|macro|USB_OTGSTAT_ID
DECL|USB_OTGSTAT_LINESTATESTABLE_MASK|macro|USB_OTGSTAT_LINESTATESTABLE_MASK
DECL|USB_OTGSTAT_LINESTATESTABLE_SHIFT|macro|USB_OTGSTAT_LINESTATESTABLE_SHIFT
DECL|USB_OTGSTAT_LINESTATESTABLE|macro|USB_OTGSTAT_LINESTATESTABLE
DECL|USB_OTGSTAT_ONEMSECEN_MASK|macro|USB_OTGSTAT_ONEMSECEN_MASK
DECL|USB_OTGSTAT_ONEMSECEN_SHIFT|macro|USB_OTGSTAT_ONEMSECEN_SHIFT
DECL|USB_OTGSTAT_ONEMSECEN|macro|USB_OTGSTAT_ONEMSECEN
DECL|USB_OTGSTAT_SESS_VLD_MASK|macro|USB_OTGSTAT_SESS_VLD_MASK
DECL|USB_OTGSTAT_SESS_VLD_SHIFT|macro|USB_OTGSTAT_SESS_VLD_SHIFT
DECL|USB_OTGSTAT_SESS_VLD|macro|USB_OTGSTAT_SESS_VLD
DECL|USB_PERID_ID_MASK|macro|USB_PERID_ID_MASK
DECL|USB_PERID_ID_SHIFT|macro|USB_PERID_ID_SHIFT
DECL|USB_PERID_ID|macro|USB_PERID_ID
DECL|USB_REV_REV_MASK|macro|USB_REV_REV_MASK
DECL|USB_REV_REV_SHIFT|macro|USB_REV_REV_SHIFT
DECL|USB_REV_REV|macro|USB_REV_REV
DECL|USB_SOFTHLD_CNT_MASK|macro|USB_SOFTHLD_CNT_MASK
DECL|USB_SOFTHLD_CNT_SHIFT|macro|USB_SOFTHLD_CNT_SHIFT
DECL|USB_SOFTHLD_CNT|macro|USB_SOFTHLD_CNT
DECL|USB_STAT_ENDP_MASK|macro|USB_STAT_ENDP_MASK
DECL|USB_STAT_ENDP_SHIFT|macro|USB_STAT_ENDP_SHIFT
DECL|USB_STAT_ENDP|macro|USB_STAT_ENDP
DECL|USB_STAT_ODD_MASK|macro|USB_STAT_ODD_MASK
DECL|USB_STAT_ODD_SHIFT|macro|USB_STAT_ODD_SHIFT
DECL|USB_STAT_ODD|macro|USB_STAT_ODD
DECL|USB_STAT_TX_MASK|macro|USB_STAT_TX_MASK
DECL|USB_STAT_TX_SHIFT|macro|USB_STAT_TX_SHIFT
DECL|USB_STAT_TX|macro|USB_STAT_TX
DECL|USB_TOKEN_TOKENENDPT_MASK|macro|USB_TOKEN_TOKENENDPT_MASK
DECL|USB_TOKEN_TOKENENDPT_SHIFT|macro|USB_TOKEN_TOKENENDPT_SHIFT
DECL|USB_TOKEN_TOKENENDPT|macro|USB_TOKEN_TOKENENDPT
DECL|USB_TOKEN_TOKENPID_MASK|macro|USB_TOKEN_TOKENPID_MASK
DECL|USB_TOKEN_TOKENPID_SHIFT|macro|USB_TOKEN_TOKENPID_SHIFT
DECL|USB_TOKEN_TOKENPID|macro|USB_TOKEN_TOKENPID
DECL|USB_Type|typedef|} USB_Type;
DECL|USB_USBCTRL_PDE_MASK|macro|USB_USBCTRL_PDE_MASK
DECL|USB_USBCTRL_PDE_SHIFT|macro|USB_USBCTRL_PDE_SHIFT
DECL|USB_USBCTRL_PDE|macro|USB_USBCTRL_PDE
DECL|USB_USBCTRL_SUSP_MASK|macro|USB_USBCTRL_SUSP_MASK
DECL|USB_USBCTRL_SUSP_SHIFT|macro|USB_USBCTRL_SUSP_SHIFT
DECL|USB_USBCTRL_SUSP|macro|USB_USBCTRL_SUSP
DECL|USB_USBFRMADJUST_ADJ_MASK|macro|USB_USBFRMADJUST_ADJ_MASK
DECL|USB_USBFRMADJUST_ADJ_SHIFT|macro|USB_USBFRMADJUST_ADJ_SHIFT
DECL|USB_USBFRMADJUST_ADJ|macro|USB_USBFRMADJUST_ADJ
DECL|USB_USBTRC0_SYNC_DET_MASK|macro|USB_USBTRC0_SYNC_DET_MASK
DECL|USB_USBTRC0_SYNC_DET_SHIFT|macro|USB_USBTRC0_SYNC_DET_SHIFT
DECL|USB_USBTRC0_SYNC_DET|macro|USB_USBTRC0_SYNC_DET
DECL|USB_USBTRC0_USBRESET_MASK|macro|USB_USBTRC0_USBRESET_MASK
DECL|USB_USBTRC0_USBRESET_SHIFT|macro|USB_USBTRC0_USBRESET_SHIFT
DECL|USB_USBTRC0_USBRESET|macro|USB_USBTRC0_USBRESET
DECL|USB_USBTRC0_USBRESMEN_MASK|macro|USB_USBTRC0_USBRESMEN_MASK
DECL|USB_USBTRC0_USBRESMEN_SHIFT|macro|USB_USBTRC0_USBRESMEN_SHIFT
DECL|USB_USBTRC0_USBRESMEN|macro|USB_USBTRC0_USBRESMEN
DECL|USB_USBTRC0_USB_RESUME_INT_MASK|macro|USB_USBTRC0_USB_RESUME_INT_MASK
DECL|USB_USBTRC0_USB_RESUME_INT_SHIFT|macro|USB_USBTRC0_USB_RESUME_INT_SHIFT
DECL|USB_USBTRC0_USB_RESUME_INT|macro|USB_USBTRC0_USB_RESUME_INT
DECL|_MKL25Z4_H_|macro|_MKL25Z4_H_
DECL|__CM0PLUS_REV|macro|__CM0PLUS_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|_dma_request_source|enum|typedef enum _dma_request_source
DECL|dma_request_source_t|typedef|} dma_request_source_t;
DECL|kDmaRequestMux0ADC0|enumerator|kDmaRequestMux0ADC0 = 40|0x100U, /**< ADC0. */
DECL|kDmaRequestMux0AlwaysOn60|enumerator|kDmaRequestMux0AlwaysOn60 = 60|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn61|enumerator|kDmaRequestMux0AlwaysOn61 = 61|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn62|enumerator|kDmaRequestMux0AlwaysOn62 = 62|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn63|enumerator|kDmaRequestMux0AlwaysOn63 = 63|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0CMP0|enumerator|kDmaRequestMux0CMP0 = 42|0x100U, /**< CMP0. */
DECL|kDmaRequestMux0DAC0|enumerator|kDmaRequestMux0DAC0 = 45|0x100U, /**< DAC0. */
DECL|kDmaRequestMux0Disable|enumerator|kDmaRequestMux0Disable = 0|0x100U, /**< DMAMUX TriggerDisabled. */
DECL|kDmaRequestMux0I2C0|enumerator|kDmaRequestMux0I2C0 = 22|0x100U, /**< I2C0. */
DECL|kDmaRequestMux0I2C1|enumerator|kDmaRequestMux0I2C1 = 23|0x100U, /**< I2C1. */
DECL|kDmaRequestMux0LPSCI0Rx|enumerator|kDmaRequestMux0LPSCI0Rx = 2|0x100U, /**< UART0 Receive. */
DECL|kDmaRequestMux0LPSCI0Tx|enumerator|kDmaRequestMux0LPSCI0Tx = 3|0x100U, /**< UART0 Transmit. */
DECL|kDmaRequestMux0PortA|enumerator|kDmaRequestMux0PortA = 49|0x100U, /**< PTA. */
DECL|kDmaRequestMux0PortD|enumerator|kDmaRequestMux0PortD = 52|0x100U, /**< PTD. */
DECL|kDmaRequestMux0Reserved10|enumerator|kDmaRequestMux0Reserved10 = 10|0x100U, /**< Reserved10 */
DECL|kDmaRequestMux0Reserved11|enumerator|kDmaRequestMux0Reserved11 = 11|0x100U, /**< Reserved11 */
DECL|kDmaRequestMux0Reserved12|enumerator|kDmaRequestMux0Reserved12 = 12|0x100U, /**< Reserved12 */
DECL|kDmaRequestMux0Reserved13|enumerator|kDmaRequestMux0Reserved13 = 13|0x100U, /**< Reserved13 */
DECL|kDmaRequestMux0Reserved14|enumerator|kDmaRequestMux0Reserved14 = 14|0x100U, /**< Reserved14 */
DECL|kDmaRequestMux0Reserved15|enumerator|kDmaRequestMux0Reserved15 = 15|0x100U, /**< Reserved15 */
DECL|kDmaRequestMux0Reserved1|enumerator|kDmaRequestMux0Reserved1 = 1|0x100U, /**< Reserved1 */
DECL|kDmaRequestMux0Reserved20|enumerator|kDmaRequestMux0Reserved20 = 20|0x100U, /**< Reserved20 */
DECL|kDmaRequestMux0Reserved21|enumerator|kDmaRequestMux0Reserved21 = 21|0x100U, /**< Reserved21 */
DECL|kDmaRequestMux0Reserved30|enumerator|kDmaRequestMux0Reserved30 = 30|0x100U, /**< Reserved30 */
DECL|kDmaRequestMux0Reserved31|enumerator|kDmaRequestMux0Reserved31 = 31|0x100U, /**< Reserved31 */
DECL|kDmaRequestMux0Reserved36|enumerator|kDmaRequestMux0Reserved36 = 36|0x100U, /**< Reserved36 */
DECL|kDmaRequestMux0Reserved37|enumerator|kDmaRequestMux0Reserved37 = 37|0x100U, /**< Reserved37 */
DECL|kDmaRequestMux0Reserved38|enumerator|kDmaRequestMux0Reserved38 = 38|0x100U, /**< Reserved38 */
DECL|kDmaRequestMux0Reserved39|enumerator|kDmaRequestMux0Reserved39 = 39|0x100U, /**< Reserved39 */
DECL|kDmaRequestMux0Reserved41|enumerator|kDmaRequestMux0Reserved41 = 41|0x100U, /**< Reserved41 */
DECL|kDmaRequestMux0Reserved43|enumerator|kDmaRequestMux0Reserved43 = 43|0x100U, /**< Reserved43 */
DECL|kDmaRequestMux0Reserved44|enumerator|kDmaRequestMux0Reserved44 = 44|0x100U, /**< Reserved44 */
DECL|kDmaRequestMux0Reserved46|enumerator|kDmaRequestMux0Reserved46 = 46|0x100U, /**< Reserved46 */
DECL|kDmaRequestMux0Reserved47|enumerator|kDmaRequestMux0Reserved47 = 47|0x100U, /**< Reserved47 */
DECL|kDmaRequestMux0Reserved48|enumerator|kDmaRequestMux0Reserved48 = 48|0x100U, /**< Reserved48 */
DECL|kDmaRequestMux0Reserved50|enumerator|kDmaRequestMux0Reserved50 = 50|0x100U, /**< Reserved50 */
DECL|kDmaRequestMux0Reserved51|enumerator|kDmaRequestMux0Reserved51 = 51|0x100U, /**< Reserved51 */
DECL|kDmaRequestMux0Reserved53|enumerator|kDmaRequestMux0Reserved53 = 53|0x100U, /**< Reserved53 */
DECL|kDmaRequestMux0Reserved58|enumerator|kDmaRequestMux0Reserved58 = 58|0x100U, /**< Reserved58 */
DECL|kDmaRequestMux0Reserved59|enumerator|kDmaRequestMux0Reserved59 = 59|0x100U, /**< Reserved59 */
DECL|kDmaRequestMux0Reserved8|enumerator|kDmaRequestMux0Reserved8 = 8|0x100U, /**< Reserved8 */
DECL|kDmaRequestMux0Reserved9|enumerator|kDmaRequestMux0Reserved9 = 9|0x100U, /**< Reserved9 */
DECL|kDmaRequestMux0SPI0Rx|enumerator|kDmaRequestMux0SPI0Rx = 16|0x100U, /**< SPI0 Receive. */
DECL|kDmaRequestMux0SPI0Tx|enumerator|kDmaRequestMux0SPI0Tx = 17|0x100U, /**< SPI0 Transmit. */
DECL|kDmaRequestMux0SPI1Rx|enumerator|kDmaRequestMux0SPI1Rx = 18|0x100U, /**< SPI1 Receive. */
DECL|kDmaRequestMux0SPI1Tx|enumerator|kDmaRequestMux0SPI1Tx = 19|0x100U, /**< SPI1 Transmit. */
DECL|kDmaRequestMux0TPM0Channel0|enumerator|kDmaRequestMux0TPM0Channel0 = 24|0x100U, /**< TPM0 C0V. */
DECL|kDmaRequestMux0TPM0Channel1|enumerator|kDmaRequestMux0TPM0Channel1 = 25|0x100U, /**< TPM0 C1V. */
DECL|kDmaRequestMux0TPM0Channel2|enumerator|kDmaRequestMux0TPM0Channel2 = 26|0x100U, /**< TPM0 C2V. */
DECL|kDmaRequestMux0TPM0Channel3|enumerator|kDmaRequestMux0TPM0Channel3 = 27|0x100U, /**< TPM0 C3V. */
DECL|kDmaRequestMux0TPM0Channel4|enumerator|kDmaRequestMux0TPM0Channel4 = 28|0x100U, /**< TPM0 C4V. */
DECL|kDmaRequestMux0TPM0Channel5|enumerator|kDmaRequestMux0TPM0Channel5 = 29|0x100U, /**< TPM0 C5V. */
DECL|kDmaRequestMux0TPM0Overflow|enumerator|kDmaRequestMux0TPM0Overflow = 54|0x100U, /**< TPM0. */
DECL|kDmaRequestMux0TPM1Channel0|enumerator|kDmaRequestMux0TPM1Channel0 = 32|0x100U, /**< TPM1 C0V. */
DECL|kDmaRequestMux0TPM1Channel1|enumerator|kDmaRequestMux0TPM1Channel1 = 33|0x100U, /**< TPM1 C1V. */
DECL|kDmaRequestMux0TPM1Overflow|enumerator|kDmaRequestMux0TPM1Overflow = 55|0x100U, /**< TPM1. */
DECL|kDmaRequestMux0TPM2Channel0|enumerator|kDmaRequestMux0TPM2Channel0 = 34|0x100U, /**< TPM2 C0V. */
DECL|kDmaRequestMux0TPM2Channel1|enumerator|kDmaRequestMux0TPM2Channel1 = 35|0x100U, /**< TPM2 C1V. */
DECL|kDmaRequestMux0TPM2Overflow|enumerator|kDmaRequestMux0TPM2Overflow = 56|0x100U, /**< TPM2. */
DECL|kDmaRequestMux0TSI0|enumerator|kDmaRequestMux0TSI0 = 57|0x100U, /**< TSI0. */
DECL|kDmaRequestMux0UART0Rx|enumerator|kDmaRequestMux0UART0Rx = 2|0x100U, /**< UART0 Receive. */
DECL|kDmaRequestMux0UART0Tx|enumerator|kDmaRequestMux0UART0Tx = 3|0x100U, /**< UART0 Transmit. */
DECL|kDmaRequestMux0UART1Rx|enumerator|kDmaRequestMux0UART1Rx = 4|0x100U, /**< UART1 Receive. */
DECL|kDmaRequestMux0UART1Tx|enumerator|kDmaRequestMux0UART1Tx = 5|0x100U, /**< UART1 Transmit. */
DECL|kDmaRequestMux0UART2Rx|enumerator|kDmaRequestMux0UART2Rx = 6|0x100U, /**< UART2 Receive. */
DECL|kDmaRequestMux0UART2Tx|enumerator|kDmaRequestMux0UART2Tx = 7|0x100U, /**< UART2 Transmit. */
