D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Risc5CPU

Top level modules:
	Risc5CPU

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/MEM_WB.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/MEM_WB.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module MEM_WB

Top level modules:
	MEM_WB

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/dist_mem_gen_v8_0_12.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/dist_mem_gen_v8_0_12.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module dist_mem_gen_v8_0_12

Top level modules:
	dist_mem_gen_v8_0_12

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID_EX.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID_EX.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ID_EX

Top level modules:
	ID_EX

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/DataRAM.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/DataRAM.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module DataRAM

Top level modules:
	DataRAM

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ALU.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ALU.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU_tb.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU_tb.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Risc5CPU_tb_v

Top level modules:
	Risc5CPU_tb_v

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF_ID.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF_ID.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module IF_ID

Top level modules:
	IF_ID

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX_MEM.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX_MEM.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module EX_MEM

Top level modules:
	EX_MEM

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/DataRAM_sim_netlist.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/DataRAM_sim_netlist.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module DataRAM
-- Compiling module DataRAM_dist_mem_gen_v8_0_12
-- Compiling module DataRAM_dist_mem_gen_v8_0_12_synth
-- Compiling module DataRAM_spram
-- Compiling module glbl

Top level modules:
	DataRAM
	glbl

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module adder_4bits

Top level modules:
	adder_4bits

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module EX

Top level modules:
	EX

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/mux3.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/mux3.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module mux3

Top level modules:
	mux3

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module ID

Top level modules:
	ID

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module adder_32bits

Top level modules:
	adder_32bits

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module BranchTest

Top level modules:
	BranchTest

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module IF

Top level modules:
	IF

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/InstructionROM.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/InstructionROM.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module InstructionROM

Top level modules:
	InstructionROM

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Registers.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Registers.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Registers

Top level modules:
	Registers

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/RBWRegisters.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/RBWRegisters.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module RBWRegisters

Top level modules:
	RBWRegisters

} {} {}} D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v {1 {vlog -work work -vopt -stats=none D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module adder_4bits_select

Top level modules:
	adder_4bits_select

} {} {}}
