<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="soc_system/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="soc_system/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="soc_system/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_2_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_2_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="soc_system/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sysid_qsys_control_slave_translator" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="soc_system/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="soc_system/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="soc_system/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="soc_system/simulation/submodules/soc_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="soc_system/simulation/submodules/soc_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_0" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_0" />
 <file
   path="soc_system/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_0" />
 <file
   path="soc_system/simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="mm_bridge_0" />
 <file
   path="soc_system/simulation/submodules/soc_system_sysid_qsys.vo"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="soc_system/simulation/submodules/soc_system_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file path="soc_system/simulation/soc_system.v" type="VERILOG" />
 <topLevel name="soc_system" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="soc_system.hps_0" modelPath="soc_system.hps_0" />
 <modelMap
   controllerPath="soc_system.hps_0.fpga_interfaces"
   modelPath="soc_system.hps_0.fpga_interfaces" />
 <modelMap
   controllerPath="soc_system.hps_0.hps_io"
   modelPath="soc_system.hps_0.hps_io" />
</simPackage>
