Loading plugins phase: Elapsed time ==> 0s.317ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -d CYBLE-416045-02 -s C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
ADD: fit.M0067: information: Clock Information: (The WCO is enabled. Chip startup will be slower because clock configuration cannot continue until the WCO is ready. See the device datasheet for WCO startup timing. If WCO is not required during startup, consider starting it in main() for faster chip startup.).
 * C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cydwr (WCO)

<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 10s.130ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.387ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Wearable_Firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -dcpsoc3 Wearable_Firmware.v -verilog
======================================================================

======================================================================
Compiling:  Wearable_Firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -dcpsoc3 Wearable_Firmware.v -verilog
======================================================================

======================================================================
Compiling:  Wearable_Firmware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -dcpsoc3 -verilog Wearable_Firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 14 17:08:29 2020


======================================================================
Compiling:  Wearable_Firmware.v
Program  :   vpp
Options  :    -yv2 -q10 Wearable_Firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 14 17:08:29 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Wearable_Firmware.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Wearable_Firmware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -dcpsoc3 -verilog Wearable_Firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 14 17:08:31 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\codegentemp\Wearable_Firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\codegentemp\Wearable_Firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.

tovif:  No errors.


======================================================================
Compiling:  Wearable_Firmware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -dcpsoc3 -verilog Wearable_Firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 14 17:08:33 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\codegentemp\Wearable_Firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\codegentemp\Wearable_Firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:Net_22\
	\UART_1:Net_23\
	Net_5
	Net_6
	Net_7
	Net_12
	Net_13
	\ADC:Net_34\
	\ADC:Net_33\
	Net_359
	\I2C_1:Net_224\
	\I2C_1:Net_223\


Deleted 12 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:cts_wire\ to zero
Aliasing \PWM_GREEN_BLINK:swap\ to zero
Aliasing \PWM_GREEN_BLINK:count\ to one
Aliasing \PWM_GREEN_BLINK:reload\ to zero
Aliasing \PWM_GREEN_BLINK:kill\ to zero
Aliasing \PWM_GREEN_BLINK:start\ to zero
Aliasing \PWM_RED_BLINK:swap\ to zero
Aliasing \PWM_RED_BLINK:count\ to one
Aliasing \PWM_RED_BLINK:reload\ to zero
Aliasing \PWM_RED_BLINK:kill\ to zero
Aliasing \PWM_RED_BLINK:start\ to zero
Aliasing \Timer:capture\ to zero
Aliasing \Timer:count\ to one
Aliasing \Timer:reload\ to zero
Aliasing \Timer:stop\ to zero
Aliasing \Timer:start\ to zero
Aliasing \ADC:Net_40\ to zero
Aliasing \ADC:Net_41\ to zero
Aliasing \ADC:Net_42\ to zero
Aliasing \ADC:Net_43\ to zero
Aliasing \ADC:st_sel_1\ to zero
Aliasing \ADC:st_sel_0\ to zero
Aliasing \ADC:Net_29\ to zero
Aliasing \I2C_1:Net_283\ to zero
Aliasing \I2C_1:Net_282\ to zero
Aliasing \I2C_1:Net_281\ to zero
Aliasing \I2C_1:Net_280\ to zero
Aliasing \I2C_1:Net_279\ to zero
Aliasing \I2C_1:Net_278\ to zero
Removing Lhs of wire \UART_1:clock_wire\[8] = \UART_1:Net_847\[7]
Removing Lhs of wire \UART_1:rx_wire\[22] = \UART_1:Net_1172\[19]
Removing Lhs of wire \UART_1:cts_wire\[23] = zero[18]
Removing Lhs of wire \PWM_GREEN_BLINK:swap\[58] = zero[18]
Removing Lhs of wire \PWM_GREEN_BLINK:count\[59] = one[12]
Removing Lhs of wire \PWM_GREEN_BLINK:reload\[60] = zero[18]
Removing Lhs of wire \PWM_GREEN_BLINK:kill\[61] = zero[18]
Removing Lhs of wire \PWM_GREEN_BLINK:start\[62] = zero[18]
Removing Lhs of wire \PWM_RED_BLINK:swap\[69] = zero[18]
Removing Lhs of wire \PWM_RED_BLINK:count\[70] = one[12]
Removing Lhs of wire \PWM_RED_BLINK:reload\[71] = zero[18]
Removing Lhs of wire \PWM_RED_BLINK:kill\[72] = zero[18]
Removing Lhs of wire \PWM_RED_BLINK:start\[73] = zero[18]
Removing Lhs of wire \Timer:capture\[83] = zero[18]
Removing Lhs of wire \Timer:count\[84] = one[12]
Removing Lhs of wire \Timer:reload\[85] = zero[18]
Removing Lhs of wire \Timer:stop\[86] = zero[18]
Removing Lhs of wire \Timer:start\[87] = zero[18]
Removing Lhs of wire \ADC:Net_40\[139] = zero[18]
Removing Lhs of wire \ADC:Net_41\[140] = zero[18]
Removing Lhs of wire \ADC:Net_42\[141] = zero[18]
Removing Lhs of wire \ADC:Net_43\[142] = zero[18]
Removing Lhs of wire \ADC:st_sel_1\[143] = zero[18]
Removing Lhs of wire \ADC:st_sel_0\[144] = zero[18]
Removing Lhs of wire \ADC:sarClock\[145] = \ADC:Net_428\[114]
Removing Lhs of wire \ADC:Net_415\[146] = zero[18]
Removing Lhs of wire \ADC:Net_29\[147] = zero[18]
Removing Rhs of wire \I2C_1:clock_wire\[767] = \I2C_1:Net_847\[792]
Removing Lhs of wire \I2C_1:Net_283\[768] = zero[18]
Removing Lhs of wire \I2C_1:Net_282\[771] = zero[18]
Removing Lhs of wire \I2C_1:Net_281\[776] = zero[18]
Removing Lhs of wire \I2C_1:Net_280\[781] = zero[18]
Removing Lhs of wire \I2C_1:Net_279\[783] = zero[18]
Removing Lhs of wire \I2C_1:Net_278\[784] = zero[18]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -dcpsoc3 Wearable_Firmware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.506ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 14 January 2020 17:08:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\ENGG4000\software\firmware\ENGG4000_Firmware\Wearable_Firmware.cydsn\Wearable_Firmware.cyprj -d CYBLE-416045-02 Wearable_Firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 2s.619ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 0: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:clock_wire_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff1\
    Fixed Function Clock 49: Automatic-assigning  clock 'ADC_intSarClock'. Signal=\ADC:Net_428_ff49\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_23_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1'. Signal=Net_23_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_1'. Signal=Net_23_ff13
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \I2C_1:scl(0)\, \I2C_1:sda(0)\

Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[19].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SRSS[0].swd_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[19].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SRSS[0].swd_data. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_IN(0) at location P0[0] prevents usage of special purposes: TCPWM[0].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_IN(0) at location P0[0] prevents usage of special purposes: TCPWM[8].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_IN(0) at location P0[0] prevents usage of special purposes: SCB[0].spi_select[1]. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: TCPWM[0].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: TCPWM[8].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: SCB[0].spi_select[2]. (App=cydsfit)
Info: plm.M0038: The pin named CY_SRSS_WCO_OUT(0) at location P0[1] prevents usage of special purposes: CPUSS[0].swj_trstn. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
            fb => CPUSS_swj_swclk_tclk );

    Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
            fb => CPUSS_swj_swdio_tms );

    Pin : Name = CY_SRSS_WCO_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_SRSS_WCO_IN(0)__PA ,
            analog_term => SRSS_wco_in );

    Pin : Name = CY_SRSS_WCO_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_SRSS_WCO_OUT(0)__PA ,
            analog_term => SRSS_wco_out );

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            pin_input => \UART_1:tx_wire\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_1172\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN(0)__PA ,
            pin_input => Net_97 ,
            pad => GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            pin_input => Net_84 ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_194 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_196 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_293 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            analog_term => Net_316 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            analog_term => Net_304 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            analog_term => Net_317 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            analog_term => Net_311 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            analog_term => Net_315 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => Net_364 ,
            pad => \I2C_1:scl(0)_PAD\ );

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => Net_365 ,
            pad => \I2C_1:sda(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE_1:bless_isr\
        PORT MAP (
            interrupt => \BLE_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 1
            int_type = "10"
        }

    interrupt: Name =\UART_1:SCB_IRQ\
        PORT MAP (
            interrupt => \UART_1:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =isrTimer
        PORT MAP (
            interrupt => Net_169 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => \I2C_1:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Crypto Accelerator            :    0 :    1 :    1 :  0.00 %
Interrupts [CM0+]             :    6 :   26 :   32 : 18.75 %
Interrupts [CM4]              :    4 :  143 :  147 :  2.72 %
IO                            :   18 :   18 :   36 : 50.00 %
Interprocessor Communication  :    0 :   16 :   16 :  0.00 %
MCWDT                         :    0 :    2 :    2 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Energy Profiler               :    0 :    1 :    1 :  0.00 %
Real Time Clock               :    0 :    1 :    1 :  0.00 %
Bluetooth Low Energy          :    1 :    0 :    1 : 100.00 %
I2S                           :    0 :    1 :    1 :  0.00 %
PDM/PCM                       :    0 :    1 :    1 :  0.00 %
SCB                           :    2 :    7 :    9 : 22.22 %
Serial Memory Interface       :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
LCD                           :    0 :    1 :    1 :  0.00 %
SmartIO                       :    0 :    2 :    2 :  0.00 %
TCPWM                         :    3 :   29 :   32 :  9.38 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   96 :   96 :  0.00 %
  Unique P-terms              :    0 :  192 :  192 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   12 :   12 :  0.00 %
  Status Cells                :    0 :   12 :   12 :  0.00 %
  Control Cells               :    0 :   12 :   12 :  0.00 %
7-Bit IDAC                    :    0 :    2 :    2 :  0.00 %
Continuous Time DAC           :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Opamp                         :    0 :    2 :    2 :  0.00 %
Sample and Hold               :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DieTemp Sensor                :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.406ms
Tech Mapping phase: Elapsed time ==> 0s.606ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
CY_CPUSS_SWJ_SWCLK_TCLK(0)          : [IOP=(6)][IoId=(7)]                
CY_CPUSS_SWJ_SWDIO_TMS(0)           : [IOP=(6)][IoId=(6)]                
CY_SRSS_WCO_IN(0)                   : [IOP=(0)][IoId=(0)]                
CY_SRSS_WCO_OUT(0)                  : [IOP=(0)][IoId=(1)]                
\UART_1:tx(0)\                      : [IOP=(5)][IoId=(1)]                
\UART_1:rx(0)\                      : [IOP=(5)][IoId=(0)]                
GREEN(0)                            : [IOP=(9)][IoId=(6)]                
RED(0)                              : [IOP=(9)][IoId=(4)]                
Pin_1(0)                            : [IOP=(10)][IoId=(0)]               
Pin_2(0)                            : [IOP=(10)][IoId=(1)]               
Pin_3(0)                            : [IOP=(10)][IoId=(2)]               
Pin_4(0)                            : [IOP=(10)][IoId=(3)]               
Pin_5(0)                            : [IOP=(10)][IoId=(4)]               
Pin_6(0)                            : [IOP=(10)][IoId=(5)]               
Pin_7(0)                            : [IOP=(10)][IoId=(6)]               
Pin_8(0)                            : [IOP=(9)][IoId=(3)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
CPUSS                               : CPUSS_[FFB(CPUSS,0)]               
SRSS                                : SRSS_[FFB(SRSS,0)]                 
\BLE_1:cy_mxs40_ble\                : BLE_[FFB(BLE,0)]                   
\UART_1:SCB\                        : SCB_[FFB(SCB,5)]                   
\ADC:SAR\                           : SARADC_[FFB(SARADC,0)]             
\ADC:vRef_4\                        : Vref_[FFB(Vref,0)]                 
\ADC:vRef_8\                        : Vref_[FFB(Vref,1)]                 
\I2C_1:scl(0)\                      : [IOP=(6)][IoId=(4)]                
\I2C_1:sda(0)\                      : [IOP=(6)][IoId=(5)]                
\PWM_GREEN_BLINK:TCPWM\             : TCPWM_[FFB(TCPWM,0)]               
\PWM_RED_BLINK:TCPWM\               : TCPWM_[FFB(TCPWM,7)]               
\I2C_1:SCB\                         : SCB_[FFB(SCB,8)]                   
\Timer:TCPWM\                       : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2898175s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 2s.262ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.1796269 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.180ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_194 {
    p10_0
  }
  Net: Net_196 {
    p10_1
  }
  Net: Net_293 {
    p10_2
  }
  Net: Net_304 {
    p10_4
  }
  Net: Net_311 {
    p10_6
  }
  Net: Net_315 {
    p9_3
  }
  Net: Net_316 {
    p10_3
  }
  Net: Net_317 {
    p10_5
  }
  Net: SRSS_wco_in {
    p0_0
    swh_3
    Net_44761
  }
  Net: SRSS_wco_out {
    Net_44763
    swh_4
    p0_1
  }
  Net: \ADC:Net_102\ {
    PASS0_SARADC0_ext_vref_internal
    PASS0_SARADC0_swh_1
    sar_ext_vref
  }
  Net: \ADC:Net_1448\ {
  }
  Net: \ADC:Net_213\ {
  }
  Net: \ADC:Net_218\ {
  }
  Net: \ADC:Net_21_0\ {
  }
  Net: \ADC:Net_220\ {
  }
  Net: \ADC:Net_222\ {
  }
  Net: \ADC:Net_224\ {
  }
  Net: \ADC:Net_226\ {
  }
  Net: \ADC:Net_228\ {
  }
  Net: \ADC:Net_230\ {
  }
  Net: \ADC:muxoutPlus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw0
    PASS0_SARMUX0_sw1
    PASS0_SARMUX0_sw2
    PASS0_SARMUX0_sw3
    PASS0_SARMUX0_sw4
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw6
    PASS0_sarbus0
    PASS0_SARMUX0_sw22
    PASS0_CTB0_D52
    PASS0_CTB0_oa1_vout1
    PASS0_CTB0_D82
  }
  Net: \ADC:muxoutMinus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p10_0                                            -> Net_194
  p10_1                                            -> Net_196
  p10_2                                            -> Net_293
  p10_4                                            -> Net_304
  p10_6                                            -> Net_311
  p9_3                                             -> Net_315
  p10_3                                            -> Net_316
  p10_5                                            -> Net_317
  p0_0                                             -> SRSS_wco_in
  swh_3                                            -> SRSS_wco_in
  Net_44761                                        -> SRSS_wco_in
  Net_44763                                        -> SRSS_wco_out
  swh_4                                            -> SRSS_wco_out
  p0_1                                             -> SRSS_wco_out
  PASS0_SARADC0_ext_vref_internal                  -> \ADC:Net_102\
  PASS0_SARADC0_swh_1                              -> \ADC:Net_102\
  sar_ext_vref                                     -> \ADC:Net_102\
  PASS0_sarmux_vplus                               -> \ADC:muxoutPlus\
  PASS0_SARMUX0_sw0                                -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw1                                -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw2                                -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw3                                -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw4                                -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw6                                -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_sarbus0                                    -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw22                               -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_CTB0_D52                                   -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_CTB0_oa1_vout1                             -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_CTB0_D82                                   -> AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxoutMinus\
}
Mux Info {
  Mux: \ADC:SARMUX\_CYAMUXSIDE_A {
     Mouth: \ADC:muxoutPlus\
     Guts:  AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_194
      Outer: PASS0_SARMUX0_sw0
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw0
        p10_0
      }
    }
    Arm: 1 {
      Net:   Net_196
      Outer: PASS0_SARMUX0_sw1
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw1
        p10_1
      }
    }
    Arm: 2 {
      Net:   Net_293
      Outer: PASS0_SARMUX0_sw2
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw2
        p10_2
      }
    }
    Arm: 3 {
      Net:   Net_316
      Outer: PASS0_SARMUX0_sw3
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw3
        p10_3
      }
    }
    Arm: 4 {
      Net:   Net_304
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p10_4
      }
    }
    Arm: 5 {
      Net:   Net_317
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p10_5
      }
    }
    Arm: 6 {
      Net:   Net_311
      Outer: PASS0_SARMUX0_sw6
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw6
        p10_6
      }
    }
    Arm: 7 {
      Net:   Net_315
      Outer: PASS0_SARMUX0_sw22
      Inner: PASS0_CTB0_D52
      Path {
        PASS0_sarbus0
        PASS0_SARMUX0_sw22
        PASS0_CTB0_D52
        PASS0_CTB0_oa1_vout1
        PASS0_CTB0_D82
        p9_3
      }
    }
  }
  Mux: \ADC:SARMUX\_CYAMUXSIDE_B {
     Mouth: \ADC:muxoutMinus\
     Guts:  AMuxNet::\ADC:SARMUX\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   \ADC:Net_21_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
Warning: placer did not place the following components:
   \ADC:SARMUX\:SARMUX
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\BLE_1:bless_isr\
        PORT MAP (
            interrupt => \BLE_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 1
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(46)] 
    interrupt: Name =\UART_1:SCB_IRQ\
        PORT MAP (
            interrupt => \UART_1:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(47)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => \I2C_1:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(91)] 
    interrupt: Name =isrTimer
        PORT MAP (
            interrupt => Net_169 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(138)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CY_SRSS_WCO_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_SRSS_WCO_IN(0)__PA ,
        analog_term => SRSS_wco_in );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CY_SRSS_WCO_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_SRSS_WCO_OUT(0)__PA ,
        analog_term => SRSS_wco_out );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:Net_1172\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        pin_input => \UART_1:tx_wire\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => Net_364 ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => Net_365 ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
        fb => CPUSS_swj_swdio_tms );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
        fb => CPUSS_swj_swclk_tclk );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Port 9 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        analog_term => Net_315 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        pin_input => Net_84 ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN(0)__PA ,
        pin_input => Net_97 ,
        pad => GREEN(0)_PAD );
    Properties:
    {
    }

Port 10 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_194 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_196 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_293 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        analog_term => Net_316 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        analog_term => Net_304 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        analog_term => Net_317 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        analog_term => Net_311 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    Clock: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            altHf => ClockBlock_AltHF ,
            eco => ClockBlock_ECO ,
            fll => ClockBlock_FLL ,
            pll_0 => ClockBlock_PLL0 ,
            hfclk_0 => ClockBlock_HFClk0 ,
            hfclk_1 => ClockBlock_HFClk1 ,
            hfclk_2 => ClockBlock_HFClk2 ,
            hfclk_3 => ClockBlock_HFClk3 ,
            hfclk_4 => ClockBlock_HFClk4 ,
            fastclk => ClockBlock_FastClk ,
            periclk => ClockBlock_PeriClk ,
            slowclk => ClockBlock_SlowClk ,
            ilo => ClockBlock_ILO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFClk ,
            ff_div_0 => \I2C_1:clock_wire_ff0\ ,
            ff_div_1 => \UART_1:Net_847_ff1\ ,
            ff_div_49 => \ADC:Net_428_ff49\ ,
            ff_div_11 => Net_23_ff11 ,
            ff_div_12 => Net_23_ff12 ,
            ff_div_13 => Net_23_ff13 );
        Properties:
        {
        }
LCD group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,2): 
    vrefcell: Name =\ADC:vRef_4\
        PORT MAP (
            vout => \ADC:Net_1379\ );
        Properties:
        {
            autoenable = 1
            guid = "6E0C5DC9-D531-4D01-9B49-536487FE4A82"
            ignoresleep = 0
            name = "Bandgap Reference"
        }
    Vref Block @ F(Vref,5): 
    vrefcell: Name =\ADC:vRef_8\
        PORT MAP (
            vout => \ADC:Net_102\ );
        Properties:
        {
            autoenable = 1
            guid = "A74A229D-E18B-4A00-BEEC-CCDCB446AC07 "
            ignoresleep = 0
            name = ""
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB @ F(SCB,5): 
    SCB: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff1\ ,
            uart_rx => \UART_1:Net_1172\ ,
            uart_tx => \UART_1:tx_wire\ ,
            uart_rts => \UART_1:rts_wire\ ,
            interrupt => \UART_1:intr_wire\ ,
            tr_tx_req => Net_10 ,
            tr_rx_req => Net_9 ,
            tr_i2c_scl_filtered => \UART_1:Net_161\ );
        Properties:
        {
            cy_registers = ""
            master = 0
            mode = 2
            requires_io_preconfigure = 0
        }
    SCB @ F(SCB,6): 
    SCB: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:clock_wire_ff0\ ,
            uart_tx => \I2C_1:Net_1062\ ,
            uart_rts => \I2C_1:Net_1053\ ,
            i2c_scl => Net_364 ,
            i2c_sda => Net_365 ,
            interrupt => \I2C_1:intr_wire\ ,
            tr_tx_req => \I2C_1:Net_162\ ,
            tr_rx_req => \I2C_1:Net_163\ ,
            tr_i2c_scl_filtered => Net_366 );
        Properties:
        {
            cy_registers = ""
            master = 0
            mode = 0
            requires_io_preconfigure = 1
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    TCPWM @ F(TCPWM,0): 
    TCPWM: Name =\PWM_GREEN_BLINK:TCPWM\
        PORT MAP (
            clock => Net_23_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_95 ,
            tr_compare_match => Net_96 ,
            tr_overflow => Net_94 ,
            line_compl => Net_98 ,
            line => Net_97 ,
            interrupt => Net_93 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 16
        }
    TCPWM @ F(TCPWM,1): 
    TCPWM: Name =\Timer:TCPWM\
        PORT MAP (
            clock => Net_23_ff13 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_161 ,
            tr_compare_match => Net_162 ,
            tr_overflow => Net_160 ,
            line_compl => \Timer:Net_1\ ,
            line => \Timer:Net_2\ ,
            interrupt => Net_169 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 16
        }
    TCPWM @ F(TCPWM,7): 
    TCPWM: Name =\PWM_RED_BLINK:TCPWM\
        PORT MAP (
            clock => Net_23_ff12 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_82 ,
            tr_compare_match => Net_83 ,
            tr_overflow => Net_81 ,
            line_compl => Net_85 ,
            line => Net_84 ,
            interrupt => Net_80 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 16
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    SARADC: Name =\ADC:SAR\
        PORT MAP (
            vplus => \ADC:muxoutPlus\ ,
            vminus => \ADC:muxoutMinus\ ,
            vref => \ADC:Net_1448\ ,
            ext_vref => \ADC:Net_102\ ,
            dsi_sar_sample_done => Net_352 ,
            dsi_sar_chan_id_valid => Net_354 ,
            dsi_sar_data_valid => Net_356 ,
            tr_sar_out => Net_353 ,
            dsi_sar_data_11 => Net_357_11 ,
            dsi_sar_data_10 => Net_357_10 ,
            dsi_sar_data_9 => Net_357_9 ,
            dsi_sar_data_8 => Net_357_8 ,
            dsi_sar_data_7 => Net_357_7 ,
            dsi_sar_data_6 => Net_357_6 ,
            dsi_sar_data_5 => Net_357_5 ,
            dsi_sar_data_4 => Net_357_4 ,
            dsi_sar_data_3 => Net_357_3 ,
            dsi_sar_data_2 => Net_357_2 ,
            dsi_sar_data_1 => Net_357_1 ,
            dsi_sar_data_0 => Net_357_0 ,
            dsi_sar_chan_id_3 => Net_355_3 ,
            dsi_sar_chan_id_2 => Net_355_2 ,
            dsi_sar_chan_id_1 => Net_355_1 ,
            dsi_sar_chan_id_0 => Net_355_0 ,
            clock => \ADC:Net_428_ff49\ ,
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            cy_registers = ""
            edge_trigger = 0
        }
CLK_GEN group 0: 
    MxS40 Clock Gen Block @ F(CLK_GEN,0): 
    CLK_GEN: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    Bluetooth Low Energy @ F(BLE,0): 
    BLE: Name =\BLE_1:cy_mxs40_ble\
        PORT MAP (
            ext_pa_lna_chip_en_out => Net_3 ,
            ext_lna_rx_ctl_out => Net_2 ,
            ext_pa_tx_ctl_out => Net_1 ,
            interrupt => \BLE_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
            low_power = 1
        }
SMIF group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
PROFILE group 0: empty
SRSS group 0: 
    SRSS @ F(SRSS,0): 
    SRSS: Name =SRSS
        PORT MAP (
            wco_in => SRSS_wco_in ,
            wco_out => SRSS_wco_out );
        Properties:
        {
        }
CPUSS group 0: 
    CPUSS Block @ F(CPUSS,0): 
    CPUSS: Name =CPUSS
        PORT MAP (
            swj_swclk_tclk => CPUSS_swj_swclk_tclk ,
            swj_swdio_tms => CPUSS_swj_swdio_tms );
        Properties:
        {
        }
IOSS group 0: empty
UDB group 0: empty
IPC group 0: empty
I2S group 0: empty
PDM group 0: empty
CTDAC group 0: empty
SAMPLEHOLD group 0: empty
MCWDT group 0: empty
RTC group 0: empty

Blocks not positioned by the digital component placer:
    SarMux @ <No Location>: 
    mxs40_sarmux: Name =\ADC:SARMUX\
        PORT MAP (
            muxin_plus_7 => Net_315 ,
            muxin_plus_6 => Net_311 ,
            muxin_plus_5 => Net_317 ,
            muxin_plus_4 => Net_304 ,
            muxin_plus_3 => Net_316 ,
            muxin_plus_2 => Net_293 ,
            muxin_plus_1 => Net_196 ,
            muxin_plus_0 => Net_194 ,
            muxin_minus_7 => \ADC:Net_230\ ,
            muxin_minus_6 => \ADC:Net_228\ ,
            muxin_minus_5 => \ADC:Net_226\ ,
            muxin_minus_4 => \ADC:Net_224\ ,
            muxin_minus_3 => \ADC:Net_222\ ,
            muxin_minus_2 => \ADC:Net_220\ ,
            muxin_minus_1 => \ADC:Net_218\ ,
            muxin_minus_0 => \ADC:Net_213\ ,
            cmn_neg_0 => \ADC:Net_21_0\ ,
            muxout_plus => \ADC:muxoutPlus\ ,
            muxout_minus => \ADC:muxoutMinus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "00000000"
            muxin_width = 8
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+-------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |          CY_SRSS_WCO_IN(0) | Analog(SRSS_wco_in)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         CY_SRSS_WCO_OUT(0) | Analog(SRSS_wco_out)
-----+-----+-------+-----------+------------------+----------------------------+-------------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |             \UART_1:rx(0)\ | FB(\UART_1:Net_1172\)
     |   1 |     * |      NONE |         CMOS_OUT |             \UART_1:tx(0)\ | In(\UART_1:tx_wire\)
-----+-----+-------+-----------+------------------+----------------------------+-------------------------
   6 |   4 |       |      NONE |    OPEN_DRAIN_LO |             \I2C_1:scl(0)\ | FB(Net_364)
     |   5 |       |      NONE |    OPEN_DRAIN_LO |             \I2C_1:sda(0)\ | FB(Net_365)
     |   6 |     * |      NONE |      RES_PULL_UP |  CY_CPUSS_SWJ_SWDIO_TMS(0) | FB(CPUSS_swj_swdio_tms)
     |   7 |     * |      NONE |    RES_PULL_DOWN | CY_CPUSS_SWJ_SWCLK_TCLK(0) | FB(CPUSS_swj_swclk_tclk)
-----+-----+-------+-----------+------------------+----------------------------+-------------------------
   9 |   3 |     * |      NONE |      HI_Z_ANALOG |                   Pin_8(0) | Analog(Net_315)
     |   4 |     * |      NONE |         CMOS_OUT |                     RED(0) | In(Net_84)
     |   6 |     * |      NONE |         CMOS_OUT |                   GREEN(0) | In(Net_97)
-----+-----+-------+-----------+------------------+----------------------------+-------------------------
  10 |   0 |     * |      NONE |      HI_Z_ANALOG |                   Pin_1(0) | Analog(Net_194)
     |   1 |     * |      NONE |      HI_Z_ANALOG |                   Pin_2(0) | Analog(Net_196)
     |   2 |     * |      NONE |      HI_Z_ANALOG |                   Pin_3(0) | Analog(Net_293)
     |   3 |     * |      NONE |      HI_Z_ANALOG |                   Pin_4(0) | Analog(Net_316)
     |   4 |     * |      NONE |      HI_Z_ANALOG |                   Pin_5(0) | Analog(Net_304)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                   Pin_6(0) | Analog(Net_317)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                   Pin_7(0) | Analog(Net_311)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.059ms
Digital Placement phase: Elapsed time ==> 13s.099ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\seths\OneDrive\Documents\PSoC Creator\4.2\Devices\psoc6/0/route_arch-rrg.cydata" --vh2-path "Wearable_Firmware_r.vh2" --pcf-path "Wearable_Firmware.pco" --des-name "Wearable_Firmware" --dsf-path "Wearable_Firmware.dsf" --sdc-path "Wearable_Firmware.sdc" --lib-path "Wearable_Firmware_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.393ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Wearable_Firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 24s.690ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.116ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 48s.517ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 48s.519ms
API generation phase: Elapsed time ==> 5s.514ms
Dependency generation phase: Elapsed time ==> 0s.075ms
Cleanup phase: Elapsed time ==> 0s.000ms
