$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Sat Jun 01 14:02:49 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab2_top_vhd_vec_tst $end
$var wire 1 ! clkin_50 $end
$var wire 1 " leds [7] $end
$var wire 1 # leds [6] $end
$var wire 1 $ leds [5] $end
$var wire 1 % leds [4] $end
$var wire 1 & leds [3] $end
$var wire 1 ' leds [2] $end
$var wire 1 ( leds [1] $end
$var wire 1 ) leds [0] $end
$var wire 1 * pb_n [3] $end
$var wire 1 + pb_n [2] $end
$var wire 1 , pb_n [1] $end
$var wire 1 - pb_n [0] $end
$var wire 1 . seg7_char1 $end
$var wire 1 / seg7_char2 $end
$var wire 1 0 seg7_data [6] $end
$var wire 1 1 seg7_data [5] $end
$var wire 1 2 seg7_data [4] $end
$var wire 1 3 seg7_data [3] $end
$var wire 1 4 seg7_data [2] $end
$var wire 1 5 seg7_data [1] $end
$var wire 1 6 seg7_data [0] $end
$var wire 1 7 sw [7] $end
$var wire 1 8 sw [6] $end
$var wire 1 9 sw [5] $end
$var wire 1 : sw [4] $end
$var wire 1 ; sw [3] $end
$var wire 1 < sw [2] $end
$var wire 1 = sw [1] $end
$var wire 1 > sw [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_clkin_50 $end
$var wire 1 I ww_pb_n [3] $end
$var wire 1 J ww_pb_n [2] $end
$var wire 1 K ww_pb_n [1] $end
$var wire 1 L ww_pb_n [0] $end
$var wire 1 M ww_sw [7] $end
$var wire 1 N ww_sw [6] $end
$var wire 1 O ww_sw [5] $end
$var wire 1 P ww_sw [4] $end
$var wire 1 Q ww_sw [3] $end
$var wire 1 R ww_sw [2] $end
$var wire 1 S ww_sw [1] $end
$var wire 1 T ww_sw [0] $end
$var wire 1 U ww_leds [7] $end
$var wire 1 V ww_leds [6] $end
$var wire 1 W ww_leds [5] $end
$var wire 1 X ww_leds [4] $end
$var wire 1 Y ww_leds [3] $end
$var wire 1 Z ww_leds [2] $end
$var wire 1 [ ww_leds [1] $end
$var wire 1 \ ww_leds [0] $end
$var wire 1 ] ww_seg7_data [6] $end
$var wire 1 ^ ww_seg7_data [5] $end
$var wire 1 _ ww_seg7_data [4] $end
$var wire 1 ` ww_seg7_data [3] $end
$var wire 1 a ww_seg7_data [2] $end
$var wire 1 b ww_seg7_data [1] $end
$var wire 1 c ww_seg7_data [0] $end
$var wire 1 d ww_seg7_char1 $end
$var wire 1 e ww_seg7_char2 $end
$var wire 1 f \pb_n[0]~input_o\ $end
$var wire 1 g \pb_n[1]~input_o\ $end
$var wire 1 h \pb_n[2]~input_o\ $end
$var wire 1 i \pb_n[3]~input_o\ $end
$var wire 1 j \seg7_data[1]~output_o\ $end
$var wire 1 k \seg7_data[5]~output_o\ $end
$var wire 1 l \seg7_data[6]~output_o\ $end
$var wire 1 m \leds[0]~output_o\ $end
$var wire 1 n \leds[1]~output_o\ $end
$var wire 1 o \leds[2]~output_o\ $end
$var wire 1 p \leds[3]~output_o\ $end
$var wire 1 q \leds[4]~output_o\ $end
$var wire 1 r \leds[5]~output_o\ $end
$var wire 1 s \leds[6]~output_o\ $end
$var wire 1 t \leds[7]~output_o\ $end
$var wire 1 u \seg7_data[0]~output_o\ $end
$var wire 1 v \seg7_data[2]~output_o\ $end
$var wire 1 w \seg7_data[3]~output_o\ $end
$var wire 1 x \seg7_data[4]~output_o\ $end
$var wire 1 y \seg7_char1~output_o\ $end
$var wire 1 z \seg7_char2~output_o\ $end
$var wire 1 { \sw[0]~input_o\ $end
$var wire 1 | \sw[1]~input_o\ $end
$var wire 1 } \sw[2]~input_o\ $end
$var wire 1 ~ \sw[3]~input_o\ $end
$var wire 1 !! \INST1|Mux5~0_combout\ $end
$var wire 1 "! \sw[4]~input_o\ $end
$var wire 1 #! \sw[5]~input_o\ $end
$var wire 1 $! \sw[6]~input_o\ $end
$var wire 1 %! \sw[7]~input_o\ $end
$var wire 1 &! \INST2|Mux5~0_combout\ $end
$var wire 1 '! \clkin_50~input_o\ $end
$var wire 1 (! \INST3|clk_proc:COUNT[0]~0_combout\ $end
$var wire 1 )! \INST3|clk_proc:COUNT[0]~q\ $end
$var wire 1 *! \INST3|clk_proc:COUNT[1]~1_combout\ $end
$var wire 1 +! \INST3|clk_proc:COUNT[1]~q\ $end
$var wire 1 ,! \INST3|clk_proc:COUNT[1]~2\ $end
$var wire 1 -! \INST3|clk_proc:COUNT[2]~1_combout\ $end
$var wire 1 .! \INST3|clk_proc:COUNT[2]~q\ $end
$var wire 1 /! \INST3|clk_proc:COUNT[2]~2\ $end
$var wire 1 0! \INST3|clk_proc:COUNT[3]~1_combout\ $end
$var wire 1 1! \INST3|clk_proc:COUNT[3]~q\ $end
$var wire 1 2! \INST3|clk_proc:COUNT[3]~2\ $end
$var wire 1 3! \INST3|clk_proc:COUNT[4]~1_combout\ $end
$var wire 1 4! \INST3|clk_proc:COUNT[4]~q\ $end
$var wire 1 5! \INST3|clk_proc:COUNT[4]~2\ $end
$var wire 1 6! \INST3|clk_proc:COUNT[5]~1_combout\ $end
$var wire 1 7! \INST3|clk_proc:COUNT[5]~q\ $end
$var wire 1 8! \INST3|clk_proc:COUNT[5]~2\ $end
$var wire 1 9! \INST3|clk_proc:COUNT[6]~1_combout\ $end
$var wire 1 :! \INST3|clk_proc:COUNT[6]~q\ $end
$var wire 1 ;! \INST3|clk_proc:COUNT[6]~2\ $end
$var wire 1 <! \INST3|clk_proc:COUNT[7]~1_combout\ $end
$var wire 1 =! \INST3|clk_proc:COUNT[7]~q\ $end
$var wire 1 >! \INST3|clk_proc:COUNT[7]~2\ $end
$var wire 1 ?! \INST3|clk_proc:COUNT[8]~1_combout\ $end
$var wire 1 @! \INST3|clk_proc:COUNT[8]~q\ $end
$var wire 1 A! \INST3|clk_proc:COUNT[8]~2\ $end
$var wire 1 B! \INST3|clk_proc:COUNT[9]~1_combout\ $end
$var wire 1 C! \INST3|clk_proc:COUNT[9]~q\ $end
$var wire 1 D! \INST3|clk_proc:COUNT[9]~2\ $end
$var wire 1 E! \INST3|clk_proc:COUNT[10]~1_combout\ $end
$var wire 1 F! \INST3|clk_proc:COUNT[10]~q\ $end
$var wire 1 G! \INST3|DOUT_TEMP[1]~0_combout\ $end
$var wire 1 H! \INST1|Mux1~0_combout\ $end
$var wire 1 I! \INST2|Mux1~0_combout\ $end
$var wire 1 J! \INST3|DOUT_TEMP[5]~1_combout\ $end
$var wire 1 K! \INST1|Mux0~0_combout\ $end
$var wire 1 L! \INST2|Mux0~0_combout\ $end
$var wire 1 M! \INST3|DOUT_TEMP[6]~2_combout\ $end
$var wire 1 N! \INST5|p_out~0_combout\ $end
$var wire 1 O! \INST5|p_out~1_combout\ $end
$var wire 1 P! \INST5|p_out~2_combout\ $end
$var wire 1 Q! \INST5|p_out~3_combout\ $end
$var wire 1 R! \INST1|Mux6~0_combout\ $end
$var wire 1 S! \INST2|Mux6~0_combout\ $end
$var wire 1 T! \INST3|DOUT[0]~0_combout\ $end
$var wire 1 U! \INST1|Mux4~0_combout\ $end
$var wire 1 V! \INST2|Mux4~0_combout\ $end
$var wire 1 W! \INST3|DOUT[2]~2_combout\ $end
$var wire 1 X! \INST1|Mux3~0_combout\ $end
$var wire 1 Y! \INST2|Mux3~0_combout\ $end
$var wire 1 Z! \INST3|DOUT[3]~3_combout\ $end
$var wire 1 [! \INST1|Mux2~0_combout\ $end
$var wire 1 \! \INST2|Mux2~0_combout\ $end
$var wire 1 ]! \INST3|DOUT[4]~4_combout\ $end
$var wire 1 ^! \INST3|ALT_INV_DOUT[4]~4_combout\ $end
$var wire 1 _! \INST3|ALT_INV_DOUT[3]~3_combout\ $end
$var wire 1 `! \INST3|ALT_INV_DOUT[2]~2_combout\ $end
$var wire 1 a! \INST3|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 b! \INST3|ALT_INV_clk_proc:COUNT[10]~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1.
0/
0?
1@
xA
1B
1C
1D
1E
1F
1G
xH
1d
0e
1f
1g
xh
xi
zj
0k
0l
1m
0n
0o
0p
0q
0r
0s
0t
1u
1v
0w
0x
1y
0z
1{
0|
0}
1~
0!!
1"!
1#!
1$!
0%!
0&!
x'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
1I!
0J!
1K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
1Z!
1[!
1\!
1]!
0^!
0_!
1`!
1a!
1b!
x*
x+
1,
1-
07
18
19
1:
1;
0<
0=
1>
xI
xJ
1K
1L
0M
1N
1O
1P
1Q
0R
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
1a
zb
1c
0"
0#
0$
0%
0&
0'
0(
1)
00
01
02
03
14
z5
16
$end
#100000
0-
0L
0f
#300000
1-
0,
1L
0K
0g
1f
#400000
0-
17
08
0:
0;
1<
0L
1R
0Q
0P
0N
1M
1%!
0$!
0"!
0~
1}
0f
1!!
0N!
0I!
1L!
0\!
0m
0]!
1M!
1J!
1^!
0\
zk
zl
0)
1x
z^
z]
1_
z1
z0
12
#500000
1-
1,
1L
1K
1g
1f
#600000
0-
0L
0f
#700000
1-
0,
1L
0K
0g
1f
#800000
0-
18
1;
0<
09
1=
0L
1S
0R
1Q
0O
1N
1$!
0#!
1~
0}
1|
0f
1Q!
1R!
0[!
1&!
1I!
1S!
1V!
0Y!
1p
0Z!
1W!
0J!
0G!
1T!
0a!
0`!
1_!
1Y
0j
0k
1&
1w
0v
0u
0b
0^
1`
0a
0c
05
01
06
04
13
#900000
1-
1,
1L
1K
1g
1f
#1000000
0-
0L
0f
#1100000
1-
0,
1L
0K
0g
1f
#1200000
0-
08
1<
07
0L
1R
0N
0M
0%!
0$!
1}
0f
0R!
1U!
1X!
0&!
0I!
0L!
0Q!
0S!
0V!
0p
0M!
1J!
1G!
0W!
0T!
1a!
1`!
0Y
zj
zk
0l
0&
1v
1u
zb
z^
0]
1a
1c
z5
z1
00
16
14
#1300000
1-
1,
1L
1K
1g
1f
#1400000
0-
0L
0f
#1500000
1-
0,
1L
0K
0g
1f
#1600000
