%
% verilog code
%
%\setlength{\intextsep}{4pt}
%\setlength{\textfloatsep}{10pt}
\begin{wrapfigure}{l}{1.9in}
%\begin{figure}[h!]
\centering
%\begin{center}
\small
%\normalsize
\vspace{-10pt}
\parbox{0cm}{\begin{tabbing}
aa\=bb\=cc\= dd\= \kill
~~~~~~~~~~~$\cdot\cdot\cdot$  \\
if ($\mi{write}==1~\&\&~\mi{currSize}< n$) \\
*\>if ($\mi{dataIn}~!\!= \mi{Val}$) \\
\Tt begin \\
\Tt     $\data[\mi{wrPnt}]  = \mi{dataIn}$; \\
\Tt     $\mi{wrPnt}  = \mi{wrPnt}+1$; \\
\Tt   end \\
~~~~~~~~~~~$\cdot\cdot\cdot$  \\
%\tb{\scriptsize{15}}\> \\
%% \tb{\scriptsize{1}}\>   \\
%% \tb{\scriptsize{1}}\>   \\
\end{tabbing}}
\vspace{-25pt}
\caption{A buggy fragment of Verilog code describing \fifo}
\vspace{5pt}
\label{fig:bug}
%\end{figure}
\end{wrapfigure}
