Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Digital-final-project/Sender/freq_counter_isim_beh.exe -prj D:/Digital-final-project/Sender/freq_counter_beh.prj work.freq_counter work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Digital-final-project/Sender/counter_16bit.v" into library work
Analyzing Verilog file "D:/Digital-final-project/Sender/CLOCK_1hz.v" into library work
Analyzing Verilog file "D:/Digital-final-project/Sender/freq_counter.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160788 KB
Fuse CPU Usage: 311 ms
Compiling module counter_16bit
Compiling module CLOCK_1hz
Compiling module VCC
Compiling module AND2
Compiling module FDC
Compiling module INV
Compiling module freq_counter
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
