// Seed: 1774885086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5;
  assign module_2.id_12 = 0;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd78
) (
    input tri1 _id_0,
    input wor id_1,
    input supply0 id_2[(  id_0  )  &  -1 : 1]
);
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 #(
    parameter id_13 = 32'd42
) (
    output wor id_0,
    input logic id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5,
    input supply1 id_6,
    output uwire id_7,
    output supply0 id_8,
    output tri0 id_9,
    input wire id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply0 _id_13,
    output supply1 id_14,
    input wand id_15,
    input wire id_16,
    input tri id_17
);
  localparam id_19 = -1;
  bit id_20, id_21, id_22;
  assign id_5 = -1'h0;
  final id_20.id_1 <= -1;
  assign id_8 = 1;
  tranif1 (id_13, 1, id_6, id_19, (id_5 | 1), id_5, id_0);
  reg id_23[id_13 : ""];
  ;
  always_comb @(id_6 or 1) #1 id_23 = -1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  if (-1) struct packed {logic [-1  &  id_13 : id_13] id_24;} id_25;
endmodule
