Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 18 18:54:55 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.561        0.000                      0                  300        0.106        0.000                      0                  300        3.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.561        0.000                      0                  300        0.106        0.000                      0                  300        3.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.840ns (41.004%)  route 4.086ns (58.996%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.649     7.899    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.840ns (41.004%)  route 4.086ns (58.996%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.649     7.899    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.840ns (41.004%)  route 4.086ns (58.996%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.649     7.899    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[2]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.840ns (41.826%)  route 3.950ns (58.174%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.513     7.763    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y30         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y30         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[3]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.840ns (42.712%)  route 3.809ns (57.288%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.372     7.622    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[4]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.840ns (42.712%)  route 3.809ns (57.288%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.372     7.622    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.840ns (42.712%)  route 3.809ns (57.288%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/Q
                         net (fo=2, routed)           0.794     2.223    bd_0_i/hls_inst/inst/add_ln49_reg_249[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_18_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.860 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.860    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_13_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.183 r  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10/O[1]
                         net (fo=3, routed)           0.706     3.889    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_10_n_6
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.306     4.195 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11/O
                         net (fo=2, routed)           0.583     4.778    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_11_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.150     4.928 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3/O
                         net (fo=2, routed)           0.695     5.622    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_3_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.332     5.954 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7/O
                         net (fo=1, routed)           0.000     5.954    bd_0_i/hls_inst/inst/trunc_ln58_reg_259[7]_i_7_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.352 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.352    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 f  bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.659     7.126    bd_0_i/hls_inst/inst/tmp_2_reg_254_reg[2]_i_2_n_0
    SLICE_X10Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.250 r  bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1/O
                         net (fo=11, routed)          0.372     7.622    bd_0_i/hls_inst/inst/tmp_2_reg_254[2]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     8.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y31         FDRE (Setup_fdre_C_R)       -0.429     8.460    bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_rst_reg_2_reg/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/ap_rst_reg_2
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/ap_rst_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.190ns (58.611%)  route 0.134ns (41.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[5]/Q
                         net (fo=1, routed)           0.134     0.685    bd_0_i/hls_inst/inst/CTRL_s_axi_U/trunc_ln58_reg_259[5]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.049     0.734 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return[5]_i_1/O
                         net (fo=1, routed)           0.000     0.734    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_return[5]
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.017%)  route 0.093ns (41.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[5]/Q
                         net (fo=3, routed)           0.093     0.631    bd_0_i/hls_inst/inst/data_in_2[5]
    SLICE_X15Y31         FDRE                                         r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y31         FDRE                                         r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.019     0.451    bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.497%)  route 0.138ns (49.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0_reg[0]/Q
                         net (fo=5, routed)           0.138     0.689    bd_0_i/hls_inst/inst/zext_ln49_3_fu_147_p1[2]
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.127     0.701    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.045     0.746 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.746    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X10Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_0_reg[0]/Q
                         net (fo=3, routed)           0.122     0.697    bd_0_i/hls_inst/inst/data_in_0[0]
    SLICE_X13Y30         FDRE                                         r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y30         FDRE                                         r  bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[6]/Q
                         net (fo=1, routed)           0.166     0.718    bd_0_i/hls_inst/inst/CTRL_s_axi_U/trunc_ln58_reg_259[6]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.045     0.763 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return[6]_i_1/O
                         net (fo=1, routed)           0.000     0.763    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_return[6]
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/ap_rst_reg_1_reg/Q
                         net (fo=1, routed)           0.126     0.664    bd_0_i/hls_inst/inst/ap_rst_reg_1
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_rst_n_inv_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.022     0.454    bd_0_i/hls_inst/inst/ap_rst_n_inv_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.185ns (50.489%)  route 0.181ns (49.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln58_reg_259_reg[7]/Q
                         net (fo=1, routed)           0.181     0.733    bd_0_i/hls_inst/inst/CTRL_s_axi_U/trunc_ln58_reg_259[7]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.044     0.777 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return[7]_i_2/O
                         net (fo=1, routed)           0.000     0.777    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_return[7]
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_return_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.503%)  route 0.148ns (41.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_reg/Q
                         net (fo=8, routed)           0.148     0.722    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_start
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.767 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_idle_i_1/O
                         net (fo=1, routed)           0.000     0.767    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_idle
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_idle_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X13Y33  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[8]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X10Y30  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y31  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y32  bd_0_i/hls_inst/inst/add_ln49_reg_249_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.464    s_axi_CTRL_bvalid
                                                                      r  s_axi_CTRL_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.973     2.464    s_axi_CTRL_rdata[3]
                                                                      r  s_axi_CTRL_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[5]/Q
                         net (fo=0)                   0.973     2.464    s_axi_CTRL_rdata[5]
                                                                      r  s_axi_CTRL_rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y32         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[6]/Q
                         net (fo=0)                   0.973     2.464    s_axi_CTRL_rdata[6]
                                                                      r  s_axi_CTRL_rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=4, unset)            0.973     2.402    s_axi_CTRL_arready
                                                                      r  s_axi_CTRL_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X7Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.973     2.402    s_axi_CTRL_awready
                                                                      r  s_axi_CTRL_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.973     2.402    s_axi_CTRL_rdata[0]
                                                                      r  s_axi_CTRL_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/Q
                         net (fo=0)                   0.973     2.402    s_axi_CTRL_rdata[1]
                                                                      r  s_axi_CTRL_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X13Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.973     2.402    s_axi_CTRL_rdata[2]
                                                                      r  s_axi_CTRL_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_CTRL_rvalid
                                                                      r  s_axi_CTRL_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=4, unset)            0.410     0.961    s_axi_CTRL_arready
                                                                      r  s_axi_CTRL_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X7Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.410     0.961    s_axi_CTRL_awready
                                                                      r  s_axi_CTRL_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[0]
                                                                      r  s_axi_CTRL_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[1]
                                                                      r  s_axi_CTRL_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X13Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[2]
                                                                      r  s_axi_CTRL_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X13Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[4]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[4]
                                                                      r  s_axi_CTRL_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X13Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[7]
                                                                      r  s_axi_CTRL_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[9]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[9]
                                                                      r  s_axi_CTRL_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X7Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=9, unset)            0.410     0.961    s_axi_CTRL_wready
                                                                      r  s_axi_CTRL_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_CTRL_araddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.372ns (12.526%)  route 2.598ns (87.474%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_araddr[4] (IN)
                         net (fo=18, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_ARADDR[4]
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.960     2.057    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[1]_i_3_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.181 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[1]_i_2/O
                         net (fo=1, routed)           0.665     2.846    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.124     2.970 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.970    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[1]
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[1]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 0.372ns (13.413%)  route 2.402ns (86.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=3, routed)           0.618     1.715    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.839 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.811     2.650    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr7_out
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     2.774 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.774    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[0]/C

Slack:                    inf
  Source:                 s_axi_CTRL_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.632ns  (logic 0.152ns (5.776%)  route 2.480ns (94.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_arvalid (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_ARVALID
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[9]_i_1/O
                         net (fo=10, routed)          1.507     2.632    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs
    SLICE_X16Y32         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y32         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[6]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.630ns  (logic 0.372ns (14.142%)  route 2.258ns (85.858%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=3, routed)           0.618     1.715    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124     1.839 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.668     2.506    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr7_out
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124     2.630 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[1]/C

Slack:                    inf
  Source:                 s_axi_CTRL_araddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.603ns  (logic 0.248ns (9.527%)  route 2.355ns (90.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_CTRL_araddr[3] (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_ARADDR[3]
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[3]_i_2/O
                         net (fo=1, routed)           1.382     2.479    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[3]_i_2_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[3]_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[3]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.628ns (24.456%)  route 1.940ns (75.544%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=3, routed)           0.618     1.715    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.149     1.864 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           0.349     2.213    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start1
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.355     2.568 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     2.568    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_auto_restart_reg/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 0.628ns (24.552%)  route 1.930ns (75.448%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=7, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=3, routed)           0.618     1.715    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_continue_i_2_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.149     1.864 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           0.339     2.203    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start1
    SLICE_X10Y30         LUT5 (Prop_lut5_I2_O)        0.355     2.558 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     2.558    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 s_axi_CTRL_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.488ns  (logic 0.484ns (19.453%)  route 2.004ns (80.547%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_CTRL_arvalid (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_ARVALID
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.152     1.125 f  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[9]_i_1/O
                         net (fo=10, routed)          1.031     2.156    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.332     2.488 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     2.488    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_reg/C

Slack:                    inf
  Source:                 s_axi_CTRL_araddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.323ns  (logic 0.476ns (20.487%)  route 1.847ns (79.513%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_CTRL_araddr[0] (IN)
                         net (fo=5, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_ARADDR[0]
    SLICE_X9Y29          LUT2 (Prop_lut2_I1_O)        0.150     1.123 f  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[0]_i_5/O
                         net (fo=2, routed)           0.874     1.997    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.326     2.323 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.323    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[0]
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y29          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/C

Slack:                    inf
  Source:                 s_axi_CTRL_araddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.248ns (11.188%)  route 1.969ns (88.812%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_CTRL_araddr[3] (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_ARADDR[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[4]_i_2/O
                         net (fo=1, routed)           0.996     2.093    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[4]_i_2_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.217 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[4]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X13Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[2] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[0]
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[3] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[1]
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[4] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[2]
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_CTRL_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_awaddr[5] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_AWADDR[3]
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 s_axi_CTRL_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.042ns (9.289%)  route 0.410ns (90.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_arvalid (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_ARVALID
    SLICE_X11Y29         LUT4 (Prop_lut4_I2_O)        0.042     0.452 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.452    bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X11Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.043ns (9.489%)  route 0.410ns (90.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wdata[5] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[5]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.043     0.453 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.453    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_10[5]
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1_reg[5]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.043ns (9.489%)  route 0.410ns (90.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wdata[7] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[7]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.043     0.453 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1[7]_i_2/O
                         net (fo=1, routed)           0.000     0.453    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_10[7]
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_1_reg[7]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.043ns (9.489%)  route 0.410ns (90.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wdata[5] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[5]
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.043     0.453 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.453    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_20[5]
    SLICE_X14Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[5]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.043ns (9.489%)  route 0.410ns (90.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wdata[7] (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.043     0.453 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2[7]_i_2/O
                         net (fo=1, routed)           0.000     0.453    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_20[7]
    SLICE_X14Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_data_in_2_reg[7]/C

Slack:                    inf
  Source:                 s_axi_CTRL_bready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.044ns (9.689%)  route 0.410ns (90.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_CTRL_bready (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_BREADY
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.454    bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X8Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=130, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y31          FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C





