# ğŸ”¢ Verilog Adders Simulation â€“ Half Adder | Full Adder | Full Adder Using Half Adder

## ğŸ“˜ Overview

This repository contains Verilog implementations and simulations of:

- âœ… **Half Adder**
- âœ… **Full Adder**
- âœ… **Full Adder using Half Adder modules**

These fundamental digital circuits are designed, implemented, and verified using **Verilog HDL** and simulated on **EDA Playground**.

---

## ğŸ§  Project Highlights

### ğŸŸ¦ Half Adder
- Performs single-bit binary addition.
- Uses XOR gate for `Sum` and AND gate for `Carry`.
- Includes a dedicated testbench with all input cases.

### ğŸŸ¨ Full Adder
- Performs 3-bit binary addition (A + B + Cin).
- Uses XOR, AND, and OR gates.
- Includes a testbench covering all 8 input combinations.

### ğŸŸ© Full Adder Using Half Adders
- Hierarchical design using two Half Adders and one OR gate.
- Shows how complex circuits are built using modular components.
- Fully tested with a separate testbench.

---

## ğŸ“ File Structure

| File Name                 | Description                               |
|--------------------------|-------------------------------------------|
| `half_adder_design.sv`           | Half Adder module                         |
| `half_adder_tb.sv`        | Testbench for Half Adder                  |
| `halfadder_waveform.png`              | Half Adder Simulation Screenshot                 |
| `full_adder_design.sv`           | Full Adder module                         |
| `full_adder_tb.sv`        | Testbench for Full Adder                  |
| `fulladder_waveform.png`              | Half Adder Simulation Screenshot                 |
| `full_adder_using_half_adder_design.sv`  | Full Adder implemented using Half Adders  |
| `full_adder_using_half_adder_tb.sv`     | Testbench for Full Adder using Half Adders|
| `fulladder_using_halfadder_waveform.png`              | Half Adder Simulation Screenshot                 |

---

## ğŸ§ª Simulation Instructions

This project is designed for simulation on **[EDA Playground](https://www.edaplayground.com/)**:

1. Open EDA Playground
2. Choose **Simulator**: Icarus Verilog 
3. Paste the module and testbench code.
4. Click **Run** to simulate.

## ğŸ¯ Learning Objectives

- Understand binary arithmetic at gate level.
- Practice structural and behavioral Verilog modeling.
- Explore modular and hierarchical design methodologies.
- Improve simulation and debugging skills using testbenches.

---
