Generating HDL for page 45.50.11.1 OUTPUT ERROR LATCH at 11/3/2020 1:49:21 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_45_50_11_1_OUTPUT_ERROR_LATCH_tb.vhdl, generating default test bench code.
Note: DOT Function at 5G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 2C
Found combinatorial loop (need D FF) at output of gate at 2D
Found combinatorial loop (need D FF) at output of gate at 1D
Ignoring Logic Block 4E with symbol CAP
Ignoring Logic Block 3I with symbol CAP
Removed 2 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2F to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 4I to ignored block(s) or identical signal names
Generating Statement for block at 2B with output pin(s) of OUT_2B_C
	and inputs of OUT_3C_P
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_D
	and inputs of PS_CONS_CHECK_STROBE,PS_CONS_ERROR_CONTROL,MS_CONS_CYCLE_LATCH_SET
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_P_Latch, OUT_3C_P_Latch
	and inputs of OUT_5C_D,MS_PROGRAM_RESET_4,OUT_2C_NoPin
	and logic function of NAND
Generating Statement for block at 2C with *latched* output pin(s) of OUT_2C_NoPin_Latch, OUT_2C_NoPin_Latch
	and inputs of OUT_3C_P,OUT_3F_E,OUT_3G_C
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_B
	and inputs of OUT_2C_NoPin
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of MS_CONS_PRINTER_STROBE,MS_CONS_OUTPUT_CBA8_421
	and logic function of NAND
Generating Statement for block at 2D with *latched* output pin(s) of OUT_2D_E_Latch, OUT_2D_E_Latch
	and inputs of OUT_3D_C,OUT_1D_F,MS_PROGRAM_RESET_4
	and logic function of NAND
Generating Statement for block at 1D with *latched* output pin(s) of OUT_1D_F_Latch, OUT_1D_F_Latch
	and inputs of OUT_2D_E,OUT_2E_NoPin
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_X
	and inputs of MB_CONS_PRINTER_EVEN_BIT_CHECK
	and logic function of Resistor
Generating Statement for block at 3E with output pin(s) of OUT_3E_K
	and inputs of MS_CONS_OUTPUT_CBA8_421
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_NoPin
	and inputs of OUT_3E_K,MS_CONS_PRINTER_STROBE
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_P
	and inputs of OUT_1D_F,PS_CONSOLE_WM_CHARACTER
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_K
	and inputs of OUT_2D_E,OUT_5E_X
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_E, OUT_3F_E
	and inputs of OUT_4F_K,MS_CONSOLE_WM_CHARACTER,OUT_4G_G
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_D
	and inputs of OUT_3F_E,OUT_3G_C
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_D
	and inputs of OUT_1E_P,PS_CONS_PRINTER_STROBE,MS_KEYBOARD_UNLOCK
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_G, OUT_4G_G
	and inputs of OUT_DOT_5G
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C, OUT_3G_C
	and inputs of OUT_4G_G,OUT_3H_P,PS_CONSOLE_WM_CHARACTER
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_P
	and inputs of MV_CONS_PRINTER_SPACE_NO_JRJ,MS_CONS_MX_X1A_POS
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_P
	and inputs of OUT_4I_X
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_X
	and inputs of MV_CONS_PRINTER_ODD_BIT_CHECK
	and logic function of Resistor
Generating Statement for block at 5G with output pin(s) of OUT_DOT_5G
	and inputs of OUT_5G_D,OUT_5H_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_CONSOLE_OUTPUT_ERROR
	from gate output OUT_2B_C
Generating output sheet edge signal assignment to 
	signal MS_CONSOLE_OUTPUT_ERROR
	from gate output OUT_1C_B
Generating output sheet edge signal assignment to 
	signal PS_CONS_DATA_CHECK
	from gate output OUT_2F_D
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 2C
Generating D Flip Flop for block at 2D
Generating D Flip Flop for block at 1D
