verilog xil_defaultlib --include "../../../../UART.srcs/sources_1/bd/UART/ipshared/ec67/hdl" --include "../../../../UART.srcs/sources_1/bd/UART/ipshared/8c62/hdl" --include "../../../../UART.srcs/sources_1/bd/UART/ip/UART_processing_system7_0_0" \
"../../../../UART.srcs/sources_1/bd/UART/ip/UART_processing_system7_0_0/sim/UART_processing_system7_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
