Release 13.4 Map O.87xd (nt)
Xilinx Mapping Report File for Design 'svec_top_fmc_tdc'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150t-fgg900-3 -w -logic_opt off -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2
-detail -ir off -pr b -lc off -power off -o svec_top_fmc_tdc_map.ncd
svec_top_fmc_tdc.ngd svec_top_fmc_tdc.pcf 
Target Device  : xc6slx150t
Target Package : fgg900
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Feb 07 18:18:19 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                 6,815 out of 184,304    3%
    Number used as Flip Flops:               6,769
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               46
  Number of Slice LUTs:                      9,400 out of  92,152   10%
    Number used as logic:                    9,262 out of  92,152   10%
      Number using O6 output only:           6,035
      Number using O5 output only:             409
      Number using O5 and O6:                2,818
      Number used as ROM:                        0
    Number used as Memory:                      37 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            37
        Number using O6 output only:            11
        Number using O5 output only:             0
        Number using O5 and O6:                 26
    Number used exclusively as route-thrus:    101
      Number with same-slice register load:     26
      Number with same-slice carry load:        75
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,809 out of  23,038   16%
  Nummber of MUXCYs used:                    2,660 out of  46,076    5%
  Number of LUT Flip Flop pairs used:       11,085
    Number with an unused Flip Flop:         4,870 out of  11,085   43%
    Number with an unused LUT:               1,685 out of  11,085   15%
    Number of fully used LUT-FF pairs:       4,530 out of  11,085   40%
    Number of unique control sets:             221
    Number of slice register sites lost
      to control set restrictions:             368 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       249 out of     540   46%
    IOB Flip Flops:                            209

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of     268    5%
  Number of RAMB8BWERs:                          7 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                 138 out of     586   23%
    Number used as ILOGIC2s:                   138
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                  71 out of     586   12%
    Number used as OLOGIC2s:                    71
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         0 out of       4    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  538 MB
Total REAL time to MAP completion:  5 mins 7 secs 
Total CPU time to MAP completion (all processors):   5 mins 10 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network VME_BBSY_n_i has no load.
INFO:LIT:243 - Logical network tdc1_pll_sdo_i has no load.
INFO:LIT:243 - Logical network tdc1_in_fpga_1_i has no load.
INFO:LIT:243 - Logical network tdc1_in_fpga_2_i has no load.
INFO:LIT:243 - Logical network tdc1_in_fpga_3_i has no load.
INFO:LIT:243 - Logical network tdc1_in_fpga_4_i has no load.
INFO:LIT:243 - Logical network tdc1_in_fpga_5_i has no load.
INFO:LIT:243 - Logical network tdc2_pll_sdo_i has no load.
INFO:LIT:243 - Logical network tdc2_in_fpga_1_i has no load.
INFO:LIT:243 - Logical network tdc2_in_fpga_2_i has no load.
INFO:LIT:243 - Logical network tdc2_in_fpga_3_i has no load.
INFO:LIT:243 - Logical network tdc2_in_fpga_4_i has no load.
INFO:LIT:243 - Logical network tdc2_in_fpga_5_i has no load.
INFO:LIT:243 - Logical network tdc1_prsntm2c_n_i has no load.
INFO:LIT:243 - Logical network tdc2_prsntm2c_n_i has no load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(127) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(126) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(125) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(124) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(123) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(122) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(121) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(120) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(119) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(118) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(117) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(116) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(115) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(114) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(113) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(112) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(111) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(110) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(109) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(108) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(107) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(106) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(105) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(104) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(103) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(102) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(101) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(100) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(99) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(98) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(97) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(96) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(95) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(94) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(93) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(92) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(91) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(90) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(89) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(88) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(87) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(86) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(85) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(84) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(83) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(82) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(81) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(80) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(79) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(78) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(77) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(76) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(75) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(74) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(73) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(72) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(71) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(70) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(69) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(68) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(67) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(66) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(65) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(64) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(63) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(62) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(61) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(60) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(59) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(58) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(57) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(56) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(55) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(54) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(53) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(52) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(51) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(50) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(49) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(48) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(47) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(46) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(45) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(44) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(43) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(42) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(41) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(40) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(39) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(38) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(37) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(36) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(35) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(34) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(33) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(32) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(31) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(30) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(29) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(28) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(27) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(26) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(25) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(24) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(23) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(22) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(21) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(20) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(19) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(18) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(17) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(16) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(15) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(14) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(13) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(12) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(11) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(10) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(9) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(8) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(7) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(6) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(5) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(4) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(3) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(2) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(1) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(0) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(127) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(126) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(125) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(124) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(123) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(122) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(121) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(120) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(119) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(118) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(117) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(116) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(115) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(114) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(113) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(112) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(111) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(110) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(109) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(108) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(107) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(106) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(105) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(104) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(103) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(102) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(101) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(100) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(99) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(98) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(97) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(96) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(95) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(94) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(93) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(92) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(91) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(90) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(89) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(88) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(87) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(86) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(85) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(84) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(83) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(82) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(81) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(80) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(79) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(78) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(77) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(76) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(75) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(74) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(73) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(72) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(71) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(70) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(69) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(68) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(67) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(66) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(65) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(64) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(63) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(62) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(61) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(60) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(59) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(58) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(57) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(56) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(55) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(54) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(53) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(52) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(51) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(50) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(49) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(48) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(47) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(46) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(45) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(44) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(43) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(42) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(41) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(40) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(39) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(38) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(37) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(36) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(35) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(34) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(33) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(32) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(31) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(30) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(29) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(28) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(27) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(26) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(25) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(24) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(23) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(22) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(21) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(20) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(19) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(18) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(17) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(16) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(15) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(14) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(13) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(12) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(11) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(10) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(9) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(8) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(7) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(6) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(5) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(4) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(3) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(2) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(1) has no
   load.
INFO:LIT:243 - Logical network
   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(0) has no
   load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   4 block(s) optimized away
 256 signal(s) removed
 483 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd25" (ROM)
removed.
Loadless block
"cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd25" (ROM)
removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(127)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(126)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(125)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(124)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(123)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(122)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(121)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(120)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(119)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(118)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(117)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(116)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(115)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(114)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(113)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(112)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(111)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(110)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(109)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(108)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(107)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(106)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(105)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(104)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(103)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(102)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(101)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(100)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(99)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(98)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(97)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(96)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(95)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(94)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(93)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(92)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(91)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(90)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(89)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(88)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(87)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(86)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(85)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(84)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(83)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(82)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(81)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(80)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(79)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(78)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(77)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(76)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(75)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(74)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(73)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(72)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(71)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(70)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(69)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(68)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(67)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(66)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(65)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(64)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(63)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(62)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(61)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(60)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(59)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(58)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(57)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(56)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(55)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(54)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(53)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(52)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(51)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(50)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(49)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(48)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(47)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(46)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(45)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(44)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(43)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(42)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(41)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(40)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(39)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(38)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(37)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(36)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(35)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(34)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(33)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(32)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(31)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(30)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(29)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(28)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(27)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(26)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(25)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(24)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(23)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(22)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(21)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(20)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(19)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(18)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(17)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(16)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(15)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(14)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(13)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(12)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(11)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(10)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(9)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(8)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(7)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(6)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(5)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(4)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(3)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(2)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(1)"
is sourceless and has been removed.
The signal "cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/douta(0)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(127)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(126)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(125)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(124)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(123)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(122)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(121)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(120)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(119)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(118)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(117)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(116)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(115)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(114)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(113)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(112)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(111)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(110)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(109)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(108)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(107)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(106)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(105)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(104)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(103)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(102)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(101)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(100)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(99)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(98)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(97)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(96)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(95)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(94)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(93)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(92)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(91)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(90)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(89)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(88)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(87)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(86)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(85)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(84)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(83)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(82)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(81)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(80)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(79)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(78)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(77)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(76)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(75)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(74)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(73)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(72)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(71)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(70)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(69)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(68)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(67)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(66)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(65)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(64)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(63)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(62)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(61)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(60)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(59)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(58)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(57)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(56)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(55)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(54)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(53)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(52)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(51)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(50)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(49)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(48)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(47)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(46)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(45)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(44)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(43)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(42)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(41)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(40)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(39)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(38)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(37)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(36)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(35)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(34)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(33)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(32)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(31)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(30)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(29)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(28)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(27)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(26)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(25)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(24)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(23)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(22)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(21)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(20)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(19)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(18)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(17)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(16)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(15)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(14)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(13)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(12)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(11)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(10)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(9)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(8)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(7)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(6)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(5)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(4)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(3)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(2)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(1)"
is sourceless and has been removed.
The signal "cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/douta(0)"
is sourceless and has been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/XST_GND
GND 		cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LUT1 		Mcount_powerup_rst_cnt_cy<1>_rt
LUT1 		Mcount_powerup_rst_cnt_cy<2>_rt
LUT1 		Mcount_powerup_rst_cnt_cy<3>_rt
LUT1 		Mcount_powerup_rst_cnt_cy<4>_rt
LUT1 		Mcount_powerup_rst_cnt_cy<5>_rt
LUT1 		Mcount_powerup_rst_cnt_cy<6>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<1>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<2>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<3>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<4>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<5>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<6>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<7>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<8>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<9>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<10>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<11>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<12>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<13>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<14>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<15>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<16>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<17>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<18>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<19>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<20>_rt
LUT1 		Mcount_led_clk_62m5_divider_cy<21>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<30>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<29>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<28>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<27>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<26>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<25>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<24>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<23>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<22>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<21>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<20>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<19>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<18>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<17>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<16>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<15>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<14>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<13>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<12>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<11>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<10>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<9>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<8>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<7>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<6>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<5>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<4>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_cy<3>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<30>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<29>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<28>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<27>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<26>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<25>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<24>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<23>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<22>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<21>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<20>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<19>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<18>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<17>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<16>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<15>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<14>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<13>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<12>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<11>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<10>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<9>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<8>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<7>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<6>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<5>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<4>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_cy<3>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<38>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<38>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<37>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<37>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<36>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<36>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<35>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<35>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<34>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<34>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<33>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<33>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<32>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<32>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<31>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<31>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<30>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<30>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<29>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<29>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<28>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<28>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<27>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<27>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<26>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<26>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<25>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<25>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<24>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<24>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<23>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<23>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<22>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<22>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<21>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<21>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<20>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<20>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<19>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<19>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<18>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<18>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<17>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<17>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<16>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<16>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<15>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<15>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<14>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<14>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<13>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<13>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<12>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<12>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<11>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<11>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<10>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<10>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<9>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<9>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<8>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<8>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<7>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<7>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<6>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<6>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<5>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_cy<5>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<4>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_cy<2>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<11>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<10>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<9>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<8>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<7>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<6>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<5>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_cy<4>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<16>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<16>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<16>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<16>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<15>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<15>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<15>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<15>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<14>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<14>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<14>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<14>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<13>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<13>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<13>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<13>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<12>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<12>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<12>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<12>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<11>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<11>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<11>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<11>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<10>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<10>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<10>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<10>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<9>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<9>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<9>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<9>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<8>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<8>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<8>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<8>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<7>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<7>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<7>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<7>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<6>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<6>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<6>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<6>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<5>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<5>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<5>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<5>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<4>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_cy<4>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<4>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<4>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<3>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_cy<3>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<3>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<2>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_cy<2>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_cy<1>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<22>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<21>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<20>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<19>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<18>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<17>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<16>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<15>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<14>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<13>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<12>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<11>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<10>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<9>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<8>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<7>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<6>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<5>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<4>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<3>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<2>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_cy<1>_rt
LUT1 		cmp_tdc2_clks_rsts_mgment/Mcount_rst_cnt_cy<6>_rt
LUT1 		cmp_tdc2_clks_rsts_mgment/Mcount_rst_cnt_cy<5>_rt
LUT1 		cmp_tdc2_clks_rsts_mgment/Mcount_rst_cnt_cy<4>_rt
LUT1 		cmp_tdc2_clks_rsts_mgment/Mcount_rst_cnt_cy<3>_rt
LUT1 		cmp_tdc2_clks_rsts_mgment/Mcount_rst_cnt_cy<2>_rt
LUT1 		cmp_tdc2_clks_rsts_mgment/Mcount_rst_cnt_cy<1>_rt
LUT1 		cmp_tdc1_clks_rsts_mgment/Mcount_rst_cnt_cy<6>_rt
LUT1 		cmp_tdc1_clks_rsts_mgment/Mcount_rst_cnt_cy<5>_rt
LUT1 		cmp_tdc1_clks_rsts_mgment/Mcount_rst_cnt_cy<4>_rt
LUT1 		cmp_tdc1_clks_rsts_mgment/Mcount_rst_cnt_cy<3>_rt
LUT1 		cmp_tdc1_clks_rsts_mgment/Mcount_rst_cnt_cy<2>_rt
LUT1 		cmp_tdc1_clks_rsts_mgment/Mcount_rst_cnt_cy<1>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/one_second_block/clk_periods_counter/Msub_GND_185_o_GND_
185_o_sub_6_OUT<31:0>_cy<0>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/one_second_block/clk_periods_counter/Msub_GND_185_o_GND_
185_o_sub_6_OUT<31:0>_cy<0>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<30>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<29>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<28>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<27>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<26>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<25>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<24>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<23>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<22>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<21>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<20>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<19>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<18>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<17>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<16>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<15>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<14>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<13>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<12>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<11>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<10>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<9>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<8>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<7>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<6>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<5>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<4>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<3>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<30>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<29>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<28>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<27>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<26>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<25>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<24>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<23>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<22>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<21>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<20>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<19>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<18>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<17>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<16>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<15>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<14>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<13>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<12>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<11>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<10>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<9>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<8>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<7>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<6>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<5>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<4>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_cy<3>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/start_retrigger_block/retrig_period_counter/Msub_GND_185
_o_GND_185_o_sub_6_OUT<31:0>_cy<0>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_period_counter/Msub_GND_185
_o_GND_185_o_sub_6_OUT<31:0>_cy<0>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<30>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<28>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<27>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<26>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<24>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<23>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<22>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<20>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<19>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<18>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<16>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<15>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<14>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<12>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<11>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<10>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<9>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<8>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<7>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<6>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<18>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<17>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<16>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<15>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<14>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<13>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<12>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<11>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<10>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<9>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<8>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<7>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<6>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<5>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<4>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<3>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<2>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<1>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OU
T<25:0>_cy<0>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_57_OU
T<23:0>_cy<0>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_48_OU
T<23:0>_cy<0>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_52_OU
T<31:0>_cy<0>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<30>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<28>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<27>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<26>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<24>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<23>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<22>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<20>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<19>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<18>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<16>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<15>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<14>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<12>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<11>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<10>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<9>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<8>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<7>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<6>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<18>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<17>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<16>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<15>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<14>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<13>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<12>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<11>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<10>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<9>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<8>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<7>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<6>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<5>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<4>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<3>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<2>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_cy<1>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OU
T<25:0>_cy<0>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_57_OU
T<23:0>_cy<0>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_48_OU
T<23:0>_cy<0>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_52_OU
T<31:0>_cy<0>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/interrupts_generator/millisec_counter/Msub_GND_185_o_GND
_185_o_sub_6_OUT<31:0>_cy<0>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/interrupts_generator/millisec_counter/Msub_GND_185_o_GND
_185_o_sub_6_OUT<31:0>_cy<0>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<14>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<13>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<12>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<11>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<10>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<9>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<8>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<7>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<6>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<5>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<4>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<3>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<2>_rt
LUT1 		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<1>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<14>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<13>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<12>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<11>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<10>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<9>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<8>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<7>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<6>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<5>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<4>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<3>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<2>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<1>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<14>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<13>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<12>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<11>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<10>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<9>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<8>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<7>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<6>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<5>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<4>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<3>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<2>_rt
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_cy<1>_rt
LUT1
		cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mcount_cn
t_cy<0>_rt
LUT1
		cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Msub_GND_
382_o_GND_382_o_sub_11_OUT<13:0>_cy<0>_rt
LUT1
		cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mcount_cn
t_cy<0>_rt
LUT1
		cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Msub_GND_
382_o_GND_382_o_sub_11_OUT<13:0>_cy<0>_rt
LUT1 		cmp_LED_ctrler/Mcount_refresh_rate_cnt_cy<0>_rt
LUT1 		Mcount_powerup_rst_cnt_xor<7>_rt
LUT1 		Mcount_led_clk_62m5_divider_xor<22>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/one_second_block/Madd_total_delay_xor<31>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/one_second_block/Madd_total_delay_xor<31>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_countertime_xor<39>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_countertime[39]_GND_32_o_add_250_
OUT_xor<39>_rt
LUT1 		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Maccum_s_counterbytes_xor<12>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_166_O
UT_xor<17>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_172_O
UT_xor<17>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_176_O
UT_xor<17>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Madd_s_addrOffset[17]_GND_32_o_add_169_O
UT_xor<17>_rt
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/Mcount_retry_count_xor<23>_rt
LUT1 		cmp_tdc2_clks_rsts_mgment/Mcount_rst_cnt_xor<7>_rt
LUT1 		cmp_tdc1_clks_rsts_mgment/Mcount_rst_cnt_xor<7>_rt
LUT1 		cmp_tdc2/cmp_tdc_core/acam_timing_block/Madd_total_delay_xor<31>_rt
LUT1 		cmp_tdc1/cmp_tdc_core/acam_timing_block/Madd_total_delay_xor<31>_rt
LUT1
		cmp_tdc2/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_xor<19>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/data_formatting_block/Mcount_dacapo_counter_xor<19>_rt
LUT1
		cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_xor<15>_rt
LUT1
		cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_xor<15>_r
t
LUT1
		cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Madd_n0139[16:0]_xor<15>_r
t
LUT1
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux
_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT751_cy_rt
LUT1
		cmp_tdc2/cmp_tdc_core/interrupts_generator/tstamps_counter/Mcount_counter_xor<
8>_rt
LUT1
		cmp_tdc1/cmp_tdc_core/interrupts_generator/tstamps_counter/Mcount_counter_xor<
8>_rt
INV
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcom
par_s_FUNC_ADER[0][23]_s_locAddr[23]_equal_199_o_cy<5>_inv_INV_0
INV
		U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcom
par_s_FUNC_ADER[5][23]_s_locAddr[23]_equal_69_o_cy<5>_inv1_INV_0
LD 		cmp_LED_ctrler/led_state_3

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| VME_ADDR_DIR_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_ADDR_OE_N_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_ADDR_b<1>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<2>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<3>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<4>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<5>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<6>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<7>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<8>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<9>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<10>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<11>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<12>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<13>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<14>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<15>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<16>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<17>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<18>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<19>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<20>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<21>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<22>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<23>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<24>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<25>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<26>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<27>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<28>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<29>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<30>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_ADDR_b<31>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_AM_i<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| VME_AM_i<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| VME_AM_i<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| VME_AM_i<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| VME_AM_i<4>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| VME_AM_i<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| VME_AS_n_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_BERR_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| VME_DATA_DIR_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_DATA_OE_N_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_DATA_b<0>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<1>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<2>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<3>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<4>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<5>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<6>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<7>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<8>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<9>                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<10>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<11>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<12>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<13>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<14>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<15>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<16>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<17>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<18>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<19>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<20>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<21>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<22>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<23>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<24>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<25>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<26>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<27>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<28>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<29>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<30>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DATA_b<31>                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| VME_DS_n_i<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_DS_n_i<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_DTACK_OE_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_DTACK_n_o                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_GA_i<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_GA_i<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_GA_i<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_GA_i<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_GA_i<4>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_GA_i<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_IACKIN_n_i                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_IACKOUT_n_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_IACK_n_i                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_IRQ_n_o<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_IRQ_n_o<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_IRQ_n_o<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_IRQ_n_o<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_IRQ_n_o<4>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_IRQ_n_o<5>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_IRQ_n_o<6>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| VME_LWORD_n_b                      | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| VME_RETRY_OE_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| VME_RETRY_n_o                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| VME_RST_n_i                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| VME_WRITE_n_i                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| carrier_one_wire_b                 | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_20m_vcxo_i                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| fp_led_column_o<0>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fp_led_column_o<1>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fp_led_column_o<2>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fp_led_column_o<3>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fp_led_line_o<0>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fp_led_line_o<1>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fp_led_line_oen_o<0>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| fp_led_line_oen_o<1>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pcb_ver_i<0>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pcb_ver_i<1>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pcb_ver_i<2>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| pcb_ver_i<3>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| por_n_i                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tdc1_125m_clk_n_i                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| tdc1_125m_clk_p_i                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| tdc1_acam_refclk_n_i               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| tdc1_acam_refclk_p_i               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IFF          |          |          |
| tdc1_address_o<0>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_address_o<1>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_address_o<2>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_address_o<3>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_cs_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_data_bus_io<0>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<1>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<2>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<3>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<4>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<5>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<6>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<7>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<8>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<9>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<10>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<11>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<12>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<13>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<14>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<15>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<16>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<17>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<18>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<19>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<20>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<21>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<22>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<23>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<24>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<25>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<26>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_data_bus_io<27>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc1_ef1_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc1_ef2_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc1_enable_inputs_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_err_flag_i                    | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc1_int_flag_i                    | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc1_led_status_o                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_led_trig1_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_led_trig2_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_led_trig3_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_led_trig4_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_led_trig5_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_oe_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_one_wire_b                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_pll_cs_n_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_pll_dac_sync_n_o              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_pll_sclk_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_pll_sdi_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_pll_status_i                  | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc1_rd_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_scl_b                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_sda_b                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_start_dis_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_start_from_fpga_o             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_stop_dis_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc1_term_en_1_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_term_en_2_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_term_en_3_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_term_en_4_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_term_en_5_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc1_wr_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_125m_clk_n_i                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| tdc2_125m_clk_p_i                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| tdc2_acam_refclk_n_i               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| tdc2_acam_refclk_p_i               | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IFF          |          |          |
| tdc2_address_o<0>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_address_o<1>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_address_o<2>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_address_o<3>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_cs_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_data_bus_io<0>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<1>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<2>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<3>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<4>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<5>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<6>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<7>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<8>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<9>                | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<10>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<11>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<12>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<13>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<14>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<15>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<16>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<17>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<18>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<19>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<20>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<21>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<22>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<23>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<24>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<25>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<26>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_data_bus_io<27>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| tdc2_ef1_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc2_ef2_i                         | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc2_enable_inputs_o               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_err_flag_i                    | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc2_int_flag_i                    | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc2_led_status_o                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_led_trig1_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_led_trig2_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_led_trig3_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_led_trig4_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_led_trig5_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_oe_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_one_wire_b                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_pll_cs_n_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_pll_dac_sync_n_o              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_pll_sclk_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_pll_sdi_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_pll_status_i                  | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdc2_rd_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_scl_b                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_sda_b                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_start_dis_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_start_from_fpga_o             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_stop_dis_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tdc2_term_en_1_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_term_en_2_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_term_en_3_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_term_en_4_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_term_en_5_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| tdc2_wr_n_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "cmp_sys_clk_pll/PLL_ADV":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 50
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 50
CLKIN2_PERIOD = 50
CLKOUT0_DIVIDE = 16
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 16
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 16
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.016



Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal          | Reset Signal                                                                                        | Set Signal | Enable Signal                                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/_n0366                                                                    |            | cmp_tdc1_clks_rsts_mgment/_n0372_inv                                                                 | 2                | 8              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>                                                           |            |                                                                                                      | 4                | 6              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc1_clks_rsts_mgment/PWR_12_o_sclk_AND_18_o                                                     | 2                | 7              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc1_clks_rsts_mgment/_n0378_inv                                                                 | 1                | 4              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc1_clks_rsts_mgment/_n0387_inv                                                                 | 2                | 5              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc1_clks_rsts_mgment/send_dac_word_r_edge_p                                                     | 6                | 24             |
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o                             |            |                                                                                                      | 2                | 3              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc1_clks_rsts_mgment/rst_n_i_inv                                                               |            |                                                                                                      | 1                | 2              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/_n0366                                                                    |            | cmp_tdc2_clks_rsts_mgment/_n0372_inv                                                                 | 2                | 8              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>                                                           |            |                                                                                                      | 4                | 6              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc2_clks_rsts_mgment/PWR_12_o_sclk_AND_18_o                                                     | 2                | 7              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc2_clks_rsts_mgment/_n0378_inv                                                                 | 1                | 4              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc2_clks_rsts_mgment/_n0387_inv                                                                 | 2                | 5              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>                                                           |            | cmp_tdc2_clks_rsts_mgment/send_dac_word_r_edge_p                                                     | 6                | 24             |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o                             |            |                                                                                                      | 2                | 3              |
| clk_20m_vcxo_buf_BUFG | cmp_tdc2_clks_rsts_mgment/rst_n_i_inv                                                               |            |                                                                                                      | 1                | 2              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_62m5_sys          |                                                                                                     |            |                                                                                                      | 146              | 417            |
| clk_62m5_sys          |                                                                                                     |            | GLOBAL_LOGIC1                                                                                        | 8                | 51             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n4798_inv                                            | 1                | 8              |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/_n0181_inv                                          | 2                | 7              |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/ASfallingEdge/FallEdge_o                                       | 1                | 3              |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1191_o | 33               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1194_o | 39               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1197_o | 46               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1200_o | 38               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1203_o | 37               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1206_o | 36               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1209_o | 22               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[7]_s_CRadd_offset[5]_AND_1212_o | 33               | 64             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1192_o | 4                | 26             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1195_o | 4                | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1198_o | 4                | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1201_o | 4                | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1204_o | 7                | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1207_o | 7                | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1210_o | 9                | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_latchCRdataPos[9]_s_CRadd_offset[5]_AND_1213_o | 8                | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/_n0822_inv                                                     | 8                | 30             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_FSM_s_DSlatch                                                | 1                | 2              |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_dataToAddrBus_s_dataToOutput_OR_519_o                        | 20               | 32             |
| clk_62m5_sys          |                                                                                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_mainFSMreset_s_reset_OR_810_o                                | 14               | 52             |
| clk_62m5_sys          |                                                                                                     |            | cmp_irq_vic/U_Wrapped_VIC/_n0142_inv                                                                 | 8                | 32             |
| clk_62m5_sys          |                                                                                                     |            | cmp_irq_vic/U_Wrapped_VIC/_n0157_inv                                                                 | 4                | 16             |
| clk_62m5_sys          |                                                                                                     |            | cnx_slave_out[0]_ack                                                                                 | 17               | 32             |
| clk_62m5_sys          |                                                                                                     |            | rst_n_sys                                                                                            | 4                | 32             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/_n0147                                             |            | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/_n0185_inv                                          | 6                | 24             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            |                                                                                                      | 7                | 11             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n4798_inv11                                          | 6                | 16             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n5165_inv                                            | 2                | 8              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n5519_inv                                            | 2                | 7              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n5874_inv                                            | 3                | 8              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n6235_inv                                            | 2                | 8              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n6247_inv2                                           | 31               | 128            |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n6343_inv1                                           | 14               | 64             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n6535_inv1                                           | 12               | 64             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/_n7408_inv                                            | 14               | 52             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller/reset_n_i_inv                                      |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/ASfallingEdge/FallEdge_o                                       | 6                | 6              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/GND_32_o_s_transferType[2]_equal_215_o<2>1                    |            |                                                                                                      | 37               | 74             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/ModuleEnable_InitInProgress_AND_1138_o_inv |            |                                                                                                      | 4                | 25             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            |                                                                                                      | 44               | 104            |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initState<1>_inv                               | 4                | 10             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_carrier_info/_n0132_inv                                                                          | 11               | 32             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_carrier_info/_n0142_inv                                                                          | 7                | 31             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_carrier_info/_n0148_inv1                                                                         | 9                | 32             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0230_inv                                            | 5                | 8              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv                                            | 2                | 2              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/bus_wen_cdr_o                                         | 5                | 32             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/bus_wen_ctl_sts                                       | 3                | 4              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_drive_TDC1_EF_LED/_n0019_inv                                                                     | 6                | 23             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_drive_TDC1_PLL_stat_LED/_n0019_inv                                                               | 6                | 23             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_drive_TDC2_EF_LED/_n0019_inv                                                                     | 6                | 23             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_drive_TDC2_PLL_stat_LED/_n0019_inv                                                               | 6                | 23             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_drive_VME_access_LED/_n0019_inv                                                                  | 6                | 23             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_irq_vic/U_Wrapped_VIC/U_wb_controller/_n0168_inv                                                 | 8                | 32             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | cmp_irq_vic/U_Wrapped_VIC/U_wb_controller/_n0180_inv                                                 | 8                | 19             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/rst_n_i_inv                                     |            | led_clk_62m5_divider[22]_GND_11_o_equal_22_o                                                         | 2                | 8              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/_n0811                                                        |            |                                                                                                      | 8                | 32             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_wbMaster_rst                                                |            |                                                                                                      | 28               | 41             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_wbMaster_rst                                                |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/ASfallingEdge/s_1_sig_i_AND_1216_o_norst                       | 10               | 39             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_wbMaster_rst                                                |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/_n0855_inv                                                     | 1                | 2              |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_wbMaster_rst                                                |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/_n0884_inv                                                     | 9                | 18             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_wbMaster_rst                                                |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_FSM_s_decode                                                 | 11               | 16             |
| clk_62m5_sys          | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_wbMaster_rst                                                |            | U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_memReq_s_cardSel_AND_1159_o                                  | 4                | 13             |
| clk_62m5_sys          | _n0199                                                                                              |            | _n0202_inv                                                                                           | 2                | 8              |
| clk_62m5_sys          | cmp_LED_ctrler/refresh_rate_cnt[15]_GND_458_o_equal_1_o_0                                           |            |                                                                                                      | 3                | 8              |
| clk_62m5_sys          | cmp_irq_vic/U_Wrapped_VIC/vic_ctl_enable_0                                                          |            |                                                                                                      | 1                | 2              |
| clk_62m5_sys          | por_rst_n_a_inv                                                                                     |            |                                                                                                      | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tdc1_clk_125m         |                                                                                                     |            |                                                                                                      | 49               | 113            |
| tdc1_clk_125m         |                                                                                                     |            | GLOBAL_LOGIC1                                                                                        | 2                | 6              |
| tdc1_clk_125m         |                                                                                                     |            | cmp_tdc1/cmp_tdc_core/one_second_block/clk_periods_counter/_n0031_inv                                | 4                | 27             |
| tdc1_clk_125m         |                                                                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0428_inv                                                   | 11               | 32             |
| tdc1_clk_125m         |                                                                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0434_inv                                                   | 9                | 32             |
| tdc1_clk_125m         |                                                                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0440_inv                                                   | 6                | 24             |
| tdc1_clk_125m         |                                                                                                     |            | cmp_tdc1/general_rst_n                                                                               | 5                | 35             |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/acam_intflag_f_edge_p                                                         |            | cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/_n0029_inv                             | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/acam_timing_block/counter_reset                                               |            | cmp_tdc1/cmp_tdc_core/acam_timing_block/window_active_counter/_n0029_inv                             | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/data_engine_block/rst_i_acam_rdbk_config_p_i_OR_1404_o                        |            | cmp_tdc1/cmp_tdc_core/acm_ack                                                                        | 2                | 8              |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_1427_o                        |            | cmp_tdc1/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc_GND_313_o_AND_2667_o                       | 5                | 20             |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_1427_o                        |            | cmp_tdc1/cmp_tdc_core/tstamp_wr_p                                                                    | 2                | 8              |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/interrupts_generator/tstamps_c_rst                                            |            | cmp_tdc1/cmp_tdc_core/interrupts_generator/time_counter/_n0029_inv                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/interrupts_generator/tstamps_c_rst                                            |            | cmp_tdc1/cmp_tdc_core/interrupts_generator/tstamps_counter/_n0029_inv                                | 3                | 9              |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/one_second_block/pulse_delayer_counter/counter_is_zero_o                      |            | cmp_tdc1/cmp_tdc_core/start_retrigger_block/roll_over_counter/_n0029_inv                             | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1/cmp_tdc_core/reg_control_block/ctrl_reg<11>                                                |            |                                                                                                      | 1                | 3              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            |                                                                                                      | 125              | 319            |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0112_inv                                         | 6                | 16             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0127_inv                                         | 2                | 8              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0142_inv                                         | 2                | 8              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0147_inv                                         | 2                | 8              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/_n0132_inv                               | 3                | 11             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/_n0166_inv                      | 2                | 6              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/_n0172_inv                      | 3                | 16             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/_n0230_inv                                       | 4                | 8              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv                                       | 2                | 2              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/bus_wen_cdr_o                                    | 5                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/bus_wen_ctl_sts                                  | 3                | 4              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch1_pulse/_n0019_inv                                  | 6                | 23             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch2_pulse/_n0019_inv                                  | 6                | 23             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/_n0019_inv                                  | 6                | 23             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch4_pulse/_n0019_inv                                  | 6                | 23             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch5_pulse/_n0019_inv                                  | 6                | 23             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0307_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0311_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0315_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0319_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0323_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0327_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0331_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0335_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0339_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0343_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0347_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0351_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0355_inv                                                   | 8                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_engine_block/_n0359_inv                                                   | 1                | 2              |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/data_formatting_block/_n0258_inv                                               | 9                | 30             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/one_second_block/_n0027_inv                                                    | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/one_second_block/pulse_delayer_counter/counter_is_zero_o                       | 29               | 120            |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0444_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0448_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0452_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0456_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0460_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0464_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0468_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0472_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0476_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0480_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0484_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0488_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0492_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0496_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0500_inv                                                   | 8                | 32             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_core/reg_control_block/_n0506_inv                                                   | 2                | 12             |
| tdc1_clk_125m         | cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc1/cmp_tdc_eic/_n0096_inv1                                                                     | 1                | 3              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tdc2_clk_125m         |                                                                                                     |            |                                                                                                      | 47               | 113            |
| tdc2_clk_125m         |                                                                                                     |            | GLOBAL_LOGIC1                                                                                        | 2                | 6              |
| tdc2_clk_125m         |                                                                                                     |            | cmp_tdc2/cmp_tdc_core/one_second_block/clk_periods_counter/_n0031_inv                                | 4                | 27             |
| tdc2_clk_125m         |                                                                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0428_inv                                                   | 11               | 32             |
| tdc2_clk_125m         |                                                                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0434_inv                                                   | 8                | 32             |
| tdc2_clk_125m         |                                                                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0440_inv                                                   | 6                | 24             |
| tdc2_clk_125m         |                                                                                                     |            | cmp_tdc2/general_rst_n                                                                               | 5                | 35             |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/acam_intflag_f_edge_p                                                         |            | cmp_tdc2/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/_n0029_inv                             | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/acam_timing_block/counter_reset                                               |            | cmp_tdc2/cmp_tdc_core/acam_timing_block/window_active_counter/_n0029_inv                             | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/data_engine_block/rst_i_acam_rdbk_config_p_i_OR_1404_o                        |            | cmp_tdc2/cmp_tdc_core/acm_ack                                                                        | 2                | 8              |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_1427_o                        |            | cmp_tdc2/cmp_tdc_core/data_formatting_block/tstamp_wr_cyc_GND_313_o_AND_2667_o                       | 5                | 20             |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_1427_o                        |            | cmp_tdc2/cmp_tdc_core/tstamp_wr_p                                                                    | 2                | 8              |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/interrupts_generator/tstamps_c_rst                                            |            | cmp_tdc2/cmp_tdc_core/interrupts_generator/time_counter/_n0029_inv                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/interrupts_generator/tstamps_c_rst                                            |            | cmp_tdc2/cmp_tdc_core/interrupts_generator/tstamps_counter/_n0029_inv                                | 3                | 9              |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/one_second_block/pulse_delayer_counter/counter_is_zero_o                      |            | cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_counter/_n0029_inv                             | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2/cmp_tdc_core/reg_control_block/ctrl_reg<11>                                                |            |                                                                                                      | 1                | 3              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            |                                                                                                      | 126              | 319            |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0112_inv                                         | 7                | 16             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0127_inv                                         | 2                | 8              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0142_inv                                         | 2                | 8              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/_n0147_inv                                         | 2                | 8              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/_n0132_inv                               | 3                | 11             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/_n0166_inv                      | 3                | 6              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/_n0172_inv                      | 3                | 16             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/_n0230_inv                                       | 4                | 8              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv                                       | 2                | 2              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/bus_wen_cdr_o                                    | 5                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/bus_wen_ctl_sts                                  | 4                | 4              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch1_pulse/_n0019_inv                                  | 6                | 23             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch2_pulse/_n0019_inv                                  | 6                | 23             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/_n0019_inv                                  | 6                | 23             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch4_pulse/_n0019_inv                                  | 6                | 23             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch5_pulse/_n0019_inv                                  | 6                | 23             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0307_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0311_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0315_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0319_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0323_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0327_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0331_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0335_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0339_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0343_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0347_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0351_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0355_inv                                                   | 8                | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_engine_block/_n0359_inv                                                   | 1                | 2              |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/data_formatting_block/_n0258_inv                                               | 10               | 30             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/one_second_block/_n0027_inv                                                    | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/one_second_block/pulse_delayer_counter/counter_is_zero_o                       | 31               | 120            |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0444_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0448_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0452_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0456_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0460_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0464_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0468_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0472_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0476_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0480_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0484_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0488_inv                                                   | 7                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0492_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0496_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0500_inv                                                   | 8                | 32             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_core/reg_control_block/_n0506_inv                                                   | 2                | 12             |
| tdc2_clk_125m         | cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>                                                     |            | cmp_tdc2/cmp_tdc_eic/_n0096_inv1                                                                     | 2                | 3              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| svec_top_fmc_tdc/                     |           | 46/4630       | 44/6769       | 92/9400       | 0/37          | 0/21      | 0/0     | 2/4   | 0/0   | 0/0   | 0/0   | 1/1       | svec_top_fmc_tdc                                                                                                                                                            |
| +U_VME_Core                           |           | 0/1732        | 0/1924        | 0/3693        | 0/13          | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core                                                                                                                                                 |
| ++U_Wrapped_VME                       |           | 49/1728       | 4/1924        | 92/3689       | 2/13          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME                                                                                                                                   |
| +++ASinputSample                      |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/ASinputSample                                                                                                                     |
| +++GAinputSample                      |           | 1/1           | 6/6           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/GAinputSample                                                                                                                     |
| +++IACKINinputSample                  |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/IACKINinputSample                                                                                                                 |
| +++IACKinputSample                    |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/IACKinputSample                                                                                                                   |
| +++Inst_VME_CR_CSR_Space              |           | 167/167       | 366/366       | 429/429       | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space                                                                                                             |
| ++++CRAM_1                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1                                                                                                      |
| +++Inst_VME_IRQ_Controller            |           | 19/19         | 43/43         | 55/55         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_IRQ_Controller                                                                                                           |
| +++Inst_VME_bus                       |           | 286/1487      | 399/1500      | 651/3106      | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus                                                                                                                      |
| ++++ASfallingEdge                     |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/ASfallingEdge                                                                                                        |
| ++++ASrisingEdge                      |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/ASrisingEdge                                                                                                         |
| ++++CRinputSample                     |           | 1/1           | 8/8           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRinputSample                                                                                                        |
| ++++Inst_Access_Decode                |           | 10/652        | 25/65         | 21/1394       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode                                                                                                   |
| +++++Inst_Am_Match                    |           | 133/133       | 8/8           | 224/224       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Am_Match                                                                                     |
| +++++Inst_Funct_Match                 |           | 509/509       | 32/32         | 1149/1149     | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match                                                                                  |
| ++++Inst_VME_Init                     |           | 433/433       | 927/927       | 871/871       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init                                                                                                        |
| ++++Inst_Wb_master                    |           | 65/65         | 98/98         | 88/88         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master                                                                                                       |
| ++++swapper_read                      |           | 26/26         | 0/0           | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/swapper_read                                                                                                         |
| ++++swapper_write                     |           | 21/21         | 0/0           | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/Inst_VME_bus/swapper_write                                                                                                        |
| +++RSTinputSample                     |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/RSTinputSample                                                                                                                    |
| +++WRITEinputSample                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME/WRITEinputSample                                                                                                                  |
| ++U_Wrapped_VME_Inst_VME_CR_CSR_Space |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space                                                                                                             |
| ++U_Wrapped_VME_Inst_VME_bus          |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/U_VME_Core/U_Wrapped_VME_Inst_VME_bus                                                                                                                      |
| +cmp_LED_ctrler                       |           | 17/17         | 35/35         | 51/51         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_LED_ctrler                                                                                                                                             |
| +cmp_carrier_info                     |           | 29/29         | 96/96         | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_carrier_info                                                                                                                                           |
| +cmp_carrier_onewire                  |           | 0/40          | 0/98          | 0/92          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_carrier_onewire                                                                                                                                        |
| ++U_Wrapped_1W                        |           | 6/40          | 33/98         | 1/92          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_carrier_onewire/U_Wrapped_1W                                                                                                                           |
| +++Wrapped_1wire                      |           | 34/34         | 65/65         | 91/91         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire                                                                                                             |
| +cmp_drive_TDC1_EF_LED                |           | 8/8           | 24/24         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_drive_TDC1_EF_LED                                                                                                                                      |
| +cmp_drive_TDC1_PLL_stat_LED          |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_drive_TDC1_PLL_stat_LED                                                                                                                                |
| +cmp_drive_TDC2_EF_LED                |           | 8/8           | 24/24         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_drive_TDC2_EF_LED                                                                                                                                      |
| +cmp_drive_TDC2_PLL_stat_LED          |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_drive_TDC2_PLL_stat_LED                                                                                                                                |
| +cmp_drive_VME_access_LED             |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_drive_VME_access_LED                                                                                                                                   |
| +cmp_irq_vic                          |           | 0/44          | 0/115         | 0/99          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_irq_vic                                                                                                                                                |
| ++U_Wrapped_VIC                       |           | 24/44         | 59/115        | 68/99         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_irq_vic/U_Wrapped_VIC                                                                                                                                  |
| +++U_wb_controller                    |           | 20/20         | 56/56         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_irq_vic/U_Wrapped_VIC/U_wb_controller                                                                                                                  |
| +cmp_sdb_crossbar                     |           | 0/127         | 0/9           | 0/246         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_sdb_crossbar                                                                                                                                           |
| ++crossbar                            |           | 126/126       | 8/8           | 246/246       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_sdb_crossbar/crossbar                                                                                                                                  |
| ++rom                                 |           | 1/1           | 1/1           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_sdb_crossbar/rom                                                                                                                                       |
| +cmp_tdc1                             |           | 2/1212        | 0/2034        | 2/2360        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1                                                                                                                                                   |
| ++cmp_I2C_master                      |           | 0/76          | 0/138         | 0/180         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_I2C_master                                                                                                                                    |
| +++U_Wrapped_I2C                      |           | 0/76          | 0/138         | 0/180         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C                                                                                                                      |
| ++++Wrapped_I2C                       |           | 26/76         | 53/138        | 51/180        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C                                                                                                          |
| +++++byte_ctrl                        |           | 15/50         | 23/85         | 37/129        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl                                                                                                |
| ++++++bit_ctrl                        |           | 35/35         | 62/62         | 92/92         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl                                                                                       |
| ++cmp_fmc_onewire                     |           | 0/44          | 0/98          | 0/94          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_fmc_onewire                                                                                                                                   |
| +++U_Wrapped_1W                       |           | 6/44          | 33/98         | 2/94          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W                                                                                                                      |
| ++++Wrapped_1wire                     |           | 38/38         | 65/65         | 92/92         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire                                                                                                        |
| ++cmp_sdb_crossbar                    |           | 0/95          | 0/8           | 0/169         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_sdb_crossbar                                                                                                                                  |
| +++crossbar                           |           | 94/94         | 7/7           | 169/169       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_sdb_crossbar/crossbar                                                                                                                         |
| +++rom                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_sdb_crossbar/rom                                                                                                                              |
| ++cmp_tdc_core                        |           | 1/985         | 0/1767        | 1/1897        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core                                                                                                                                      |
| +++TDCboard_leds                      |           | 9/58          | 10/155        | 8/183         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/TDCboard_leds                                                                                                                        |
| ++++cmp_extend_ch1_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch1_pulse                                                                                                   |
| ++++cmp_extend_ch2_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch2_pulse                                                                                                   |
| ++++cmp_extend_ch3_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse                                                                                                   |
| ++++cmp_extend_ch4_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch4_pulse                                                                                                   |
| ++++cmp_extend_ch5_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/TDCboard_leds/cmp_extend_ch5_pulse                                                                                                   |
| ++++tdc_status_led_blink_counter      |           | 9/9           | 25/25         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/TDCboard_leds/tdc_status_led_blink_counter                                                                                           |
| +++acam_data_block                    |           | 10/10         | 9/9           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/acam_data_block                                                                                                                      |
| +++acam_timing_block                  |           | 20/45         | 9/74          | 36/116        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/acam_timing_block                                                                                                                    |
| ++++window_active_counter             |           | 12/12         | 32/32         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/acam_timing_block/window_active_counter                                                                                              |
| ++++window_delayer_counter            |           | 13/13         | 33/33         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/acam_timing_block/window_delayer_counter                                                                                             |
| +++circular_buffer_block              |           | 3/3           | 3/3           | 2/2           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block                                                                                                                |
| ++++memory_block                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block                                                                                                   |
| +++++U0                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0                                                                                                |
| ++++++xst_blk_mem_generator           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator                                                                          |
| +++++++gnativebmg.native_blk_mem_gen  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                            |
| ++++++++valid.cstr                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++ramloop[0].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++++++ramloop[1].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram  |
| +++++++++ramloop[2].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram  |
| +++++++++ramloop[3].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram  |
| +++data_engine_block                  |           | 174/174       | 404/404       | 152/152       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/data_engine_block                                                                                                                    |
| +++data_formatting_block              |           | 122/122       | 223/223       | 333/333       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/data_formatting_block                                                                                                                |
| +++interrupts_generator               |           | 11/37         | 2/61          | 33/113        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/interrupts_generator                                                                                                                 |
| ++++millisec_counter                  |           | 10/10         | 18/18         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/interrupts_generator/millisec_counter                                                                                                |
| ++++time_counter                      |           | 12/12         | 32/32         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/interrupts_generator/time_counter                                                                                                    |
| ++++tstamps_counter                   |           | 4/4           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/interrupts_generator/tstamps_counter                                                                                                 |
| +++one_second_block                   |           | 18/47         | 33/94         | 64/150        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/one_second_block                                                                                                                     |
| ++++clk_periods_counter               |           | 15/15         | 28/28         | 47/47         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/one_second_block/clk_periods_counter                                                                                                 |
| ++++pulse_delayer_counter             |           | 14/14         | 33/33         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/one_second_block/pulse_delayer_counter                                                                                               |
| +++reg_control_block                  |           | 446/447       | 632/635       | 740/741       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/reg_control_block                                                                                                                    |
| ++++Pulse_stretcher                   |           | 1/1           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/reg_control_block/Pulse_stretcher                                                                                                    |
| +++start_retrigger_block              |           | 13/41         | 38/109        | 7/100         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/start_retrigger_block                                                                                                                |
| ++++retrig_nb_counter                 |           | 12/12         | 32/32         | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter                                                                                              |
| ++++retrig_period_counter             |           | 4/4           | 7/7           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_period_counter                                                                                          |
| ++++roll_over_counter                 |           | 12/12         | 32/32         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_core/start_retrigger_block/roll_over_counter                                                                                              |
| ++cmp_tdc_eic                         |           | 4/10          | 7/23          | 5/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_eic                                                                                                                                       |
| +++eic_irq_controller_inst            |           | 6/6           | 16/16         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1/cmp_tdc_eic/eic_irq_controller_inst                                                                                                               |
| +cmp_tdc1_clks_crossing               |           | 5/25          | 3/68          | 3/52          | 0/9           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_clks_crossing                                                                                                                                     |
| ++mfifo                               |           | 8/8           | 28/28         | 22/22         | 5/5           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_clks_crossing/mfifo                                                                                                                               |
| +++ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_clks_crossing/mfifo/ram                                                                                                                           |
| ++sfifo                               |           | 12/12         | 37/37         | 27/27         | 4/4           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_clks_crossing/sfifo                                                                                                                               |
| +++ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_clks_crossing/sfifo/ram                                                                                                                           |
| +cmp_tdc1_clks_rsts_mgment            |           | 36/36         | 62/62         | 59/59         | 1/1           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_clks_rsts_mgment                                                                                                                                  |
| +cmp_tdc1_cmp_sdb_crossbar            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_cmp_sdb_crossbar                                                                                                                                  |
| ++rom                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc1_cmp_sdb_crossbar/rom                                                                                                                              |
| +cmp_tdc2                             |           | 2/1220        | 0/2034        | 2/2359        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2                                                                                                                                                   |
| ++cmp_I2C_master                      |           | 0/85          | 0/138         | 0/181         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_I2C_master                                                                                                                                    |
| +++U_Wrapped_I2C                      |           | 0/85          | 0/138         | 0/181         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C                                                                                                                      |
| ++++Wrapped_I2C                       |           | 28/85         | 53/138        | 53/181        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C                                                                                                          |
| +++++byte_ctrl                        |           | 18/57         | 23/85         | 36/128        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl                                                                                                |
| ++++++bit_ctrl                        |           | 39/39         | 62/62         | 92/92         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl                                                                                       |
| ++cmp_fmc_onewire                     |           | 0/44          | 0/98          | 0/93          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_fmc_onewire                                                                                                                                   |
| +++U_Wrapped_1W                       |           | 6/44          | 33/98         | 2/93          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W                                                                                                                      |
| ++++Wrapped_1wire                     |           | 38/38         | 65/65         | 91/91         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire                                                                                                        |
| ++cmp_sdb_crossbar                    |           | 0/95          | 0/8           | 0/168         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_sdb_crossbar                                                                                                                                  |
| +++crossbar                           |           | 94/94         | 7/7           | 168/168       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_sdb_crossbar/crossbar                                                                                                                         |
| +++rom                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_sdb_crossbar/rom                                                                                                                              |
| ++cmp_tdc_core                        |           | 1/984         | 0/1767        | 1/1896        | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core                                                                                                                                      |
| +++TDCboard_leds                      |           | 9/58          | 10/155        | 8/183         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/TDCboard_leds                                                                                                                        |
| ++++cmp_extend_ch1_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch1_pulse                                                                                                   |
| ++++cmp_extend_ch2_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch2_pulse                                                                                                   |
| ++++cmp_extend_ch3_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse                                                                                                   |
| ++++cmp_extend_ch4_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch4_pulse                                                                                                   |
| ++++cmp_extend_ch5_pulse              |           | 8/8           | 24/24         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/TDCboard_leds/cmp_extend_ch5_pulse                                                                                                   |
| ++++tdc_status_led_blink_counter      |           | 9/9           | 25/25         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/TDCboard_leds/tdc_status_led_blink_counter                                                                                           |
| +++acam_data_block                    |           | 11/11         | 9/9           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/acam_data_block                                                                                                                      |
| +++acam_timing_block                  |           | 20/45         | 9/74          | 40/120        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/acam_timing_block                                                                                                                    |
| ++++window_active_counter             |           | 12/12         | 32/32         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/acam_timing_block/window_active_counter                                                                                              |
| ++++window_delayer_counter            |           | 13/13         | 33/33         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/acam_timing_block/window_delayer_counter                                                                                             |
| +++circular_buffer_block              |           | 3/3           | 3/3           | 2/2           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block                                                                                                                |
| ++++memory_block                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block                                                                                                   |
| +++++U0                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0                                                                                                |
| ++++++xst_blk_mem_generator           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator                                                                          |
| +++++++gnativebmg.native_blk_mem_gen  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                            |
| ++++++++valid.cstr                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++ramloop[0].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++++++ramloop[1].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram  |
| +++++++++ramloop[2].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram  |
| +++++++++ramloop[3].ram.r             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r                |
| ++++++++++s6_noinit.ram               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram  |
| +++data_engine_block                  |           | 179/179       | 404/404       | 152/152       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/data_engine_block                                                                                                                    |
| +++data_formatting_block              |           | 123/123       | 223/223       | 322/322       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/data_formatting_block                                                                                                                |
| +++interrupts_generator               |           | 12/39         | 2/61          | 34/114        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/interrupts_generator                                                                                                                 |
| ++++millisec_counter                  |           | 11/11         | 18/18         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/interrupts_generator/millisec_counter                                                                                                |
| ++++time_counter                      |           | 12/12         | 32/32         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/interrupts_generator/time_counter                                                                                                    |
| ++++tstamps_counter                   |           | 4/4           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/interrupts_generator/tstamps_counter                                                                                                 |
| +++one_second_block                   |           | 18/46         | 33/94         | 64/150        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/one_second_block                                                                                                                     |
| ++++clk_periods_counter               |           | 14/14         | 28/28         | 47/47         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/one_second_block/clk_periods_counter                                                                                                 |
| ++++pulse_delayer_counter             |           | 14/14         | 33/33         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/one_second_block/pulse_delayer_counter                                                                                               |
| +++reg_control_block                  |           | 438/439       | 632/635       | 742/743       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/reg_control_block                                                                                                                    |
| ++++Pulse_stretcher                   |           | 1/1           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/reg_control_block/Pulse_stretcher                                                                                                    |
| +++start_retrigger_block              |           | 12/40         | 38/109        | 11/103        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/start_retrigger_block                                                                                                                |
| ++++retrig_nb_counter                 |           | 12/12         | 32/32         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/start_retrigger_block/retrig_nb_counter                                                                                              |
| ++++retrig_period_counter             |           | 4/4           | 7/7           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/start_retrigger_block/retrig_period_counter                                                                                          |
| ++++roll_over_counter                 |           | 12/12         | 32/32         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_core/start_retrigger_block/roll_over_counter                                                                                              |
| ++cmp_tdc_eic                         |           | 5/10          | 7/23          | 6/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_eic                                                                                                                                       |
| +++eic_irq_controller_inst            |           | 5/5           | 16/16         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst                                                                                                               |
| +cmp_tdc2_clks_crossing               |           | 6/27          | 3/68          | 3/56          | 0/13          | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_clks_crossing                                                                                                                                     |
| ++mfifo                               |           | 8/8           | 28/28         | 25/25         | 8/8           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_clks_crossing/mfifo                                                                                                                               |
| +++ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_clks_crossing/mfifo/ram                                                                                                                           |
| ++sfifo                               |           | 13/13         | 37/37         | 28/28         | 5/5           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_clks_crossing/sfifo                                                                                                                               |
| +++ram                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_clks_crossing/sfifo/ram                                                                                                                           |
| +cmp_tdc2_clks_rsts_mgment            |           | 35/35         | 62/62         | 59/59         | 1/1           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_clks_rsts_mgment                                                                                                                                  |
| +cmp_tdc2_cmp_sdb_crossbar            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_cmp_sdb_crossbar                                                                                                                                  |
| ++rom                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | svec_top_fmc_tdc/cmp_tdc2_cmp_sdb_crossbar/rom                                                                                                                              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
