{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 22:25:17 2023 " "Info: Processing started: Fri Jun 16 22:25:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10 register armreduced:arm_cpu\|registerfile:registerFile\|register:register8\|regout\[3\] 15.631 ns " "Info: Slack time is 15.631 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10\" and destination register \"armreduced:arm_cpu\|registerfile:registerFile\|register:register8\|regout\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "27.493 ns + Largest memory register " "Info: + Largest memory to register requirement is 27.493 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "27.776 ns + " "Info: + Setup relationship between source and destination is 27.776 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 34.653 ns " "Info: + Latch edge is 34.653 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.877 ns " "Info: - Launch edge is 6.877 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.110 ns + Largest " "Info: + Largest clock skew is -0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.612 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1328 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.612 ns armreduced:arm_cpu\|registerfile:registerFile\|register:register8\|regout\[3\] 3 REG LCFF_X25_Y26_N1 2 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X25_Y26_N1; Fanout = 2; REG Node = 'armreduced:arm_cpu\|registerfile:registerFile\|register:register8\|regout\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.56 % ) " "Info: Total cell delay = 0.537 ns ( 20.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.075 ns ( 79.44 % ) " "Info: Total interconnect delay = 2.075 ns ( 79.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.722 ns - Longest memory " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source memory is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.689 ns) 2.722 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10 3 MEM M4K_X26_Y22 2 " "Info: 3: + IC(0.958 ns) + CELL(0.689 ns) = 2.722 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.31 % ) " "Info: Total cell delay = 0.689 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 74.69 % ) " "Info: Total interconnect delay = 2.033 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.862 ns - Longest memory register " "Info: - Longest memory to register delay is 11.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10 1 MEM M4K_X26_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[3\] 2 MEM M4K_X26_Y22 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.275 ns) 4.251 ns armreduced:arm_cpu\|regsrc\[3\]~21 3 COMB LCCOMB_X28_Y18_N12 1 " "Info: 3: + IC(0.985 ns) + CELL(0.275 ns) = 4.251 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|regsrc\[3\]~21'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] armreduced:arm_cpu|regsrc[3]~21 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 659 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 4.960 ns armreduced:arm_cpu\|regsrc\[3\]~22 4 COMB LCCOMB_X28_Y18_N14 1 " "Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 4.960 ns; Loc. = LCCOMB_X28_Y18_N14; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|regsrc\[3\]~22'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { armreduced:arm_cpu|regsrc[3]~21 armreduced:arm_cpu|regsrc[3]~22 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 659 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 5.487 ns armreduced:arm_cpu\|regsrc\[3\]~23 5 COMB LCCOMB_X28_Y18_N0 1 " "Info: 5: + IC(0.256 ns) + CELL(0.271 ns) = 5.487 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|regsrc\[3\]~23'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { armreduced:arm_cpu|regsrc[3]~22 armreduced:arm_cpu|regsrc[3]~23 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 659 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.438 ns) 7.280 ns armreduced:arm_cpu\|regsrc\[3\]~24 6 COMB LCCOMB_X25_Y19_N10 1 " "Info: 6: + IC(1.355 ns) + CELL(0.438 ns) = 7.280 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|regsrc\[3\]~24'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { armreduced:arm_cpu|regsrc[3]~23 armreduced:arm_cpu|regsrc[3]~24 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 659 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.420 ns) 8.397 ns armreduced:arm_cpu\|regsrc\[3\]~25 7 COMB LCCOMB_X28_Y19_N30 1 " "Info: 7: + IC(0.697 ns) + CELL(0.420 ns) = 8.397 ns; Loc. = LCCOMB_X28_Y19_N30; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|regsrc\[3\]~25'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { armreduced:arm_cpu|regsrc[3]~24 armreduced:arm_cpu|regsrc[3]~25 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 659 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.795 ns armreduced:arm_cpu\|regsrc\[3\]~27 8 COMB LCCOMB_X28_Y19_N10 3 " "Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 8.795 ns; Loc. = LCCOMB_X28_Y19_N10; Fanout = 3; COMB Node = 'armreduced:arm_cpu\|regsrc\[3\]~27'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { armreduced:arm_cpu|regsrc[3]~25 armreduced:arm_cpu|regsrc[3]~27 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 659 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.150 ns) 9.958 ns armreduced:arm_cpu\|registerfile:registerFile\|register:register0\|regout~3 9 COMB LCCOMB_X24_Y22_N14 14 " "Info: 9: + IC(1.013 ns) + CELL(0.150 ns) = 9.958 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 14; COMB Node = 'armreduced:arm_cpu\|registerfile:registerFile\|register:register0\|regout~3'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { armreduced:arm_cpu|regsrc[3]~27 armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 11.862 ns armreduced:arm_cpu\|registerfile:registerFile\|register:register8\|regout\[3\] 10 REG LCFF_X25_Y26_N1 2 " "Info: 10: + IC(1.538 ns) + CELL(0.366 ns) = 11.862 ns; Loc. = LCFF_X25_Y26_N1; Fanout = 2; REG Node = 'armreduced:arm_cpu\|registerfile:registerFile\|register:register8\|regout\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3 armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.499 ns ( 46.36 % ) " "Info: Total cell delay = 5.499 ns ( 46.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.363 ns ( 53.64 % ) " "Info: Total interconnect delay = 6.363 ns ( 53.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] armreduced:arm_cpu|regsrc[3]~21 armreduced:arm_cpu|regsrc[3]~22 armreduced:arm_cpu|regsrc[3]~23 armreduced:arm_cpu|regsrc[3]~24 armreduced:arm_cpu|regsrc[3]~25 armreduced:arm_cpu|regsrc[3]~27 armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3 armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] {} armreduced:arm_cpu|regsrc[3]~21 {} armreduced:arm_cpu|regsrc[3]~22 {} armreduced:arm_cpu|regsrc[3]~23 {} armreduced:arm_cpu|regsrc[3]~24 {} armreduced:arm_cpu|regsrc[3]~25 {} armreduced:arm_cpu|regsrc[3]~27 {} armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3 {} armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] {} } { 0.000ns 0.000ns 0.985ns 0.271ns 0.256ns 1.355ns 0.697ns 0.248ns 1.013ns 1.538ns } { 0.000ns 2.991ns 0.275ns 0.438ns 0.271ns 0.438ns 0.420ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] {} } { 0.000ns 1.075ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.689ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.862 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] armreduced:arm_cpu|regsrc[3]~21 armreduced:arm_cpu|regsrc[3]~22 armreduced:arm_cpu|regsrc[3]~23 armreduced:arm_cpu|regsrc[3]~24 armreduced:arm_cpu|regsrc[3]~25 armreduced:arm_cpu|regsrc[3]~27 armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3 armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.862 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] {} armreduced:arm_cpu|regsrc[3]~21 {} armreduced:arm_cpu|regsrc[3]~22 {} armreduced:arm_cpu|regsrc[3]~23 {} armreduced:arm_cpu|regsrc[3]~24 {} armreduced:arm_cpu|regsrc[3]~25 {} armreduced:arm_cpu|regsrc[3]~27 {} armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3 {} armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3] {} } { 0.000ns 0.000ns 0.985ns 0.271ns 0.256ns 1.355ns 0.697ns 0.248ns 1.013ns 1.538ns } { 0.000ns 2.991ns 0.275ns 0.438ns 0.271ns 0.438ns 0.420ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[17\] memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a17~portb_datain_reg1 3.169 ns " "Info: Slack time is 3.169 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[17\]\" and destination memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a17~portb_datain_reg1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.055 ns + Largest register memory " "Info: + Largest register to memory requirement is 9.055 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.261 ns + " "Info: + Setup relationship between source and destination is 9.261 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 43.914 ns " "Info: + Latch edge is 43.914 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 34.653 ns " "Info: - Launch edge is 34.653 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.079 ns + Largest " "Info: + Largest clock skew is 0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.697 ns + Shortest memory " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination memory is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.673 ns) 2.697 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a17~portb_datain_reg1 3 MEM M4K_X52_Y17 1 " "Info: 3: + IC(0.949 ns) + CELL(0.673 ns) = 2.697 ns; Loc. = M4K_X52_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a17~portb_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 639 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.673 ns ( 24.95 % ) " "Info: Total cell delay = 0.673 ns ( 24.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.024 ns ( 75.05 % ) " "Info: Total interconnect delay = 2.024 ns ( 75.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.618 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1328 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.618 ns armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[17\] 3 REG LCFF_X33_Y19_N17 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X33_Y19_N17; Fanout = 3; REG Node = 'armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[17\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.51 % ) " "Info: Total cell delay = 0.537 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 79.49 % ) " "Info: Total interconnect delay = 2.081 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.673ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 639 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.673ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.886 ns - Longest register memory " "Info: - Longest register to memory delay is 5.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[17\] 1 REG LCFF_X33_Y19_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N17; Fanout = 3; REG Node = 'armreduced:arm_cpu\|stage_register_exmem:EXMEM\|register:reg_ALUOut_M\|regout\[17\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.398 ns) 1.644 ns Addr_Decoder:Decoder\|Equal0~1 2 COMB LCCOMB_X30_Y17_N12 1 " "Info: 2: + IC(1.246 ns) + CELL(0.398 ns) = 1.644 ns; Loc. = LCCOMB_X30_Y17_N12; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal0~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] Addr_Decoder:Decoder|Equal0~1 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.410 ns) 2.322 ns Addr_Decoder:Decoder\|Equal0~4 3 COMB LCCOMB_X30_Y17_N26 1 " "Info: 3: + IC(0.268 ns) + CELL(0.410 ns) = 2.322 ns; Loc. = LCCOMB_X30_Y17_N26; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal0~4'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { Addr_Decoder:Decoder|Equal0~1 Addr_Decoder:Decoder|Equal0~4 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 2.986 ns Addr_Decoder:Decoder\|Equal0~5 4 COMB LCCOMB_X30_Y17_N28 225 " "Info: 4: + IC(0.248 ns) + CELL(0.416 ns) = 2.986 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 225; COMB Node = 'Addr_Decoder:Decoder\|Equal0~5'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.644 ns) 5.886 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a17~portb_datain_reg1 5 MEM M4K_X52_Y17 1 " "Info: 5: + IC(2.256 ns) + CELL(0.644 ns) = 5.886 ns; Loc. = M4K_X52_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a17~portb_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Addr_Decoder:Decoder|Equal0~5 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 639 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.868 ns ( 31.74 % ) " "Info: Total cell delay = 1.868 ns ( 31.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 68.26 % ) " "Info: Total interconnect delay = 4.018 ns ( 68.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] Addr_Decoder:Decoder|Equal0~1 Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] {} Addr_Decoder:Decoder|Equal0~1 {} Addr_Decoder:Decoder|Equal0~4 {} Addr_Decoder:Decoder|Equal0~5 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 {} } { 0.000ns 1.246ns 0.268ns 0.248ns 2.256ns } { 0.000ns 0.398ns 0.410ns 0.416ns 0.644ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.673ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] Addr_Decoder:Decoder|Equal0~1 Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[17] {} Addr_Decoder:Decoder|Equal0~1 {} Addr_Decoder:Decoder|Equal0~4 {} Addr_Decoder:Decoder|Equal0~5 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 {} } { 0.000ns 1.246ns 0.268ns 0.248ns 2.256ns } { 0.000ns 0.398ns 0.410ns 0.416ns 0.644ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register miniUART:UART\|CSReg\[1\] register miniUART:UART\|CSReg\[1\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"miniUART:UART\|CSReg\[1\]\" and destination register \"miniUART:UART\|CSReg\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns miniUART:UART\|CSReg\[1\] 1 REG LCFF_X29_Y17_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns miniUART:UART\|CSReg~6 2 COMB LCCOMB_X29_Y17_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 1; COMB Node = 'miniUART:UART\|CSReg~6'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~6 } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/miniUART.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X29_Y17_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|CSReg~6 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~6 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|CSReg[1] {} miniUART:UART|CSReg~6 {} miniUART:UART|CSReg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 37.037 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.645 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1328 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.645 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X29_Y17_N27 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.645 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1328 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.645 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X29_Y17_N27 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~6 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|CSReg[1] {} miniUART:UART|CSReg~6 {} miniUART:UART|CSReg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.075ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_datain_reg1 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_memory_reg0 2.645 ns " "Info: Minimum slack time is 2.645 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_datain_reg1\" and destination memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_datain_reg1 1 MEM M4K_X26_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_memory_reg0 2 MEM M4K_X26_Y22 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y22; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_memory_reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.000 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is 0.000 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.877 ns " "Info: + Latch edge is 6.877 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.877 ns " "Info: - Launch edge is 6.877 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 37.037 ns 6.877 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns + Smallest " "Info: + Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.668 ns + Longest memory " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination memory is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.635 ns) 2.668 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_memory_reg0 3 MEM M4K_X26_Y22 0 " "Info: 3: + IC(0.958 ns) + CELL(0.635 ns) = 2.668 ns; Loc. = M4K_X26_Y22; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_memory_reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.80 % ) " "Info: Total cell delay = 0.635 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 76.20 % ) " "Info: Total interconnect delay = 2.033 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.693 ns - Shortest memory " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source memory is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 496 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.660 ns) 2.693 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_datain_reg1 3 MEM M4K_X26_Y22 1 " "Info: 3: + IC(0.958 ns) + CELL(0.660 ns) = 2.693 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_datain_reg1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 24.51 % ) " "Info: Total cell delay = 0.660 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 75.49 % ) " "Info: Total interconnect delay = 2.033 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.660ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] UART_RXD CLOCK_27 8.073 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_27\") is 8.073 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.368 ns + Longest pin register " "Info: + Longest pin to register delay is 8.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.076 ns) + CELL(0.150 ns) 7.108 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~0 2 COMB LCCOMB_X32_Y16_N26 1 " "Info: 2: + IC(6.076 ns) + CELL(0.150 ns) = 7.108 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.226 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 7.526 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~1 3 COMB LCCOMB_X32_Y16_N20 4 " "Info: 3: + IC(0.269 ns) + CELL(0.149 ns) = 7.526 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 4; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.437 ns) 8.284 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4 4 COMB LCCOMB_X32_Y16_N30 1 " "Info: 4: + IC(0.321 ns) + CELL(0.437 ns) = 8.284 ns; Loc. = LCCOMB_X32_Y16_N30; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.368 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 5 REG LCFF_X32_Y16_N31 6 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.368 ns; Loc. = LCFF_X32_Y16_N31; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 20.34 % ) " "Info: Total cell delay = 1.702 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.666 ns ( 79.66 % ) " "Info: Total interconnect delay = 6.666 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.368 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.368 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 6.076ns 0.269ns 0.321ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.149ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1328 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.643 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 3 REG LCFF_X32_Y16_N31 6 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X32_Y16_N31; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.368 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.368 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 6.076ns 0.269ns 0.321ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.149ns 0.437ns 0.084ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 HEX1\[5\] GPIO:uGPIO\|HEX1_R\[5\] 7.207 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"HEX1\[5\]\" through register \"GPIO:uGPIO\|HEX1_R\[5\]\" is 7.207 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.636 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1328 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns GPIO:uGPIO\|HEX1_R\[5\] 3 REG LCFF_X29_Y14_N11 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X29_Y14_N11; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX1_R\[5\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[5] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[5] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.705 ns + Longest register pin " "Info: + Longest register to pin delay is 6.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|HEX1_R\[5\] 1 REG LCFF_X29_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N11; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX1_R\[5\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|HEX1_R[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.073 ns) + CELL(2.632 ns) 6.705 ns HEX1\[5\] 2 PIN PIN_AA23 0 " "Info: 2: + IC(4.073 ns) + CELL(2.632 ns) = 6.705 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'HEX1\[5\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { GPIO:uGPIO|HEX1_R[5] HEX1[5] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM_System.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 39.25 % ) " "Info: Total cell delay = 2.632 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 60.75 % ) " "Info: Total interconnect delay = 4.073 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { GPIO:uGPIO|HEX1_R[5] HEX1[5] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { GPIO:uGPIO|HEX1_R[5] {} HEX1[5] {} } { 0.000ns 4.073ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[5] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[5] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.705 ns" { GPIO:uGPIO|HEX1_R[5] HEX1[5] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.705 ns" { GPIO:uGPIO|HEX1_R[5] {} HEX1[5] {} } { 0.000ns 4.073ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "GPIO:uGPIO\|key_detect:sw10\|c_state.S2 SW\[10\] CLOCK_27 -1.843 ns register " "Info: th for register \"GPIO:uGPIO\|key_detect:sw10\|c_state.S2\" (data pin = \"SW\[10\]\", clock pin = \"CLOCK_27\") is -1.843 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.636 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1328 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns GPIO:uGPIO\|key_detect:sw10\|c_state.S2 3 REG LCFF_X20_Y18_N25 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw10\|c_state.S2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw10|c_state.S2 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw10|c_state.S2 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw10|c_state.S2 {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.361 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 PIN PIN_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 15; PIN Node = 'SW\[10\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM_System.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.275 ns) 2.277 ns GPIO:uGPIO\|key_detect:sw10\|c_state~34 2 COMB LCCOMB_X20_Y18_N24 1 " "Info: 2: + IC(1.003 ns) + CELL(0.275 ns) = 2.277 ns; Loc. = LCCOMB_X20_Y18_N24; Fanout = 1; COMB Node = 'GPIO:uGPIO\|key_detect:sw10\|c_state~34'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { SW[10] GPIO:uGPIO|key_detect:sw10|c_state~34 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.361 ns GPIO:uGPIO\|key_detect:sw10\|c_state.S2 3 REG LCFF_X20_Y18_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.361 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw10\|c_state.S2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|key_detect:sw10|c_state~34 GPIO:uGPIO|key_detect:sw10|c_state.S2 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/WE4T/Desktop/NewMy/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 57.52 % ) " "Info: Total cell delay = 1.358 ns ( 57.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.48 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { SW[10] GPIO:uGPIO|key_detect:sw10|c_state~34 GPIO:uGPIO|key_detect:sw10|c_state.S2 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { SW[10] {} SW[10]~combout {} GPIO:uGPIO|key_detect:sw10|c_state~34 {} GPIO:uGPIO|key_detect:sw10|c_state.S2 {} } { 0.000ns 0.000ns 1.003ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw10|c_state.S2 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw10|c_state.S2 {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { SW[10] GPIO:uGPIO|key_detect:sw10|c_state~34 GPIO:uGPIO|key_detect:sw10|c_state.S2 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { SW[10] {} SW[10]~combout {} GPIO:uGPIO|key_detect:sw10|c_state~34 {} GPIO:uGPIO|key_detect:sw10|c_state.S2 {} } { 0.000ns 0.000ns 1.003ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 22:25:18 2023 " "Info: Processing ended: Fri Jun 16 22:25:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
