// Seed: 1279491592
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri0 id_14,
    input uwire id_15,
    input wor id_16,
    input uwire id_17,
    output wor id_18,
    input wor id_19
    , id_35,
    output tri1 id_20,
    input wand id_21,
    input uwire id_22,
    input tri1 id_23,
    output supply1 id_24,
    output wand id_25,
    output wor id_26,
    output supply0 id_27,
    output wand id_28,
    input wor id_29
    , id_36,
    input tri id_30
    , id_37,
    output uwire id_31,
    input supply0 id_32,
    output supply0 id_33
);
endmodule
module module_1 (
    inout tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output tri id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input supply0 id_14,
    output wor id_15,
    output wor id_16,
    input supply0 id_17,
    input tri0 id_18
);
  wire id_20;
  logic [-1 'b0 : -1 'b0] id_21, id_22, id_23;
  genvar id_24;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_13,
      id_13,
      id_12,
      id_0,
      id_18,
      id_14,
      id_8,
      id_9,
      id_18,
      id_12,
      id_4,
      id_2,
      id_1,
      id_18,
      id_18,
      id_4,
      id_15,
      id_5,
      id_16,
      id_18,
      id_4,
      id_0,
      id_16,
      id_10,
      id_10,
      id_3,
      id_3,
      id_11,
      id_7,
      id_15,
      id_11,
      id_15
  );
endmodule
