{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 3594, "design__instance__area": 31676.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00215547694824636, "power__switching__total": 0.001059650327078998, "power__leakage__total": 3.7871885183449194e-08, "power__total": 0.0032151651103049517, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.28774025643266016, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.30452977113084767, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2958159356754525, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.162916018620217, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.295816, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.524614, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3149571526064873, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.34116974100383485, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.823353630801318, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.2573286101483934, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.823354, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.257329, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27934547132799, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2912503931577397, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1078297481825371, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.772388619369906, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.10783, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.29237, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 37, "design__max_fanout_violation__count": 43, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2763927775993403, "clock__skew__worst_setup": 0.28838673931818315, "timing__hold__ws": 0.10595741250970474, "timing__setup__ws": 2.119641411275581, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105957, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.119641, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4782, "design__instance__area__stdcell": 33163.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.398799, "design__instance__utilization__stdcell": 0.398799, "design__rows": 106, "design__rows:unithd": 106, "design__sites": 66462, "design__sites:unithd": 66462, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 26.2752, "design__instance__count__class:inverter": 84, "design__instance__area__class:inverter": 315.302, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 8027.7, "design__instance__count__class:multi_input_combinational_cell": 2272, "design__instance__area__class:multi_input_combinational_cell": 16567.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "design__instance__count__class:timing_repair_buffer": 728, "design__instance__area__class:timing_repair_buffer": 5307.59, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 78523.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 69, "design__instance__area__class:clock_buffer": 974.685, "design__instance__count__class:clock_inverter": 33, "design__instance__area__class:clock_inverter": 457.939, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 179, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "antenna_diodes_count": 0, "route__net": 3579, "route__net__special": 2, "route__drc_errors__iter:0": 1420, "route__wirelength__iter:0": 89076, "route__drc_errors__iter:1": 792, "route__wirelength__iter:1": 88288, "route__drc_errors__iter:2": 722, "route__wirelength__iter:2": 87917, "route__drc_errors__iter:3": 42, "route__wirelength__iter:3": 87900, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 87896, "route__drc_errors": 0, "route__wirelength": 87896, "route__vias": 24919, "route__vias__singlecut": 24919, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 478.83, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 49, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 49, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 49, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2840910087586607, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3003615496893096, "timing__hold__ws__corner:min_tt_025C_1v80": 0.29307623824010104, "timing__setup__ws__corner:min_tt_025C_1v80": 9.219807400724687, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.293076, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.599273, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 49, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 11, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.30868439233994943, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3346014393597832, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8185190534815541, "timing__setup__ws__corner:min_ss_100C_1v60": 2.3913671719698875, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.818519, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.391367, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 49, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2763927775993403, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.28838673931818315, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10595741250970474, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.812696821731151, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105957, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.346687, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 49, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.29408196155097716, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.30806660872042463, "timing__hold__ws__corner:max_tt_025C_1v80": 0.2991103005495937, "timing__setup__ws__corner:max_tt_025C_1v80": 9.105224387736964, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.29911, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.449815, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 49, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 37, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3234202719402558, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.347115984669596, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8289942300597556, "timing__setup__ws__corner:max_ss_100C_1v60": 2.119641411275581, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.828994, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.119641, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 49, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.284277748276684, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2935973491870225, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11018086754827999, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.729740066806562, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.110181, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.240154, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 49, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 49, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79949, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7999, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000510823, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000406073, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 9.20653e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000406073, "design_powergrid__voltage__worst": 0.000406073, "design_powergrid__voltage__worst__net:VPWR": 1.79949, "design_powergrid__drop__worst": 0.000510823, "design_powergrid__drop__worst__net:VPWR": 0.000510823, "design_powergrid__voltage__worst__net:VGND": 0.000406073, "design_powergrid__drop__worst__net:VGND": 0.000406073, "ir__voltage__worst": 1.8, "ir__drop__avg": 9.67e-05, "ir__drop__worst": 0.000511, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}