INFO: [VRFC 10-163] Analyzing VHDL file "Z:/ECE/ECE524L/lab7_final/lab7_final.srcs/sim_1/new/tb_fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FIRip
