// Seed: 3516962586
module module_0;
  assign id_1 = 1 == id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output logic id_4
    , id_10,
    output tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply0 id_8
);
  task id_11;
    output integer id_12;
    id_4 <= 1;
  endtask
  module_0();
endmodule
module module_2 (
    input  wor  id_0,
    output wire id_1
);
  tri  id_3 = id_3 << 1;
  module_0();
  wire id_4;
endmodule
