\relax 
\citation{Nicholson}
\citation{Kajitani:1996p16}
\citation{Aguirre:2009p66}
\citation{Xu2009}
\citation{coello2000}
\citation{UpeguiS06}
\citation{MorenoTS05}
\citation{UpeguiS05}
\citation{Vasicek2008}
\citation{koza2005}
\citation{DGJH98}
\citation{FR06}
\citation{JKFB+99}
\citation{THTN+92}
\citation{JMPT98}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction.}{\thepage }}
\@writefile{toc}{\contentsline {section}{\numberline {2}Genetic Programming in Combinational Synthesis}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Chromosome representation.}{\thepage }}
\citation{QYCC06}
\citation{QYCC06}
\citation{RKYZ02}
\citation{JMPT98b}
\citation{WSCC}
\citation{CCb}
\citation{RORA+07}
\citation{JJPR}
\citation{ZVLS07}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Fitness function.}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Cell-based structure representation.}}{\thepage }}
\newlabel{fig:cell_structure}{{1}{\thepage }}
\newlabel{fitness}{{1}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Genetic operators.}{\thepage }}
\@writefile{toc}{\contentsline {section}{\numberline {3}Copyleft SIE platform.}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}SIE Platform.}{\thepage }}
\citation{cantu:2001}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces SIE development platform structure}}{\thepage }}
\newlabel{SIE_arch}{{2}{\thepage }}
\@writefile{toc}{\contentsline {section}{\numberline {4}GA Implementation}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}Parallel software design.}{\thepage }}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.1}HPC}{\thepage }}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {4.1.2}GPU}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces GP communications scheme in parallel architecture.}}{\thepage }}
\newlabel{fig:communications}{{3}{\thepage }}
\@writefile{toc}{\contentsline {paragraph}{Kernel structure.}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces GPU implementation of the evolvable algorithm.}}{\thepage }}
\newlabel{fig:migration_scheme}{{4}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2}Hardware design.}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces FCU structure.}}{\thepage }}
\newlabel{fig:hw_block}{{5}{\thepage }}
\@writefile{toc}{\contentsline {section}{\numberline {5}Evaluation of performance.}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1}Response Time.}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Response time in SIE and ALTAMIRA for different number of variables.}}{\thepage }}
\newlabel{fig:rt_vars}{{6}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces Response time in SIE and ALTAMIRA for different number of individuals.}}{\thepage }}
\newlabel{fig:rt_indv}{{7}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces Response time of the algorithm in NVIDIA GTS450 GPU.}}{\thepage }}
\newlabel{fig:rt_gpu3d}{{8}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces Response time in SIE and GPU for different number of individuals.}}{\thepage }}
\newlabel{fig:rt_indv2}{{9}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2}Speedup.}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces Speedup of SIE vs Altamira comparing 1 SIE node = 2 Altamira nodes.}}{\thepage }}
\newlabel{fig:speedup1}{{10}{\thepage }}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces Speedup of SIE vs GPU comparing 1 SIE node = 32 threads.}}{\thepage }}
\newlabel{fig:speedup2}{{11}{\thepage }}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3}Resulting circuits.}{\thepage }}
\@writefile{toc}{\contentsline {section}{\numberline {6}Conclusions and future work.}{\thepage }}
\bibstyle{plain}
\bibdata{./biblio_EHW.bib}
\bibcite{Aguirre:2009p66}{1}
\bibcite{WSCC}{2}
\bibcite{cantu:2001}{3}
\bibcite{coello2000}{4}
\bibcite{CCb}{5}
\bibcite{DGJH98}{6}
\bibcite{FR06}{7}
\bibcite{JJPR}{8}
\bibcite{JKFB+99}{9}
\bibcite{JMPT98}{10}
\bibcite{JMPT98b}{11}
\bibcite{Kajitani:1996p16}{12}
\bibcite{koza2005}{13}
\bibcite{MorenoTS05}{14}
\bibcite{Nicholson}{15}
\bibcite{QYCC06}{16}
\bibcite{RKYZ02}{17}
\bibcite{RORA+07}{18}
\bibcite{THTN+92}{19}
\bibcite{UpeguiS05}{20}
\bibcite{UpeguiS06}{21}
\bibcite{Vasicek2008}{22}
\bibcite{Xu2009}{23}
\bibcite{ZVLS07}{24}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces Example of resulting circuits for the 2-bit comparator problem (A=MSB number1, C=MSB number2).}}{\thepage }}
\newlabel{fig:result-circuit}{{12}{\thepage }}
\@writefile{toc}{\contentsline {section}{\numberline {7}References}{\thepage }}
