/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Sep 23 09:50:32 2013
 *                 Full Compile MD5 Checksum fcccce298b546dd6a1f4cbad288478da
 *                   (minus title and desc)  
 *                 MD5 Checksum              211556602e37a33262598b3d5eeba81c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_11_H__
#define BCHP_BVNF_INTR2_11_H__

/***************************************************************************
 *BVNF_INTR2_11 - BVN Front Interrupt Controller 11 (RDC Descriptors _63_32_ INTR to HVD) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_11_HVD0_STATUS           0x00604b00 /* HVD0 interrupt Status Register */
#define BCHP_BVNF_INTR2_11_HVD0_SET              0x00604b04 /* HVD0 interrupt Set Register */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR            0x00604b08 /* HVD0 interrupt Clear Register */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS      0x00604b0c /* HVD0 interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET         0x00604b10 /* HVD0 interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR       0x00604b14 /* HVD0 interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS           0x00604b18 /* HVD1 interrupt Status Register */
#define BCHP_BVNF_INTR2_11_HVD1_SET              0x00604b1c /* HVD1 interrupt Set Register */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR            0x00604b20 /* HVD1 interrupt Clear Register */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS      0x00604b24 /* HVD1 interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET         0x00604b28 /* HVD1 interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR       0x00604b2c /* HVD1 interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS           0x00604b30 /* HVD2 interrupt Status Register */
#define BCHP_BVNF_INTR2_11_HVD2_SET              0x00604b34 /* HVD2 interrupt Set Register */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR            0x00604b38 /* HVD2 interrupt Clear Register */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS      0x00604b3c /* HVD2 interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET         0x00604b40 /* HVD2 interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR       0x00604b44 /* HVD2 interrupt Mask Clear Register */

/***************************************************************************
 *HVD0_STATUS - HVD0 interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_63_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_63_INTR_SHIFT      31
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_63_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_62_INTR_MASK       0x40000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_62_INTR_SHIFT      30
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_62_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_61_INTR_MASK       0x20000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_61_INTR_SHIFT      29
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_61_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_60_INTR_MASK       0x10000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_60_INTR_SHIFT      28
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_60_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_59_INTR_MASK       0x08000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_59_INTR_SHIFT      27
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_59_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_58_INTR_MASK       0x04000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_58_INTR_SHIFT      26
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_58_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_57_INTR_MASK       0x02000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_57_INTR_SHIFT      25
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_57_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_56_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_56_INTR_SHIFT      24
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_56_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_55_INTR_MASK       0x00800000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_55_INTR_SHIFT      23
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_55_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_54_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_54_INTR_SHIFT      22
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_54_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_53_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_53_INTR_SHIFT      21
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_53_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_52_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_52_INTR_SHIFT      20
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_52_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_51_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_51_INTR_SHIFT      19
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_51_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_50_INTR_MASK       0x00040000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_50_INTR_SHIFT      18
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_50_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_49_INTR_MASK       0x00020000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_49_INTR_SHIFT      17
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_49_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_48_INTR_MASK       0x00010000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_48_INTR_SHIFT      16
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_48_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_47_INTR_MASK       0x00008000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_47_INTR_SHIFT      15
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_47_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_46_INTR_MASK       0x00004000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_46_INTR_SHIFT      14
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_46_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_45_INTR_MASK       0x00002000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_45_INTR_SHIFT      13
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_45_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_44_INTR_MASK       0x00001000
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_44_INTR_SHIFT      12
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_44_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_43_INTR_MASK       0x00000800
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_43_INTR_SHIFT      11
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_43_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_42_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_42_INTR_SHIFT      10
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_42_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_41_INTR_MASK       0x00000200
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_41_INTR_SHIFT      9
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_41_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_40_INTR_MASK       0x00000100
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_40_INTR_SHIFT      8
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_40_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_39_INTR_MASK       0x00000080
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_39_INTR_SHIFT      7
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_39_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_38_INTR_MASK       0x00000040
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_38_INTR_SHIFT      6
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_38_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_37_INTR_MASK       0x00000020
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_37_INTR_SHIFT      5
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_37_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_36_INTR_MASK       0x00000010
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_36_INTR_SHIFT      4
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_36_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_35_INTR_MASK       0x00000008
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_35_INTR_SHIFT      3
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_35_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_34_INTR_MASK       0x00000004
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_34_INTR_SHIFT      2
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_34_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_33_INTR_MASK       0x00000002
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_33_INTR_SHIFT      1
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_33_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD0_STATUS :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_32_INTR_MASK       0x00000001
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_32_INTR_SHIFT      0
#define BCHP_BVNF_INTR2_11_HVD0_STATUS_RDC_DESC_32_INTR_DEFAULT    0x00000000

/***************************************************************************
 *HVD0_SET - HVD0 interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_63_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_63_INTR_SHIFT         31
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_63_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_62_INTR_MASK          0x40000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_62_INTR_SHIFT         30
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_62_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_61_INTR_MASK          0x20000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_61_INTR_SHIFT         29
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_61_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_60_INTR_MASK          0x10000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_60_INTR_SHIFT         28
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_60_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_59_INTR_MASK          0x08000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_59_INTR_SHIFT         27
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_59_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_58_INTR_MASK          0x04000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_58_INTR_SHIFT         26
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_58_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_57_INTR_MASK          0x02000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_57_INTR_SHIFT         25
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_57_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_56_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_56_INTR_SHIFT         24
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_56_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_55_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_55_INTR_SHIFT         23
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_55_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_54_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_54_INTR_SHIFT         22
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_54_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_53_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_53_INTR_SHIFT         21
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_53_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_52_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_52_INTR_SHIFT         20
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_52_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_51_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_51_INTR_SHIFT         19
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_51_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_50_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_50_INTR_SHIFT         18
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_50_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_49_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_49_INTR_SHIFT         17
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_49_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_48_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_48_INTR_SHIFT         16
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_48_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_47_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_47_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_47_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_46_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_46_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_46_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_45_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_45_INTR_SHIFT         13
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_45_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_44_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_44_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_44_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_43_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_43_INTR_SHIFT         11
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_43_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_42_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_42_INTR_SHIFT         10
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_42_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_41_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_41_INTR_SHIFT         9
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_41_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_40_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_40_INTR_SHIFT         8
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_40_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_39_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_39_INTR_SHIFT         7
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_39_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_38_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_38_INTR_SHIFT         6
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_38_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_37_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_37_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_37_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_36_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_36_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_36_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_35_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_35_INTR_SHIFT         3
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_35_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_34_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_34_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_34_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_33_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_33_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_33_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD0_SET :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_32_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_32_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_11_HVD0_SET_RDC_DESC_32_INTR_DEFAULT       0x00000000

/***************************************************************************
 *HVD0_CLEAR - HVD0 interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_63_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_63_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_63_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_62_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_62_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_62_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_61_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_61_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_61_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_60_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_60_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_60_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_59_INTR_MASK        0x08000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_59_INTR_SHIFT       27
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_59_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_58_INTR_MASK        0x04000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_58_INTR_SHIFT       26
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_58_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_57_INTR_MASK        0x02000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_57_INTR_SHIFT       25
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_57_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_56_INTR_MASK        0x01000000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_56_INTR_SHIFT       24
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_56_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_55_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_55_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_55_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_54_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_54_INTR_SHIFT       22
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_54_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_53_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_53_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_53_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_52_INTR_MASK        0x00100000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_52_INTR_SHIFT       20
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_52_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_51_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_51_INTR_SHIFT       19
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_51_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_50_INTR_MASK        0x00040000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_50_INTR_SHIFT       18
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_50_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_49_INTR_MASK        0x00020000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_49_INTR_SHIFT       17
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_49_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_48_INTR_MASK        0x00010000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_48_INTR_SHIFT       16
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_48_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_47_INTR_MASK        0x00008000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_47_INTR_SHIFT       15
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_47_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_46_INTR_MASK        0x00004000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_46_INTR_SHIFT       14
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_46_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_45_INTR_MASK        0x00002000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_45_INTR_SHIFT       13
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_45_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_44_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_44_INTR_SHIFT       12
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_44_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_43_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_43_INTR_SHIFT       11
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_43_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_42_INTR_MASK        0x00000400
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_42_INTR_SHIFT       10
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_42_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_41_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_41_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_41_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_40_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_40_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_40_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_39_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_39_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_39_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_38_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_38_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_38_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_37_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_37_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_37_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_36_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_36_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_36_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_35_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_35_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_35_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_34_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_34_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_34_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_33_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_33_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_33_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD0_CLEAR :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_32_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_32_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_11_HVD0_CLEAR_RDC_DESC_32_INTR_DEFAULT     0x00000000

/***************************************************************************
 *HVD0_MASK_STATUS - HVD0 interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_63_INTR_MASK  0x80000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_63_INTR_SHIFT 31
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_63_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_62_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_62_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_62_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_61_INTR_MASK  0x20000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_61_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_61_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_60_INTR_MASK  0x10000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_60_INTR_SHIFT 28
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_60_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_59_INTR_MASK  0x08000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_59_INTR_SHIFT 27
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_59_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_58_INTR_MASK  0x04000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_58_INTR_SHIFT 26
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_58_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_57_INTR_MASK  0x02000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_57_INTR_SHIFT 25
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_57_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_56_INTR_MASK  0x01000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_56_INTR_SHIFT 24
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_56_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_55_INTR_MASK  0x00800000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_55_INTR_SHIFT 23
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_55_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_54_INTR_MASK  0x00400000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_54_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_54_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_53_INTR_MASK  0x00200000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_53_INTR_SHIFT 21
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_53_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_52_INTR_MASK  0x00100000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_52_INTR_SHIFT 20
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_52_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_51_INTR_MASK  0x00080000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_51_INTR_SHIFT 19
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_51_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_50_INTR_MASK  0x00040000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_50_INTR_SHIFT 18
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_50_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_49_INTR_MASK  0x00020000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_49_INTR_SHIFT 17
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_49_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_48_INTR_MASK  0x00010000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_48_INTR_SHIFT 16
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_48_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_47_INTR_MASK  0x00008000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_47_INTR_SHIFT 15
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_47_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_46_INTR_MASK  0x00004000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_46_INTR_SHIFT 14
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_46_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_45_INTR_MASK  0x00002000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_45_INTR_SHIFT 13
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_45_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_44_INTR_MASK  0x00001000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_44_INTR_SHIFT 12
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_44_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_43_INTR_MASK  0x00000800
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_43_INTR_SHIFT 11
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_43_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_42_INTR_MASK  0x00000400
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_42_INTR_SHIFT 10
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_42_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_41_INTR_MASK  0x00000200
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_41_INTR_SHIFT 9
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_41_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_40_INTR_MASK  0x00000100
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_40_INTR_SHIFT 8
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_40_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_39_INTR_MASK  0x00000080
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_39_INTR_SHIFT 7
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_39_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_38_INTR_MASK  0x00000040
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_38_INTR_SHIFT 6
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_38_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_37_INTR_MASK  0x00000020
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_37_INTR_SHIFT 5
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_37_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_36_INTR_MASK  0x00000010
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_36_INTR_SHIFT 4
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_36_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_35_INTR_MASK  0x00000008
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_35_INTR_SHIFT 3
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_35_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_34_INTR_MASK  0x00000004
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_34_INTR_SHIFT 2
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_34_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_33_INTR_MASK  0x00000002
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_33_INTR_SHIFT 1
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_33_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_STATUS :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_32_INTR_MASK  0x00000001
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_32_INTR_SHIFT 0
#define BCHP_BVNF_INTR2_11_HVD0_MASK_STATUS_RDC_DESC_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HVD0_MASK_SET - HVD0 interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_63_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_63_INTR_SHIFT    31
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_63_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_62_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_62_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_62_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_61_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_61_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_61_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_60_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_60_INTR_SHIFT    28
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_60_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_59_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_59_INTR_SHIFT    27
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_59_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_58_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_58_INTR_SHIFT    26
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_58_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_57_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_57_INTR_SHIFT    25
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_57_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_56_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_56_INTR_SHIFT    24
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_56_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_55_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_55_INTR_SHIFT    23
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_55_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_54_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_54_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_54_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_53_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_53_INTR_SHIFT    21
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_53_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_52_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_52_INTR_SHIFT    20
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_52_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_51_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_51_INTR_SHIFT    19
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_51_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_50_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_50_INTR_SHIFT    18
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_50_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_49_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_49_INTR_SHIFT    17
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_49_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_48_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_48_INTR_SHIFT    16
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_48_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_47_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_47_INTR_SHIFT    15
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_47_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_46_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_46_INTR_SHIFT    14
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_46_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_45_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_45_INTR_SHIFT    13
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_45_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_44_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_44_INTR_SHIFT    12
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_44_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_43_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_43_INTR_SHIFT    11
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_43_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_42_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_42_INTR_SHIFT    10
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_42_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_41_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_41_INTR_SHIFT    9
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_41_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_40_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_40_INTR_SHIFT    8
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_40_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_39_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_39_INTR_SHIFT    7
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_39_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_38_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_38_INTR_SHIFT    6
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_38_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_37_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_37_INTR_SHIFT    5
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_37_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_36_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_36_INTR_SHIFT    4
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_36_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_35_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_35_INTR_SHIFT    3
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_35_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_34_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_34_INTR_SHIFT    2
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_34_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_33_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_33_INTR_SHIFT    1
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_33_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_SET :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_32_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_32_INTR_SHIFT    0
#define BCHP_BVNF_INTR2_11_HVD0_MASK_SET_RDC_DESC_32_INTR_DEFAULT  0x00000001

/***************************************************************************
 *HVD0_MASK_CLEAR - HVD0 interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_63_INTR_MASK   0x80000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_63_INTR_SHIFT  31
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_63_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_62_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_62_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_62_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_61_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_61_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_61_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_60_INTR_MASK   0x10000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_60_INTR_SHIFT  28
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_60_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_59_INTR_MASK   0x08000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_59_INTR_SHIFT  27
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_59_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_58_INTR_MASK   0x04000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_58_INTR_SHIFT  26
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_58_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_57_INTR_MASK   0x02000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_57_INTR_SHIFT  25
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_57_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_56_INTR_MASK   0x01000000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_56_INTR_SHIFT  24
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_56_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_55_INTR_MASK   0x00800000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_55_INTR_SHIFT  23
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_55_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_54_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_54_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_54_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_53_INTR_MASK   0x00200000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_53_INTR_SHIFT  21
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_53_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_52_INTR_MASK   0x00100000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_52_INTR_SHIFT  20
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_52_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_51_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_51_INTR_SHIFT  19
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_51_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_50_INTR_MASK   0x00040000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_50_INTR_SHIFT  18
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_50_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_49_INTR_MASK   0x00020000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_49_INTR_SHIFT  17
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_49_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_48_INTR_MASK   0x00010000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_48_INTR_SHIFT  16
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_48_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_47_INTR_MASK   0x00008000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_47_INTR_SHIFT  15
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_47_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_46_INTR_MASK   0x00004000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_46_INTR_SHIFT  14
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_46_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_45_INTR_MASK   0x00002000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_45_INTR_SHIFT  13
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_45_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_44_INTR_MASK   0x00001000
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_44_INTR_SHIFT  12
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_44_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_43_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_43_INTR_SHIFT  11
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_43_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_42_INTR_MASK   0x00000400
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_42_INTR_SHIFT  10
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_42_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_41_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_41_INTR_SHIFT  9
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_41_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_40_INTR_MASK   0x00000100
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_40_INTR_SHIFT  8
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_40_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_39_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_39_INTR_SHIFT  7
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_39_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_38_INTR_MASK   0x00000040
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_38_INTR_SHIFT  6
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_38_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_37_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_37_INTR_SHIFT  5
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_37_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_36_INTR_MASK   0x00000010
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_36_INTR_SHIFT  4
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_36_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_35_INTR_MASK   0x00000008
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_35_INTR_SHIFT  3
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_35_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_34_INTR_MASK   0x00000004
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_34_INTR_SHIFT  2
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_34_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_33_INTR_MASK   0x00000002
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_33_INTR_SHIFT  1
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_33_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD0_MASK_CLEAR :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_32_INTR_MASK   0x00000001
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_32_INTR_SHIFT  0
#define BCHP_BVNF_INTR2_11_HVD0_MASK_CLEAR_RDC_DESC_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HVD1_STATUS - HVD1 interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_63_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_63_INTR_SHIFT      31
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_63_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_62_INTR_MASK       0x40000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_62_INTR_SHIFT      30
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_62_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_61_INTR_MASK       0x20000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_61_INTR_SHIFT      29
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_61_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_60_INTR_MASK       0x10000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_60_INTR_SHIFT      28
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_60_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_59_INTR_MASK       0x08000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_59_INTR_SHIFT      27
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_59_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_58_INTR_MASK       0x04000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_58_INTR_SHIFT      26
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_58_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_57_INTR_MASK       0x02000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_57_INTR_SHIFT      25
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_57_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_56_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_56_INTR_SHIFT      24
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_56_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_55_INTR_MASK       0x00800000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_55_INTR_SHIFT      23
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_55_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_54_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_54_INTR_SHIFT      22
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_54_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_53_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_53_INTR_SHIFT      21
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_53_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_52_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_52_INTR_SHIFT      20
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_52_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_51_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_51_INTR_SHIFT      19
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_51_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_50_INTR_MASK       0x00040000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_50_INTR_SHIFT      18
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_50_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_49_INTR_MASK       0x00020000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_49_INTR_SHIFT      17
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_49_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_48_INTR_MASK       0x00010000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_48_INTR_SHIFT      16
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_48_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_47_INTR_MASK       0x00008000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_47_INTR_SHIFT      15
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_47_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_46_INTR_MASK       0x00004000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_46_INTR_SHIFT      14
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_46_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_45_INTR_MASK       0x00002000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_45_INTR_SHIFT      13
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_45_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_44_INTR_MASK       0x00001000
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_44_INTR_SHIFT      12
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_44_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_43_INTR_MASK       0x00000800
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_43_INTR_SHIFT      11
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_43_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_42_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_42_INTR_SHIFT      10
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_42_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_41_INTR_MASK       0x00000200
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_41_INTR_SHIFT      9
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_41_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_40_INTR_MASK       0x00000100
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_40_INTR_SHIFT      8
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_40_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_39_INTR_MASK       0x00000080
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_39_INTR_SHIFT      7
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_39_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_38_INTR_MASK       0x00000040
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_38_INTR_SHIFT      6
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_38_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_37_INTR_MASK       0x00000020
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_37_INTR_SHIFT      5
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_37_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_36_INTR_MASK       0x00000010
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_36_INTR_SHIFT      4
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_36_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_35_INTR_MASK       0x00000008
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_35_INTR_SHIFT      3
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_35_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_34_INTR_MASK       0x00000004
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_34_INTR_SHIFT      2
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_34_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_33_INTR_MASK       0x00000002
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_33_INTR_SHIFT      1
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_33_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD1_STATUS :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_32_INTR_MASK       0x00000001
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_32_INTR_SHIFT      0
#define BCHP_BVNF_INTR2_11_HVD1_STATUS_RDC_DESC_32_INTR_DEFAULT    0x00000000

/***************************************************************************
 *HVD1_SET - HVD1 interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_63_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_63_INTR_SHIFT         31
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_63_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_62_INTR_MASK          0x40000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_62_INTR_SHIFT         30
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_62_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_61_INTR_MASK          0x20000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_61_INTR_SHIFT         29
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_61_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_60_INTR_MASK          0x10000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_60_INTR_SHIFT         28
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_60_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_59_INTR_MASK          0x08000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_59_INTR_SHIFT         27
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_59_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_58_INTR_MASK          0x04000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_58_INTR_SHIFT         26
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_58_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_57_INTR_MASK          0x02000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_57_INTR_SHIFT         25
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_57_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_56_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_56_INTR_SHIFT         24
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_56_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_55_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_55_INTR_SHIFT         23
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_55_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_54_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_54_INTR_SHIFT         22
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_54_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_53_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_53_INTR_SHIFT         21
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_53_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_52_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_52_INTR_SHIFT         20
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_52_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_51_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_51_INTR_SHIFT         19
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_51_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_50_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_50_INTR_SHIFT         18
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_50_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_49_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_49_INTR_SHIFT         17
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_49_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_48_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_48_INTR_SHIFT         16
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_48_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_47_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_47_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_47_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_46_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_46_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_46_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_45_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_45_INTR_SHIFT         13
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_45_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_44_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_44_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_44_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_43_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_43_INTR_SHIFT         11
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_43_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_42_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_42_INTR_SHIFT         10
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_42_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_41_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_41_INTR_SHIFT         9
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_41_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_40_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_40_INTR_SHIFT         8
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_40_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_39_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_39_INTR_SHIFT         7
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_39_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_38_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_38_INTR_SHIFT         6
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_38_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_37_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_37_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_37_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_36_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_36_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_36_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_35_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_35_INTR_SHIFT         3
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_35_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_34_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_34_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_34_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_33_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_33_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_33_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD1_SET :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_32_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_32_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_11_HVD1_SET_RDC_DESC_32_INTR_DEFAULT       0x00000000

/***************************************************************************
 *HVD1_CLEAR - HVD1 interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_63_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_63_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_63_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_62_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_62_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_62_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_61_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_61_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_61_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_60_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_60_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_60_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_59_INTR_MASK        0x08000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_59_INTR_SHIFT       27
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_59_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_58_INTR_MASK        0x04000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_58_INTR_SHIFT       26
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_58_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_57_INTR_MASK        0x02000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_57_INTR_SHIFT       25
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_57_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_56_INTR_MASK        0x01000000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_56_INTR_SHIFT       24
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_56_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_55_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_55_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_55_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_54_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_54_INTR_SHIFT       22
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_54_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_53_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_53_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_53_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_52_INTR_MASK        0x00100000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_52_INTR_SHIFT       20
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_52_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_51_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_51_INTR_SHIFT       19
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_51_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_50_INTR_MASK        0x00040000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_50_INTR_SHIFT       18
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_50_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_49_INTR_MASK        0x00020000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_49_INTR_SHIFT       17
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_49_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_48_INTR_MASK        0x00010000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_48_INTR_SHIFT       16
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_48_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_47_INTR_MASK        0x00008000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_47_INTR_SHIFT       15
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_47_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_46_INTR_MASK        0x00004000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_46_INTR_SHIFT       14
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_46_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_45_INTR_MASK        0x00002000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_45_INTR_SHIFT       13
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_45_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_44_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_44_INTR_SHIFT       12
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_44_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_43_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_43_INTR_SHIFT       11
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_43_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_42_INTR_MASK        0x00000400
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_42_INTR_SHIFT       10
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_42_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_41_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_41_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_41_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_40_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_40_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_40_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_39_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_39_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_39_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_38_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_38_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_38_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_37_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_37_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_37_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_36_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_36_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_36_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_35_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_35_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_35_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_34_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_34_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_34_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_33_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_33_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_33_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD1_CLEAR :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_32_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_32_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_11_HVD1_CLEAR_RDC_DESC_32_INTR_DEFAULT     0x00000000

/***************************************************************************
 *HVD1_MASK_STATUS - HVD1 interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_63_INTR_MASK  0x80000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_63_INTR_SHIFT 31
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_63_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_62_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_62_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_62_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_61_INTR_MASK  0x20000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_61_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_61_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_60_INTR_MASK  0x10000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_60_INTR_SHIFT 28
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_60_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_59_INTR_MASK  0x08000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_59_INTR_SHIFT 27
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_59_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_58_INTR_MASK  0x04000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_58_INTR_SHIFT 26
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_58_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_57_INTR_MASK  0x02000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_57_INTR_SHIFT 25
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_57_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_56_INTR_MASK  0x01000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_56_INTR_SHIFT 24
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_56_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_55_INTR_MASK  0x00800000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_55_INTR_SHIFT 23
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_55_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_54_INTR_MASK  0x00400000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_54_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_54_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_53_INTR_MASK  0x00200000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_53_INTR_SHIFT 21
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_53_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_52_INTR_MASK  0x00100000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_52_INTR_SHIFT 20
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_52_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_51_INTR_MASK  0x00080000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_51_INTR_SHIFT 19
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_51_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_50_INTR_MASK  0x00040000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_50_INTR_SHIFT 18
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_50_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_49_INTR_MASK  0x00020000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_49_INTR_SHIFT 17
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_49_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_48_INTR_MASK  0x00010000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_48_INTR_SHIFT 16
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_48_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_47_INTR_MASK  0x00008000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_47_INTR_SHIFT 15
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_47_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_46_INTR_MASK  0x00004000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_46_INTR_SHIFT 14
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_46_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_45_INTR_MASK  0x00002000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_45_INTR_SHIFT 13
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_45_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_44_INTR_MASK  0x00001000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_44_INTR_SHIFT 12
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_44_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_43_INTR_MASK  0x00000800
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_43_INTR_SHIFT 11
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_43_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_42_INTR_MASK  0x00000400
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_42_INTR_SHIFT 10
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_42_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_41_INTR_MASK  0x00000200
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_41_INTR_SHIFT 9
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_41_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_40_INTR_MASK  0x00000100
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_40_INTR_SHIFT 8
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_40_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_39_INTR_MASK  0x00000080
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_39_INTR_SHIFT 7
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_39_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_38_INTR_MASK  0x00000040
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_38_INTR_SHIFT 6
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_38_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_37_INTR_MASK  0x00000020
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_37_INTR_SHIFT 5
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_37_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_36_INTR_MASK  0x00000010
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_36_INTR_SHIFT 4
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_36_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_35_INTR_MASK  0x00000008
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_35_INTR_SHIFT 3
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_35_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_34_INTR_MASK  0x00000004
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_34_INTR_SHIFT 2
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_34_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_33_INTR_MASK  0x00000002
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_33_INTR_SHIFT 1
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_33_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_STATUS :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_32_INTR_MASK  0x00000001
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_32_INTR_SHIFT 0
#define BCHP_BVNF_INTR2_11_HVD1_MASK_STATUS_RDC_DESC_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HVD1_MASK_SET - HVD1 interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_63_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_63_INTR_SHIFT    31
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_63_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_62_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_62_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_62_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_61_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_61_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_61_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_60_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_60_INTR_SHIFT    28
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_60_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_59_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_59_INTR_SHIFT    27
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_59_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_58_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_58_INTR_SHIFT    26
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_58_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_57_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_57_INTR_SHIFT    25
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_57_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_56_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_56_INTR_SHIFT    24
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_56_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_55_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_55_INTR_SHIFT    23
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_55_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_54_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_54_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_54_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_53_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_53_INTR_SHIFT    21
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_53_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_52_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_52_INTR_SHIFT    20
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_52_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_51_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_51_INTR_SHIFT    19
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_51_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_50_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_50_INTR_SHIFT    18
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_50_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_49_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_49_INTR_SHIFT    17
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_49_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_48_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_48_INTR_SHIFT    16
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_48_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_47_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_47_INTR_SHIFT    15
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_47_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_46_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_46_INTR_SHIFT    14
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_46_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_45_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_45_INTR_SHIFT    13
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_45_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_44_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_44_INTR_SHIFT    12
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_44_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_43_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_43_INTR_SHIFT    11
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_43_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_42_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_42_INTR_SHIFT    10
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_42_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_41_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_41_INTR_SHIFT    9
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_41_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_40_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_40_INTR_SHIFT    8
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_40_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_39_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_39_INTR_SHIFT    7
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_39_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_38_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_38_INTR_SHIFT    6
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_38_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_37_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_37_INTR_SHIFT    5
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_37_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_36_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_36_INTR_SHIFT    4
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_36_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_35_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_35_INTR_SHIFT    3
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_35_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_34_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_34_INTR_SHIFT    2
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_34_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_33_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_33_INTR_SHIFT    1
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_33_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_SET :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_32_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_32_INTR_SHIFT    0
#define BCHP_BVNF_INTR2_11_HVD1_MASK_SET_RDC_DESC_32_INTR_DEFAULT  0x00000001

/***************************************************************************
 *HVD1_MASK_CLEAR - HVD1 interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_63_INTR_MASK   0x80000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_63_INTR_SHIFT  31
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_63_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_62_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_62_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_62_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_61_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_61_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_61_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_60_INTR_MASK   0x10000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_60_INTR_SHIFT  28
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_60_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_59_INTR_MASK   0x08000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_59_INTR_SHIFT  27
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_59_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_58_INTR_MASK   0x04000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_58_INTR_SHIFT  26
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_58_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_57_INTR_MASK   0x02000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_57_INTR_SHIFT  25
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_57_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_56_INTR_MASK   0x01000000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_56_INTR_SHIFT  24
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_56_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_55_INTR_MASK   0x00800000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_55_INTR_SHIFT  23
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_55_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_54_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_54_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_54_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_53_INTR_MASK   0x00200000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_53_INTR_SHIFT  21
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_53_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_52_INTR_MASK   0x00100000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_52_INTR_SHIFT  20
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_52_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_51_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_51_INTR_SHIFT  19
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_51_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_50_INTR_MASK   0x00040000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_50_INTR_SHIFT  18
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_50_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_49_INTR_MASK   0x00020000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_49_INTR_SHIFT  17
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_49_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_48_INTR_MASK   0x00010000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_48_INTR_SHIFT  16
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_48_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_47_INTR_MASK   0x00008000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_47_INTR_SHIFT  15
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_47_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_46_INTR_MASK   0x00004000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_46_INTR_SHIFT  14
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_46_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_45_INTR_MASK   0x00002000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_45_INTR_SHIFT  13
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_45_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_44_INTR_MASK   0x00001000
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_44_INTR_SHIFT  12
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_44_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_43_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_43_INTR_SHIFT  11
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_43_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_42_INTR_MASK   0x00000400
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_42_INTR_SHIFT  10
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_42_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_41_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_41_INTR_SHIFT  9
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_41_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_40_INTR_MASK   0x00000100
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_40_INTR_SHIFT  8
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_40_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_39_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_39_INTR_SHIFT  7
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_39_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_38_INTR_MASK   0x00000040
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_38_INTR_SHIFT  6
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_38_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_37_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_37_INTR_SHIFT  5
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_37_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_36_INTR_MASK   0x00000010
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_36_INTR_SHIFT  4
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_36_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_35_INTR_MASK   0x00000008
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_35_INTR_SHIFT  3
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_35_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_34_INTR_MASK   0x00000004
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_34_INTR_SHIFT  2
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_34_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_33_INTR_MASK   0x00000002
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_33_INTR_SHIFT  1
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_33_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD1_MASK_CLEAR :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_32_INTR_MASK   0x00000001
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_32_INTR_SHIFT  0
#define BCHP_BVNF_INTR2_11_HVD1_MASK_CLEAR_RDC_DESC_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HVD2_STATUS - HVD2 interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_63_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_63_INTR_SHIFT      31
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_63_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_62_INTR_MASK       0x40000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_62_INTR_SHIFT      30
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_62_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_61_INTR_MASK       0x20000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_61_INTR_SHIFT      29
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_61_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_60_INTR_MASK       0x10000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_60_INTR_SHIFT      28
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_60_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_59_INTR_MASK       0x08000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_59_INTR_SHIFT      27
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_59_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_58_INTR_MASK       0x04000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_58_INTR_SHIFT      26
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_58_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_57_INTR_MASK       0x02000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_57_INTR_SHIFT      25
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_57_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_56_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_56_INTR_SHIFT      24
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_56_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_55_INTR_MASK       0x00800000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_55_INTR_SHIFT      23
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_55_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_54_INTR_MASK       0x00400000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_54_INTR_SHIFT      22
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_54_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_53_INTR_MASK       0x00200000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_53_INTR_SHIFT      21
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_53_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_52_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_52_INTR_SHIFT      20
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_52_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_51_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_51_INTR_SHIFT      19
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_51_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_50_INTR_MASK       0x00040000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_50_INTR_SHIFT      18
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_50_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_49_INTR_MASK       0x00020000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_49_INTR_SHIFT      17
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_49_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_48_INTR_MASK       0x00010000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_48_INTR_SHIFT      16
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_48_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_47_INTR_MASK       0x00008000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_47_INTR_SHIFT      15
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_47_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_46_INTR_MASK       0x00004000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_46_INTR_SHIFT      14
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_46_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_45_INTR_MASK       0x00002000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_45_INTR_SHIFT      13
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_45_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_44_INTR_MASK       0x00001000
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_44_INTR_SHIFT      12
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_44_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_43_INTR_MASK       0x00000800
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_43_INTR_SHIFT      11
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_43_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_42_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_42_INTR_SHIFT      10
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_42_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_41_INTR_MASK       0x00000200
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_41_INTR_SHIFT      9
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_41_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_40_INTR_MASK       0x00000100
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_40_INTR_SHIFT      8
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_40_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_39_INTR_MASK       0x00000080
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_39_INTR_SHIFT      7
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_39_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_38_INTR_MASK       0x00000040
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_38_INTR_SHIFT      6
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_38_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_37_INTR_MASK       0x00000020
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_37_INTR_SHIFT      5
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_37_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_36_INTR_MASK       0x00000010
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_36_INTR_SHIFT      4
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_36_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_35_INTR_MASK       0x00000008
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_35_INTR_SHIFT      3
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_35_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_34_INTR_MASK       0x00000004
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_34_INTR_SHIFT      2
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_34_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_33_INTR_MASK       0x00000002
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_33_INTR_SHIFT      1
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_33_INTR_DEFAULT    0x00000000

/* BVNF_INTR2_11 :: HVD2_STATUS :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_32_INTR_MASK       0x00000001
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_32_INTR_SHIFT      0
#define BCHP_BVNF_INTR2_11_HVD2_STATUS_RDC_DESC_32_INTR_DEFAULT    0x00000000

/***************************************************************************
 *HVD2_SET - HVD2 interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_63_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_63_INTR_SHIFT         31
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_63_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_62_INTR_MASK          0x40000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_62_INTR_SHIFT         30
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_62_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_61_INTR_MASK          0x20000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_61_INTR_SHIFT         29
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_61_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_60_INTR_MASK          0x10000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_60_INTR_SHIFT         28
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_60_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_59_INTR_MASK          0x08000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_59_INTR_SHIFT         27
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_59_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_58_INTR_MASK          0x04000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_58_INTR_SHIFT         26
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_58_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_57_INTR_MASK          0x02000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_57_INTR_SHIFT         25
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_57_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_56_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_56_INTR_SHIFT         24
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_56_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_55_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_55_INTR_SHIFT         23
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_55_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_54_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_54_INTR_SHIFT         22
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_54_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_53_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_53_INTR_SHIFT         21
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_53_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_52_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_52_INTR_SHIFT         20
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_52_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_51_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_51_INTR_SHIFT         19
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_51_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_50_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_50_INTR_SHIFT         18
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_50_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_49_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_49_INTR_SHIFT         17
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_49_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_48_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_48_INTR_SHIFT         16
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_48_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_47_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_47_INTR_SHIFT         15
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_47_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_46_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_46_INTR_SHIFT         14
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_46_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_45_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_45_INTR_SHIFT         13
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_45_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_44_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_44_INTR_SHIFT         12
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_44_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_43_INTR_MASK          0x00000800
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_43_INTR_SHIFT         11
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_43_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_42_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_42_INTR_SHIFT         10
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_42_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_41_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_41_INTR_SHIFT         9
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_41_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_40_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_40_INTR_SHIFT         8
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_40_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_39_INTR_MASK          0x00000080
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_39_INTR_SHIFT         7
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_39_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_38_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_38_INTR_SHIFT         6
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_38_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_37_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_37_INTR_SHIFT         5
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_37_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_36_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_36_INTR_SHIFT         4
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_36_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_35_INTR_MASK          0x00000008
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_35_INTR_SHIFT         3
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_35_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_34_INTR_MASK          0x00000004
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_34_INTR_SHIFT         2
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_34_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_33_INTR_MASK          0x00000002
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_33_INTR_SHIFT         1
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_33_INTR_DEFAULT       0x00000000

/* BVNF_INTR2_11 :: HVD2_SET :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_32_INTR_MASK          0x00000001
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_32_INTR_SHIFT         0
#define BCHP_BVNF_INTR2_11_HVD2_SET_RDC_DESC_32_INTR_DEFAULT       0x00000000

/***************************************************************************
 *HVD2_CLEAR - HVD2 interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_63_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_63_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_63_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_62_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_62_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_62_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_61_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_61_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_61_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_60_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_60_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_60_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_59_INTR_MASK        0x08000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_59_INTR_SHIFT       27
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_59_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_58_INTR_MASK        0x04000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_58_INTR_SHIFT       26
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_58_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_57_INTR_MASK        0x02000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_57_INTR_SHIFT       25
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_57_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_56_INTR_MASK        0x01000000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_56_INTR_SHIFT       24
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_56_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_55_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_55_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_55_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_54_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_54_INTR_SHIFT       22
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_54_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_53_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_53_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_53_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_52_INTR_MASK        0x00100000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_52_INTR_SHIFT       20
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_52_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_51_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_51_INTR_SHIFT       19
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_51_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_50_INTR_MASK        0x00040000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_50_INTR_SHIFT       18
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_50_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_49_INTR_MASK        0x00020000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_49_INTR_SHIFT       17
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_49_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_48_INTR_MASK        0x00010000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_48_INTR_SHIFT       16
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_48_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_47_INTR_MASK        0x00008000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_47_INTR_SHIFT       15
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_47_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_46_INTR_MASK        0x00004000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_46_INTR_SHIFT       14
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_46_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_45_INTR_MASK        0x00002000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_45_INTR_SHIFT       13
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_45_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_44_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_44_INTR_SHIFT       12
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_44_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_43_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_43_INTR_SHIFT       11
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_43_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_42_INTR_MASK        0x00000400
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_42_INTR_SHIFT       10
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_42_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_41_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_41_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_41_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_40_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_40_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_40_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_39_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_39_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_39_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_38_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_38_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_38_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_37_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_37_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_37_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_36_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_36_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_36_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_35_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_35_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_35_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_34_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_34_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_34_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_33_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_33_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_33_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_11 :: HVD2_CLEAR :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_32_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_32_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_11_HVD2_CLEAR_RDC_DESC_32_INTR_DEFAULT     0x00000000

/***************************************************************************
 *HVD2_MASK_STATUS - HVD2 interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_63_INTR_MASK  0x80000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_63_INTR_SHIFT 31
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_63_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_62_INTR_MASK  0x40000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_62_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_62_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_61_INTR_MASK  0x20000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_61_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_61_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_60_INTR_MASK  0x10000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_60_INTR_SHIFT 28
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_60_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_59_INTR_MASK  0x08000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_59_INTR_SHIFT 27
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_59_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_58_INTR_MASK  0x04000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_58_INTR_SHIFT 26
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_58_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_57_INTR_MASK  0x02000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_57_INTR_SHIFT 25
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_57_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_56_INTR_MASK  0x01000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_56_INTR_SHIFT 24
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_56_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_55_INTR_MASK  0x00800000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_55_INTR_SHIFT 23
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_55_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_54_INTR_MASK  0x00400000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_54_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_54_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_53_INTR_MASK  0x00200000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_53_INTR_SHIFT 21
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_53_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_52_INTR_MASK  0x00100000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_52_INTR_SHIFT 20
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_52_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_51_INTR_MASK  0x00080000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_51_INTR_SHIFT 19
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_51_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_50_INTR_MASK  0x00040000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_50_INTR_SHIFT 18
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_50_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_49_INTR_MASK  0x00020000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_49_INTR_SHIFT 17
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_49_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_48_INTR_MASK  0x00010000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_48_INTR_SHIFT 16
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_48_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_47_INTR_MASK  0x00008000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_47_INTR_SHIFT 15
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_47_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_46_INTR_MASK  0x00004000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_46_INTR_SHIFT 14
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_46_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_45_INTR_MASK  0x00002000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_45_INTR_SHIFT 13
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_45_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_44_INTR_MASK  0x00001000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_44_INTR_SHIFT 12
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_44_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_43_INTR_MASK  0x00000800
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_43_INTR_SHIFT 11
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_43_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_42_INTR_MASK  0x00000400
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_42_INTR_SHIFT 10
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_42_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_41_INTR_MASK  0x00000200
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_41_INTR_SHIFT 9
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_41_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_40_INTR_MASK  0x00000100
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_40_INTR_SHIFT 8
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_40_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_39_INTR_MASK  0x00000080
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_39_INTR_SHIFT 7
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_39_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_38_INTR_MASK  0x00000040
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_38_INTR_SHIFT 6
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_38_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_37_INTR_MASK  0x00000020
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_37_INTR_SHIFT 5
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_37_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_36_INTR_MASK  0x00000010
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_36_INTR_SHIFT 4
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_36_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_35_INTR_MASK  0x00000008
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_35_INTR_SHIFT 3
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_35_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_34_INTR_MASK  0x00000004
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_34_INTR_SHIFT 2
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_34_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_33_INTR_MASK  0x00000002
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_33_INTR_SHIFT 1
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_33_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_STATUS :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_32_INTR_MASK  0x00000001
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_32_INTR_SHIFT 0
#define BCHP_BVNF_INTR2_11_HVD2_MASK_STATUS_RDC_DESC_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HVD2_MASK_SET - HVD2 interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_63_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_63_INTR_SHIFT    31
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_63_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_62_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_62_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_62_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_61_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_61_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_61_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_60_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_60_INTR_SHIFT    28
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_60_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_59_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_59_INTR_SHIFT    27
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_59_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_58_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_58_INTR_SHIFT    26
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_58_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_57_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_57_INTR_SHIFT    25
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_57_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_56_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_56_INTR_SHIFT    24
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_56_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_55_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_55_INTR_SHIFT    23
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_55_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_54_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_54_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_54_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_53_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_53_INTR_SHIFT    21
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_53_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_52_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_52_INTR_SHIFT    20
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_52_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_51_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_51_INTR_SHIFT    19
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_51_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_50_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_50_INTR_SHIFT    18
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_50_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_49_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_49_INTR_SHIFT    17
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_49_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_48_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_48_INTR_SHIFT    16
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_48_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_47_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_47_INTR_SHIFT    15
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_47_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_46_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_46_INTR_SHIFT    14
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_46_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_45_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_45_INTR_SHIFT    13
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_45_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_44_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_44_INTR_SHIFT    12
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_44_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_43_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_43_INTR_SHIFT    11
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_43_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_42_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_42_INTR_SHIFT    10
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_42_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_41_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_41_INTR_SHIFT    9
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_41_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_40_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_40_INTR_SHIFT    8
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_40_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_39_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_39_INTR_SHIFT    7
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_39_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_38_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_38_INTR_SHIFT    6
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_38_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_37_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_37_INTR_SHIFT    5
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_37_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_36_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_36_INTR_SHIFT    4
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_36_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_35_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_35_INTR_SHIFT    3
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_35_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_34_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_34_INTR_SHIFT    2
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_34_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_33_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_33_INTR_SHIFT    1
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_33_INTR_DEFAULT  0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_SET :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_32_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_32_INTR_SHIFT    0
#define BCHP_BVNF_INTR2_11_HVD2_MASK_SET_RDC_DESC_32_INTR_DEFAULT  0x00000001

/***************************************************************************
 *HVD2_MASK_CLEAR - HVD2 interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_63_INTR [31:31] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_63_INTR_MASK   0x80000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_63_INTR_SHIFT  31
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_63_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_62_INTR [30:30] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_62_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_62_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_62_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_61_INTR [29:29] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_61_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_61_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_61_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_60_INTR [28:28] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_60_INTR_MASK   0x10000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_60_INTR_SHIFT  28
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_60_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_59_INTR [27:27] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_59_INTR_MASK   0x08000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_59_INTR_SHIFT  27
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_59_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_58_INTR [26:26] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_58_INTR_MASK   0x04000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_58_INTR_SHIFT  26
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_58_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_57_INTR [25:25] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_57_INTR_MASK   0x02000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_57_INTR_SHIFT  25
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_57_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_56_INTR [24:24] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_56_INTR_MASK   0x01000000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_56_INTR_SHIFT  24
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_56_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_55_INTR [23:23] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_55_INTR_MASK   0x00800000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_55_INTR_SHIFT  23
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_55_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_54_INTR [22:22] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_54_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_54_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_54_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_53_INTR [21:21] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_53_INTR_MASK   0x00200000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_53_INTR_SHIFT  21
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_53_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_52_INTR [20:20] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_52_INTR_MASK   0x00100000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_52_INTR_SHIFT  20
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_52_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_51_INTR [19:19] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_51_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_51_INTR_SHIFT  19
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_51_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_50_INTR [18:18] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_50_INTR_MASK   0x00040000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_50_INTR_SHIFT  18
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_50_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_49_INTR [17:17] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_49_INTR_MASK   0x00020000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_49_INTR_SHIFT  17
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_49_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_48_INTR [16:16] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_48_INTR_MASK   0x00010000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_48_INTR_SHIFT  16
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_48_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_47_INTR [15:15] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_47_INTR_MASK   0x00008000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_47_INTR_SHIFT  15
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_47_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_46_INTR [14:14] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_46_INTR_MASK   0x00004000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_46_INTR_SHIFT  14
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_46_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_45_INTR [13:13] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_45_INTR_MASK   0x00002000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_45_INTR_SHIFT  13
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_45_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_44_INTR [12:12] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_44_INTR_MASK   0x00001000
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_44_INTR_SHIFT  12
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_44_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_43_INTR [11:11] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_43_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_43_INTR_SHIFT  11
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_43_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_42_INTR [10:10] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_42_INTR_MASK   0x00000400
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_42_INTR_SHIFT  10
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_42_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_41_INTR [09:09] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_41_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_41_INTR_SHIFT  9
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_41_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_40_INTR [08:08] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_40_INTR_MASK   0x00000100
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_40_INTR_SHIFT  8
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_40_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_39_INTR [07:07] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_39_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_39_INTR_SHIFT  7
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_39_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_38_INTR [06:06] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_38_INTR_MASK   0x00000040
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_38_INTR_SHIFT  6
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_38_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_37_INTR [05:05] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_37_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_37_INTR_SHIFT  5
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_37_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_36_INTR [04:04] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_36_INTR_MASK   0x00000010
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_36_INTR_SHIFT  4
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_36_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_35_INTR [03:03] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_35_INTR_MASK   0x00000008
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_35_INTR_SHIFT  3
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_35_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_34_INTR [02:02] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_34_INTR_MASK   0x00000004
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_34_INTR_SHIFT  2
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_34_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_33_INTR [01:01] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_33_INTR_MASK   0x00000002
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_33_INTR_SHIFT  1
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_33_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_11 :: HVD2_MASK_CLEAR :: RDC_DESC_32_INTR [00:00] */
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_32_INTR_MASK   0x00000001
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_32_INTR_SHIFT  0
#define BCHP_BVNF_INTR2_11_HVD2_MASK_CLEAR_RDC_DESC_32_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_BVNF_INTR2_11_H__ */

/* End of File */
