

================================================================
== Vitis HLS Report for 'ctr_encrypt'
================================================================
* Date:           Sat Dec 10 12:09:52 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_encrypt_block_fu_190  |aes_encrypt_block  |      148|      148|  1.480 us|  1.480 us|  148|  148|       no|
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt  |        ?|        ?|       152|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    222|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|    1538|   3039|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    135|    -|
|Register         |        -|    -|     585|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    2123|   3396|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+----+------+------+-----+
    |           Instance           |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+-------------------+---------+----+------+------+-----+
    |grp_aes_encrypt_block_fu_190  |aes_encrypt_block  |        4|   0|  1538|  3039|    0|
    +------------------------------+-------------------+---------+----+------+------+-----+
    |Total                         |                   |        4|   0|  1538|  3039|    0|
    +------------------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |i_fu_279_p2          |         +|   0|  0|   67|          60|           1|
    |icmp_ln18_fu_274_p2  |      icmp|   0|  0|   27|          60|          60|
    |block_V_fu_475_p2    |       xor|   0|  0|  128|         128|         128|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  222|         248|         189|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  81|         17|    1|         17|
    |gmem_blk_n_AR  |   9|          2|    1|          2|
    |gmem_blk_n_AW  |   9|          2|    1|          2|
    |gmem_blk_n_B   |   9|          2|    1|          2|
    |gmem_blk_n_R   |   9|          2|    1|          2|
    |gmem_blk_n_W   |   9|          2|    1|          2|
    |offset_fu_136  |   9|          2|   60|        120|
    +---------------+----+-----------+-----+-----------+
    |Total          | 135|         29|   66|        147|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |   16|   0|   16|          0|
    |grp_aes_encrypt_block_fu_190_ap_start_reg  |    1|   0|    1|          0|
    |offset_fu_136                              |   60|   0|   60|          0|
    |offword_V_reg_694                          |   32|   0|   32|          0|
    |p_Result_4_reg_779                         |  128|   0|  128|          0|
    |tmp_10_reg_749                             |    8|   0|    8|          0|
    |tmp_11_reg_754                             |    8|   0|    8|          0|
    |tmp_12_reg_759                             |    8|   0|    8|          0|
    |tmp_13_reg_764                             |    8|   0|    8|          0|
    |tmp_14_reg_769                             |    8|   0|    8|          0|
    |tmp_15_reg_774                             |    8|   0|    8|          0|
    |tmp_16_reg_789                             |    8|   0|    8|          0|
    |tmp_17_reg_794                             |    8|   0|    8|          0|
    |tmp_18_reg_799                             |    8|   0|    8|          0|
    |tmp_19_reg_804                             |    8|   0|    8|          0|
    |tmp_20_reg_809                             |    8|   0|    8|          0|
    |tmp_21_reg_814                             |    8|   0|    8|          0|
    |tmp_22_reg_819                             |    8|   0|    8|          0|
    |tmp_23_reg_824                             |    8|   0|    8|          0|
    |tmp_24_reg_829                             |    8|   0|    8|          0|
    |tmp_25_reg_834                             |    8|   0|    8|          0|
    |tmp_26_reg_839                             |    8|   0|    8|          0|
    |tmp_27_reg_844                             |    8|   0|    8|          0|
    |tmp_28_reg_849                             |    8|   0|    8|          0|
    |tmp_29_reg_854                             |    8|   0|    8|          0|
    |tmp_2_reg_709                              |    8|   0|    8|          0|
    |tmp_30_reg_859                             |    8|   0|    8|          0|
    |tmp_3_reg_714                              |    8|   0|    8|          0|
    |tmp_4_reg_719                              |    8|   0|    8|          0|
    |tmp_5_reg_724                              |    8|   0|    8|          0|
    |tmp_6_reg_729                              |    8|   0|    8|          0|
    |tmp_7_reg_734                              |    8|   0|    8|          0|
    |tmp_8_reg_739                              |    8|   0|    8|          0|
    |tmp_9_reg_744                              |    8|   0|    8|          0|
    |tmp_s_reg_704                              |    8|   0|    8|          0|
    |trunc_ln18_3_reg_663                       |   60|   0|   60|          0|
    |trunc_ln628_1_reg_784                      |    8|   0|    8|          0|
    |trunc_ln628_reg_699                        |    8|   0|    8|          0|
    |trunc_ln_reg_674                           |   32|   0|   32|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  585|   0|  585|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       ctr_encrypt|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       ctr_encrypt|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       ctr_encrypt|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       ctr_encrypt|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       ctr_encrypt|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       ctr_encrypt|  return value|
|p_read                    |   in|   96|     ap_none|            p_read|        scalar|
|this_round_keys_address0  |  out|    4|   ap_memory|   this_round_keys|         array|
|this_round_keys_ce0       |  out|    1|   ap_memory|   this_round_keys|         array|
|this_round_keys_q0        |   in|  128|   ap_memory|   this_round_keys|         array|
|plaintext_length          |   in|   64|     ap_none|  plaintext_length|        scalar|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA          |  out|  128|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|   16|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA          |   in|  128|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|              gmem|       pointer|
|plaintext                 |   in|   64|     ap_none|         plaintext|        scalar|
|ciphertext                |   in|   64|     ap_none|        ciphertext|        scalar|
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%offset = alloca i32 1"   --->   Operation 17 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %plaintext" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 18 'read' 'plaintext_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %plaintext_length" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 19 'read' 'plaintext_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 20 'partselect' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 21 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i60 %trunc_ln18_1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 22 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln18" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 35" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln18 = store i60 0, i60 %offset" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 26 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 29 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 1024, void @empty_5, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ciphertext" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 33 'read' 'ciphertext_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_1 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 34 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %ciphertext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 36 'partselect' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i60 %trunc_ln18_2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 37 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln18_1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 38 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 39 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 40 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%i_2 = load i60 %offset" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 41 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (2.81ns)   --->   "%icmp_ln18 = icmp_eq  i60 %i_2, i60 %trunc_ln18_3" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 42 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (3.41ns)   --->   "%i = add i60 %i_2, i60 1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 43 'add' 'i' <Predicate = true> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.end.loopexit" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 44 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%offword_V = trunc i60 %i_2" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 45 'trunc' 'offword_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln18 = store i60 %i, i60 %offset" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 47 [1/1] (7.30ns)   --->   "%p_Val2_s = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %gmem_addr" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 47 'read' 'p_Val2_s' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_Val2_s"   --->   Operation 48 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 8, i32 15"   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 16, i32 23"   --->   Operation 50 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 24, i32 31"   --->   Operation 51 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 39"   --->   Operation 52 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 40, i32 47"   --->   Operation 53 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 48, i32 55"   --->   Operation 54 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 56, i32 63"   --->   Operation 55 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 71"   --->   Operation 56 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 72, i32 79"   --->   Operation 57 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 80, i32 87"   --->   Operation 58 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 88, i32 95"   --->   Operation 59 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 96, i32 103"   --->   Operation 60 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 104, i32 111"   --->   Operation 61 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 112, i32 119"   --->   Operation 62 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 120, i32 127"   --->   Operation 63 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %p_read_1, i32 %offword_V"   --->   Operation 64 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (2.62ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %p_Result_4, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 65 'call' 'block_nonce_V_1' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.32>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln628, i8 %tmp_s, i8 %tmp_2, i8 %tmp_3, i8 %tmp_4, i8 %tmp_5, i8 %tmp_6, i8 %tmp_7, i8 %tmp_8, i8 %tmp_9, i8 %tmp_10, i8 %tmp_11, i8 %tmp_12, i8 %tmp_13, i8 %tmp_14, i8 %tmp_15"   --->   Operation 66 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (4.28ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %p_Result_4, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 67 'call' 'block_nonce_V_1' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 68 [1/1] (1.03ns)   --->   "%block_V = xor i128 %block_nonce_V_1, i128 %p_Result_3"   --->   Operation 68 'xor' 'block_V' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln628_1 = trunc i128 %block_V"   --->   Operation 69 'trunc' 'trunc_ln628_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 8, i32 15"   --->   Operation 70 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 16, i32 23"   --->   Operation 71 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 24, i32 31"   --->   Operation 72 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 32, i32 39"   --->   Operation 73 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 40, i32 47"   --->   Operation 74 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 48, i32 55"   --->   Operation 75 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 56, i32 63"   --->   Operation 76 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 64, i32 71"   --->   Operation 77 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 72, i32 79"   --->   Operation 78 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 80, i32 87"   --->   Operation 79 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 88, i32 95"   --->   Operation 80 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 96, i32 103"   --->   Operation 81 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 104, i32 111"   --->   Operation 82 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 112, i32 119"   --->   Operation 83 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 120, i32 127"   --->   Operation 84 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 85 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln628_1, i8 %tmp_16, i8 %tmp_17, i8 %tmp_18, i8 %tmp_19, i8 %tmp_20, i8 %tmp_21, i8 %tmp_22, i8 %tmp_23, i8 %tmp_24, i8 %tmp_25, i8 %tmp_26, i8 %tmp_27, i8 %tmp_28, i8 %tmp_29, i8 %tmp_30"   --->   Operation 86 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (7.30ns)   --->   "%write_ln368 = write void @_ssdm_op_Write.m_axi.p1i128, i64 %gmem_addr_1, i128 %p_Result_s, i16 65535"   --->   Operation 87 'write' 'write_ln368' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 88 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 7.30>
ST_12 : Operation 89 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 89 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 9> <Delay = 7.30>
ST_13 : Operation 90 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 90 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 10> <Delay = 7.30>
ST_14 : Operation 91 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 91 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 92 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 92 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 93 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 93 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 94 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ plaintext_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ plaintext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crypto_aes_sbox_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_mul2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_mul3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset                (alloca        ) [ 01111111111100000]
plaintext_read        (read          ) [ 00000000000000000]
plaintext_length_read (read          ) [ 00000000000000000]
trunc_ln18_3          (partselect    ) [ 00111111111100000]
trunc_ln18_1          (partselect    ) [ 00000000000000000]
sext_ln18             (sext          ) [ 00000000000000000]
gmem_addr             (getelementptr ) [ 00111111111100000]
trunc_ln              (partselect    ) [ 00111111000000000]
store_ln18            (store         ) [ 00000000000000000]
specinterface_ln0     (specinterface ) [ 00000000000000000]
ciphertext_read       (read          ) [ 00000000000000000]
p_read_1              (read          ) [ 00000000111100000]
empty                 (readreq       ) [ 00000000000000000]
trunc_ln18_2          (partselect    ) [ 00000000000000000]
sext_ln18_1           (sext          ) [ 00000000000000000]
gmem_addr_1           (getelementptr ) [ 00000000111111111]
empty_29              (writereq      ) [ 00000000000000000]
br_ln18               (br            ) [ 00000000000000000]
i_2                   (load          ) [ 00000000000000000]
icmp_ln18             (icmp          ) [ 00000000111100000]
i                     (add           ) [ 00000000000000000]
br_ln18               (br            ) [ 00000000000000000]
offword_V             (trunc         ) [ 00000000010000000]
store_ln18            (store         ) [ 00000000000000000]
p_Val2_s              (read          ) [ 00000000000000000]
trunc_ln628           (trunc         ) [ 00000000001000000]
tmp_s                 (partselect    ) [ 00000000001000000]
tmp_2                 (partselect    ) [ 00000000001000000]
tmp_3                 (partselect    ) [ 00000000001000000]
tmp_4                 (partselect    ) [ 00000000001000000]
tmp_5                 (partselect    ) [ 00000000001000000]
tmp_6                 (partselect    ) [ 00000000001000000]
tmp_7                 (partselect    ) [ 00000000001000000]
tmp_8                 (partselect    ) [ 00000000001000000]
tmp_9                 (partselect    ) [ 00000000001000000]
tmp_10                (partselect    ) [ 00000000001000000]
tmp_11                (partselect    ) [ 00000000001000000]
tmp_12                (partselect    ) [ 00000000001000000]
tmp_13                (partselect    ) [ 00000000001000000]
tmp_14                (partselect    ) [ 00000000001000000]
tmp_15                (partselect    ) [ 00000000001000000]
p_Result_4            (bitconcatenate) [ 00000000001000000]
p_Result_3            (bitconcatenate) [ 00000000000000000]
block_nonce_V_1       (call          ) [ 00000000000000000]
block_V               (xor           ) [ 00000000000000000]
trunc_ln628_1         (trunc         ) [ 00000000000100000]
tmp_16                (partselect    ) [ 00000000000100000]
tmp_17                (partselect    ) [ 00000000000100000]
tmp_18                (partselect    ) [ 00000000000100000]
tmp_19                (partselect    ) [ 00000000000100000]
tmp_20                (partselect    ) [ 00000000000100000]
tmp_21                (partselect    ) [ 00000000000100000]
tmp_22                (partselect    ) [ 00000000000100000]
tmp_23                (partselect    ) [ 00000000000100000]
tmp_24                (partselect    ) [ 00000000000100000]
tmp_25                (partselect    ) [ 00000000000100000]
tmp_26                (partselect    ) [ 00000000000100000]
tmp_27                (partselect    ) [ 00000000000100000]
tmp_28                (partselect    ) [ 00000000000100000]
tmp_29                (partselect    ) [ 00000000000100000]
tmp_30                (partselect    ) [ 00000000000100000]
specloopname_ln18     (specloopname  ) [ 00000000000000000]
p_Result_s            (bitconcatenate) [ 00000000000000000]
write_ln368           (write         ) [ 00000000000000000]
br_ln18               (br            ) [ 00000000000000000]
empty_30              (writeresp     ) [ 00000000000000000]
ret_ln33              (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_round_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plaintext_length">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_length"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crypto_aes_sbox_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_sbox_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crypto_aes_mul2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="crypto_aes_mul3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul3_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_block"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="offset_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="plaintext_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="plaintext_length_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_length_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ciphertext_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_1_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="0" index="1" bw="96" slack="0"/>
<pin id="167" dir="1" index="2" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="6"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_29/7 empty_30/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_s_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="0" index="1" bw="128" slack="8"/>
<pin id="179" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln368_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="128" slack="4"/>
<pin id="184" dir="0" index="2" bw="128" slack="0"/>
<pin id="185" dir="0" index="3" bw="1" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln368/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_aes_encrypt_block_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="0"/>
<pin id="192" dir="0" index="1" bw="128" slack="0"/>
<pin id="193" dir="0" index="2" bw="128" slack="0"/>
<pin id="194" dir="0" index="3" bw="8" slack="0"/>
<pin id="195" dir="0" index="4" bw="8" slack="0"/>
<pin id="196" dir="0" index="5" bw="8" slack="0"/>
<pin id="197" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="block_nonce_V_1/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln18_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="60" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="60" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_3/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln18_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="60" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="0" index="3" bw="7" slack="0"/>
<pin id="218" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln18_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="60" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="gmem_addr_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln18_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="60" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln18_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="60" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_2/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln18_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="60" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="gmem_addr_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_2_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="60" slack="7"/>
<pin id="273" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln18_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="60" slack="0"/>
<pin id="276" dir="0" index="1" bw="60" slack="7"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="60" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="offword_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="60" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="offword_V/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln18_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="60" slack="0"/>
<pin id="291" dir="0" index="1" bw="60" slack="7"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln628_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="128" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="128" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="5" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="128" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="128" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="128" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="128" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="128" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="0" index="3" bw="7" slack="0"/>
<pin id="353" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="128" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="128" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="0" index="3" bw="8" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="128" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="0" index="3" bw="8" slack="0"/>
<pin id="383" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_10_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="128" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="0" index="3" bw="8" slack="0"/>
<pin id="393" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_11_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="128" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="0" index="3" bw="8" slack="0"/>
<pin id="403" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_12_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="128" slack="0"/>
<pin id="411" dir="0" index="2" bw="8" slack="0"/>
<pin id="412" dir="0" index="3" bw="8" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_13_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="128" slack="0"/>
<pin id="421" dir="0" index="2" bw="8" slack="0"/>
<pin id="422" dir="0" index="3" bw="8" slack="0"/>
<pin id="423" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_14_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="128" slack="0"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="0" index="3" bw="8" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_15_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="128" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="0" index="3" bw="8" slack="0"/>
<pin id="443" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Result_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="0"/>
<pin id="450" dir="0" index="1" bw="96" slack="2"/>
<pin id="451" dir="0" index="2" bw="32" slack="1"/>
<pin id="452" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Result_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="128" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="1"/>
<pin id="458" dir="0" index="2" bw="8" slack="1"/>
<pin id="459" dir="0" index="3" bw="8" slack="1"/>
<pin id="460" dir="0" index="4" bw="8" slack="1"/>
<pin id="461" dir="0" index="5" bw="8" slack="1"/>
<pin id="462" dir="0" index="6" bw="8" slack="1"/>
<pin id="463" dir="0" index="7" bw="8" slack="1"/>
<pin id="464" dir="0" index="8" bw="8" slack="1"/>
<pin id="465" dir="0" index="9" bw="8" slack="1"/>
<pin id="466" dir="0" index="10" bw="8" slack="1"/>
<pin id="467" dir="0" index="11" bw="8" slack="1"/>
<pin id="468" dir="0" index="12" bw="8" slack="1"/>
<pin id="469" dir="0" index="13" bw="8" slack="1"/>
<pin id="470" dir="0" index="14" bw="8" slack="1"/>
<pin id="471" dir="0" index="15" bw="8" slack="1"/>
<pin id="472" dir="0" index="16" bw="8" slack="1"/>
<pin id="473" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="block_V_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="128" slack="0"/>
<pin id="477" dir="0" index="1" bw="128" slack="0"/>
<pin id="478" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="block_V/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln628_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="128" slack="0"/>
<pin id="483" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628_1/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_16_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="128" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="0" index="3" bw="5" slack="0"/>
<pin id="490" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_17_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="128" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="0" index="3" bw="6" slack="0"/>
<pin id="500" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_18_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="128" slack="0"/>
<pin id="508" dir="0" index="2" bw="6" slack="0"/>
<pin id="509" dir="0" index="3" bw="6" slack="0"/>
<pin id="510" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_19_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="128" slack="0"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_20_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="128" slack="0"/>
<pin id="528" dir="0" index="2" bw="7" slack="0"/>
<pin id="529" dir="0" index="3" bw="7" slack="0"/>
<pin id="530" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_21_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="128" slack="0"/>
<pin id="538" dir="0" index="2" bw="7" slack="0"/>
<pin id="539" dir="0" index="3" bw="7" slack="0"/>
<pin id="540" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_22_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="128" slack="0"/>
<pin id="548" dir="0" index="2" bw="7" slack="0"/>
<pin id="549" dir="0" index="3" bw="7" slack="0"/>
<pin id="550" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_23_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="128" slack="0"/>
<pin id="558" dir="0" index="2" bw="8" slack="0"/>
<pin id="559" dir="0" index="3" bw="8" slack="0"/>
<pin id="560" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_24_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="128" slack="0"/>
<pin id="568" dir="0" index="2" bw="8" slack="0"/>
<pin id="569" dir="0" index="3" bw="8" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_25_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="128" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="0" index="3" bw="8" slack="0"/>
<pin id="580" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_26_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="128" slack="0"/>
<pin id="588" dir="0" index="2" bw="8" slack="0"/>
<pin id="589" dir="0" index="3" bw="8" slack="0"/>
<pin id="590" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_27_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="128" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="0" index="3" bw="8" slack="0"/>
<pin id="600" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_28_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="128" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="0" index="3" bw="8" slack="0"/>
<pin id="610" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_29_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="128" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="0" index="3" bw="8" slack="0"/>
<pin id="620" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_30_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="128" slack="0"/>
<pin id="628" dir="0" index="2" bw="8" slack="0"/>
<pin id="629" dir="0" index="3" bw="8" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_Result_s_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="128" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="1"/>
<pin id="638" dir="0" index="2" bw="8" slack="1"/>
<pin id="639" dir="0" index="3" bw="8" slack="1"/>
<pin id="640" dir="0" index="4" bw="8" slack="1"/>
<pin id="641" dir="0" index="5" bw="8" slack="1"/>
<pin id="642" dir="0" index="6" bw="8" slack="1"/>
<pin id="643" dir="0" index="7" bw="8" slack="1"/>
<pin id="644" dir="0" index="8" bw="8" slack="1"/>
<pin id="645" dir="0" index="9" bw="8" slack="1"/>
<pin id="646" dir="0" index="10" bw="8" slack="1"/>
<pin id="647" dir="0" index="11" bw="8" slack="1"/>
<pin id="648" dir="0" index="12" bw="8" slack="1"/>
<pin id="649" dir="0" index="13" bw="8" slack="1"/>
<pin id="650" dir="0" index="14" bw="8" slack="1"/>
<pin id="651" dir="0" index="15" bw="8" slack="1"/>
<pin id="652" dir="0" index="16" bw="8" slack="1"/>
<pin id="653" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="656" class="1005" name="offset_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="60" slack="0"/>
<pin id="658" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="663" class="1005" name="trunc_ln18_3_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="60" slack="7"/>
<pin id="665" dir="1" index="1" bw="60" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln18_3 "/>
</bind>
</comp>

<comp id="668" class="1005" name="gmem_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="128" slack="1"/>
<pin id="670" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="trunc_ln_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_read_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="96" slack="2"/>
<pin id="682" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="gmem_addr_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="128" slack="2"/>
<pin id="687" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="offword_V_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offword_V "/>
</bind>
</comp>

<comp id="699" class="1005" name="trunc_ln628_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="1"/>
<pin id="701" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_s_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_2_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="1"/>
<pin id="711" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_4_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_5_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_6_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_7_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_8_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="1"/>
<pin id="741" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_9_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_10_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="1"/>
<pin id="751" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_11_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="1"/>
<pin id="756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_12_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_13_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_14_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_15_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="1"/>
<pin id="776" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_Result_4_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="128" slack="1"/>
<pin id="781" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="784" class="1005" name="trunc_ln628_1_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628_1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_16_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_17_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="1"/>
<pin id="796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_18_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_19_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="1"/>
<pin id="806" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_20_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_21_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="1"/>
<pin id="816" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_22_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_23_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_24_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_25_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_26_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_27_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_28_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_29_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="1"/>
<pin id="856" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_30_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="130" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="132" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="189"><net_src comp="134" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="198"><net_src comp="122" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="146" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="140" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="146" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="244"><net_src comp="234" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="158" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="271" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="279" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="176" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="176" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="176" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="176" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="72" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="176" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="62" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="176" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="176" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="176" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="176" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="88" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="90" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="176" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="92" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="176" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="96" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="98" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="176" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="100" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="102" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="176" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="104" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="106" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="176" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="108" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="110" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="176" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="112" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="114" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="176" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="116" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="118" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="120" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="448" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="474"><net_src comp="124" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="479"><net_src comp="190" pin="6"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="455" pin="17"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="62" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="475" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="475" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="68" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="511"><net_src comp="62" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="475" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="72" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="475" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="74" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="475" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="80" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="541"><net_src comp="62" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="475" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="82" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="84" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="551"><net_src comp="62" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="475" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="26" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="561"><net_src comp="62" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="475" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="90" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="571"><net_src comp="62" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="475" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="92" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="581"><net_src comp="62" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="475" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="96" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="98" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="591"><net_src comp="62" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="475" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="100" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="102" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="601"><net_src comp="62" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="475" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="104" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="106" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="611"><net_src comp="62" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="475" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="110" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="621"><net_src comp="62" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="475" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="112" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="631"><net_src comp="62" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="475" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="116" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="118" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="654"><net_src comp="124" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="655"><net_src comp="635" pin="17"/><net_sink comp="181" pin=2"/></net>

<net id="659"><net_src comp="136" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="666"><net_src comp="203" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="671"><net_src comp="227" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="677"><net_src comp="234" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="683"><net_src comp="164" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="688"><net_src comp="264" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="697"><net_src comp="285" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="702"><net_src comp="294" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="707"><net_src comp="298" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="712"><net_src comp="308" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="455" pin=3"/></net>

<net id="717"><net_src comp="318" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="455" pin=4"/></net>

<net id="722"><net_src comp="328" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="455" pin=5"/></net>

<net id="727"><net_src comp="338" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="455" pin=6"/></net>

<net id="732"><net_src comp="348" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="455" pin=7"/></net>

<net id="737"><net_src comp="358" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="455" pin=8"/></net>

<net id="742"><net_src comp="368" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="455" pin=9"/></net>

<net id="747"><net_src comp="378" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="455" pin=10"/></net>

<net id="752"><net_src comp="388" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="455" pin=11"/></net>

<net id="757"><net_src comp="398" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="455" pin=12"/></net>

<net id="762"><net_src comp="408" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="455" pin=13"/></net>

<net id="767"><net_src comp="418" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="455" pin=14"/></net>

<net id="772"><net_src comp="428" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="455" pin=15"/></net>

<net id="777"><net_src comp="438" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="455" pin=16"/></net>

<net id="782"><net_src comp="448" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="787"><net_src comp="481" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="792"><net_src comp="485" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="797"><net_src comp="495" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="635" pin=3"/></net>

<net id="802"><net_src comp="505" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="635" pin=4"/></net>

<net id="807"><net_src comp="515" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="635" pin=5"/></net>

<net id="812"><net_src comp="525" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="635" pin=6"/></net>

<net id="817"><net_src comp="535" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="635" pin=7"/></net>

<net id="822"><net_src comp="545" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="635" pin=8"/></net>

<net id="827"><net_src comp="555" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="635" pin=9"/></net>

<net id="832"><net_src comp="565" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="635" pin=10"/></net>

<net id="837"><net_src comp="575" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="635" pin=11"/></net>

<net id="842"><net_src comp="585" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="635" pin=12"/></net>

<net id="847"><net_src comp="595" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="635" pin=13"/></net>

<net id="852"><net_src comp="605" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="635" pin=14"/></net>

<net id="857"><net_src comp="615" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="635" pin=15"/></net>

<net id="862"><net_src comp="625" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="635" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {7 11 12 13 14 15 16 }
	Port: crypto_aes_sbox_V | {}
	Port: crypto_aes_mul2_V | {}
	Port: crypto_aes_mul3_V | {}
 - Input state : 
	Port: ctr_encrypt : p_read | {7 }
	Port: ctr_encrypt : this_round_keys | {9 10 }
	Port: ctr_encrypt : plaintext_length | {1 }
	Port: ctr_encrypt : gmem | {1 2 3 4 5 6 7 9 }
	Port: ctr_encrypt : plaintext | {1 }
	Port: ctr_encrypt : ciphertext | {7 }
	Port: ctr_encrypt : crypto_aes_sbox_V | {9 10 }
	Port: ctr_encrypt : crypto_aes_mul2_V | {9 10 }
	Port: ctr_encrypt : crypto_aes_mul3_V | {9 10 }
  - Chain level:
	State 1
		sext_ln18 : 1
		gmem_addr : 2
		empty : 3
		store_ln18 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		sext_ln18_1 : 1
		gmem_addr_1 : 2
		empty_29 : 3
	State 8
		icmp_ln18 : 1
		i : 1
		br_ln18 : 2
		offword_V : 1
		store_ln18 : 2
	State 9
		block_nonce_V_1 : 1
	State 10
		block_V : 1
		trunc_ln628_1 : 1
		tmp_16 : 1
		tmp_17 : 1
		tmp_18 : 1
		tmp_19 : 1
		tmp_20 : 1
		tmp_21 : 1
		tmp_22 : 1
		tmp_23 : 1
		tmp_24 : 1
		tmp_25 : 1
		tmp_26 : 1
		tmp_27 : 1
		tmp_28 : 1
		tmp_29 : 1
		tmp_30 : 1
	State 11
		write_ln368 : 1
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   |    grp_aes_encrypt_block_fu_190   | 18.9746 |   2045  |   2092  |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |           block_V_fu_475          |    0    |    0    |   128   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |              i_fu_279             |    0    |    0    |    67   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln18_fu_274         |    0    |    0    |    27   |
|----------|-----------------------------------|---------|---------|---------|
|          |     plaintext_read_read_fu_140    |    0    |    0    |    0    |
|          | plaintext_length_read_read_fu_146 |    0    |    0    |    0    |
|   read   |    ciphertext_read_read_fu_158    |    0    |    0    |    0    |
|          |        p_read_1_read_fu_164       |    0    |    0    |    0    |
|          |        p_Val2_s_read_fu_176       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_152        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_170       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln368_write_fu_181     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        trunc_ln18_3_fu_203        |    0    |    0    |    0    |
|          |        trunc_ln18_1_fu_213        |    0    |    0    |    0    |
|          |          trunc_ln_fu_234          |    0    |    0    |    0    |
|          |        trunc_ln18_2_fu_250        |    0    |    0    |    0    |
|          |            tmp_s_fu_298           |    0    |    0    |    0    |
|          |            tmp_2_fu_308           |    0    |    0    |    0    |
|          |            tmp_3_fu_318           |    0    |    0    |    0    |
|          |            tmp_4_fu_328           |    0    |    0    |    0    |
|          |            tmp_5_fu_338           |    0    |    0    |    0    |
|          |            tmp_6_fu_348           |    0    |    0    |    0    |
|          |            tmp_7_fu_358           |    0    |    0    |    0    |
|          |            tmp_8_fu_368           |    0    |    0    |    0    |
|          |            tmp_9_fu_378           |    0    |    0    |    0    |
|          |           tmp_10_fu_388           |    0    |    0    |    0    |
|          |           tmp_11_fu_398           |    0    |    0    |    0    |
|          |           tmp_12_fu_408           |    0    |    0    |    0    |
|partselect|           tmp_13_fu_418           |    0    |    0    |    0    |
|          |           tmp_14_fu_428           |    0    |    0    |    0    |
|          |           tmp_15_fu_438           |    0    |    0    |    0    |
|          |           tmp_16_fu_485           |    0    |    0    |    0    |
|          |           tmp_17_fu_495           |    0    |    0    |    0    |
|          |           tmp_18_fu_505           |    0    |    0    |    0    |
|          |           tmp_19_fu_515           |    0    |    0    |    0    |
|          |           tmp_20_fu_525           |    0    |    0    |    0    |
|          |           tmp_21_fu_535           |    0    |    0    |    0    |
|          |           tmp_22_fu_545           |    0    |    0    |    0    |
|          |           tmp_23_fu_555           |    0    |    0    |    0    |
|          |           tmp_24_fu_565           |    0    |    0    |    0    |
|          |           tmp_25_fu_575           |    0    |    0    |    0    |
|          |           tmp_26_fu_585           |    0    |    0    |    0    |
|          |           tmp_27_fu_595           |    0    |    0    |    0    |
|          |           tmp_28_fu_605           |    0    |    0    |    0    |
|          |           tmp_29_fu_615           |    0    |    0    |    0    |
|          |           tmp_30_fu_625           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |          sext_ln18_fu_223         |    0    |    0    |    0    |
|          |         sext_ln18_1_fu_260        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          offword_V_fu_285         |    0    |    0    |    0    |
|   trunc  |         trunc_ln628_fu_294        |    0    |    0    |    0    |
|          |        trunc_ln628_1_fu_481       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         p_Result_4_fu_448         |    0    |    0    |    0    |
|bitconcatenate|         p_Result_3_fu_455         |    0    |    0    |    0    |
|          |         p_Result_s_fu_635         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 18.9746 |   2045  |   2314  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| gmem_addr_1_reg_685 |   128  |
|  gmem_addr_reg_668  |   128  |
|    offset_reg_656   |   60   |
|  offword_V_reg_694  |   32   |
|  p_Result_4_reg_779 |   128  |
|   p_read_1_reg_680  |   96   |
|    tmp_10_reg_749   |    8   |
|    tmp_11_reg_754   |    8   |
|    tmp_12_reg_759   |    8   |
|    tmp_13_reg_764   |    8   |
|    tmp_14_reg_769   |    8   |
|    tmp_15_reg_774   |    8   |
|    tmp_16_reg_789   |    8   |
|    tmp_17_reg_794   |    8   |
|    tmp_18_reg_799   |    8   |
|    tmp_19_reg_804   |    8   |
|    tmp_20_reg_809   |    8   |
|    tmp_21_reg_814   |    8   |
|    tmp_22_reg_819   |    8   |
|    tmp_23_reg_824   |    8   |
|    tmp_24_reg_829   |    8   |
|    tmp_25_reg_834   |    8   |
|    tmp_26_reg_839   |    8   |
|    tmp_27_reg_844   |    8   |
|    tmp_28_reg_849   |    8   |
|    tmp_29_reg_854   |    8   |
|    tmp_2_reg_709    |    8   |
|    tmp_30_reg_859   |    8   |
|    tmp_3_reg_714    |    8   |
|    tmp_4_reg_719    |    8   |
|    tmp_5_reg_724    |    8   |
|    tmp_6_reg_729    |    8   |
|    tmp_7_reg_734    |    8   |
|    tmp_8_reg_739    |    8   |
|    tmp_9_reg_744    |    8   |
|    tmp_s_reg_704    |    8   |
| trunc_ln18_3_reg_663|   60   |
|trunc_ln628_1_reg_784|    8   |
| trunc_ln628_reg_699 |    8   |
|   trunc_ln_reg_674  |   32   |
+---------------------+--------+
|        Total        |   920  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|      grp_readreq_fu_152      |  p1  |   2  |  128 |   256  ||    9    |
|      grp_readreq_fu_152      |  p2  |   2  |  32  |   64   ||    9    |
|     grp_writeresp_fu_170     |  p0  |   2  |   1  |    2   |
|     grp_writeresp_fu_170     |  p1  |   2  |  128 |   256  ||    9    |
| grp_aes_encrypt_block_fu_190 |  p2  |   2  |  128 |   256  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   834  ||   7.94  ||    36   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   18   |  2045  |  2314  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   920  |    -   |
+-----------+--------+--------+--------+
|   Total   |   26   |  2965  |  2350  |
+-----------+--------+--------+--------+
