<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="5080pt" height="684pt"
 viewBox="0.00 0.00 5080.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 5076,-680 5076,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 5052,-8 5052,-8 5058,-8 5064,-14 5064,-20 5064,-20 5064,-656 5064,-656 5064,-662 5058,-668 5052,-668 5052,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2536" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2536" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 5044,-16 5044,-16 5050,-16 5056,-22 5056,-28 5056,-28 5056,-610 5056,-610 5056,-616 5050,-622 5044,-622 5044,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2536" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2536" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3811,-24C3811,-24 4944,-24 4944,-24 4950,-24 4956,-30 4956,-36 4956,-36 4956,-380 4956,-380 4956,-386 4950,-392 4944,-392 4944,-392 3811,-392 3811,-392 3805,-392 3799,-386 3799,-380 3799,-380 3799,-36 3799,-36 3799,-30 3805,-24 3811,-24"/>
<text text-anchor="middle" x="4377.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="4377.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4602,-147C4602,-147 4936,-147 4936,-147 4942,-147 4948,-153 4948,-159 4948,-159 4948,-334 4948,-334 4948,-340 4942,-346 4936,-346 4936,-346 4602,-346 4602,-346 4596,-346 4590,-340 4590,-334 4590,-334 4590,-159 4590,-159 4590,-153 4596,-147 4602,-147"/>
<text text-anchor="middle" x="4769" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4769" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4610,-155C4610,-155 4753,-155 4753,-155 4759,-155 4765,-161 4765,-167 4765,-167 4765,-288 4765,-288 4765,-294 4759,-300 4753,-300 4753,-300 4610,-300 4610,-300 4604,-300 4598,-294 4598,-288 4598,-288 4598,-167 4598,-167 4598,-161 4604,-155 4610,-155"/>
<text text-anchor="middle" x="4681.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4681.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4618,-163C4618,-163 4745,-163 4745,-163 4751,-163 4757,-169 4757,-175 4757,-175 4757,-242 4757,-242 4757,-248 4751,-254 4745,-254 4745,-254 4618,-254 4618,-254 4612,-254 4606,-248 4606,-242 4606,-242 4606,-175 4606,-175 4606,-169 4612,-163 4618,-163"/>
<text text-anchor="middle" x="4681.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4681.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4785,-155C4785,-155 4928,-155 4928,-155 4934,-155 4940,-161 4940,-167 4940,-167 4940,-288 4940,-288 4940,-294 4934,-300 4928,-300 4928,-300 4785,-300 4785,-300 4779,-300 4773,-294 4773,-288 4773,-288 4773,-167 4773,-167 4773,-161 4779,-155 4785,-155"/>
<text text-anchor="middle" x="4856.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4856.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4793,-163C4793,-163 4920,-163 4920,-163 4926,-163 4932,-169 4932,-175 4932,-175 4932,-242 4932,-242 4932,-248 4926,-254 4920,-254 4920,-254 4793,-254 4793,-254 4787,-254 4781,-248 4781,-242 4781,-242 4781,-175 4781,-175 4781,-169 4787,-163 4793,-163"/>
<text text-anchor="middle" x="4856.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4856.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4282,-32C4282,-32 4444,-32 4444,-32 4450,-32 4456,-38 4456,-44 4456,-44 4456,-111 4456,-111 4456,-117 4450,-123 4444,-123 4444,-123 4282,-123 4282,-123 4276,-123 4270,-117 4270,-111 4270,-111 4270,-44 4270,-44 4270,-38 4276,-32 4282,-32"/>
<text text-anchor="middle" x="4363" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4363" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4067,-32C4067,-32 4229,-32 4229,-32 4235,-32 4241,-38 4241,-44 4241,-44 4241,-111 4241,-111 4241,-117 4235,-123 4229,-123 4229,-123 4067,-123 4067,-123 4061,-123 4055,-117 4055,-111 4055,-111 4055,-44 4055,-44 4055,-38 4061,-32 4067,-32"/>
<text text-anchor="middle" x="4148" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4148" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4486,-32C4486,-32 4648,-32 4648,-32 4654,-32 4660,-38 4660,-44 4660,-44 4660,-111 4660,-111 4660,-117 4654,-123 4648,-123 4648,-123 4486,-123 4486,-123 4480,-123 4474,-117 4474,-111 4474,-111 4474,-44 4474,-44 4474,-38 4480,-32 4486,-32"/>
<text text-anchor="middle" x="4567" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4567" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4684,-32C4684,-32 4846,-32 4846,-32 4852,-32 4858,-38 4858,-44 4858,-44 4858,-111 4858,-111 4858,-117 4852,-123 4846,-123 4846,-123 4684,-123 4684,-123 4678,-123 4672,-117 4672,-111 4672,-111 4672,-44 4672,-44 4672,-38 4678,-32 4684,-32"/>
<text text-anchor="middle" x="4765" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4765" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_toL2Bus</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4334,-163C4334,-163 4570,-163 4570,-163 4576,-163 4582,-169 4582,-175 4582,-175 4582,-242 4582,-242 4582,-248 4576,-254 4570,-254 4570,-254 4334,-254 4334,-254 4328,-254 4322,-248 4322,-242 4322,-242 4322,-175 4322,-175 4322,-169 4328,-163 4334,-163"/>
<text text-anchor="middle" x="4452" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="4452" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust104"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3832,-32C3832,-32 3994,-32 3994,-32 4000,-32 4006,-38 4006,-44 4006,-44 4006,-111 4006,-111 4006,-117 4000,-123 3994,-123 3994,-123 3832,-123 3832,-123 3826,-123 3820,-117 3820,-111 3820,-111 3820,-44 3820,-44 3820,-38 3826,-32 3832,-32"/>
<text text-anchor="middle" x="3913" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="3913" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust110"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4025,-163C4025,-163 4302,-163 4302,-163 4308,-163 4314,-169 4314,-175 4314,-175 4314,-242 4314,-242 4314,-248 4308,-254 4302,-254 4302,-254 4025,-254 4025,-254 4019,-254 4013,-248 4013,-242 4013,-242 4013,-175 4013,-175 4013,-169 4019,-163 4025,-163"/>
<text text-anchor="middle" x="4163.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4163.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust112"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 1169,-24 1169,-24 1175,-24 1181,-30 1181,-36 1181,-36 1181,-380 1181,-380 1181,-386 1175,-392 1169,-392 1169,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="602.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="602.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust113"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M827,-147C827,-147 1161,-147 1161,-147 1167,-147 1173,-153 1173,-159 1173,-159 1173,-334 1173,-334 1173,-340 1167,-346 1161,-346 1161,-346 827,-346 827,-346 821,-346 815,-340 815,-334 815,-334 815,-159 815,-159 815,-153 821,-147 827,-147"/>
<text text-anchor="middle" x="994" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="994" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust114"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M835,-155C835,-155 978,-155 978,-155 984,-155 990,-161 990,-167 990,-167 990,-288 990,-288 990,-294 984,-300 978,-300 978,-300 835,-300 835,-300 829,-300 823,-294 823,-288 823,-288 823,-167 823,-167 823,-161 829,-155 835,-155"/>
<text text-anchor="middle" x="906.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="906.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust115"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M843,-163C843,-163 970,-163 970,-163 976,-163 982,-169 982,-175 982,-175 982,-242 982,-242 982,-248 976,-254 970,-254 970,-254 843,-254 843,-254 837,-254 831,-248 831,-242 831,-242 831,-175 831,-175 831,-169 837,-163 843,-163"/>
<text text-anchor="middle" x="906.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="906.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust117"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1010,-155C1010,-155 1153,-155 1153,-155 1159,-155 1165,-161 1165,-167 1165,-167 1165,-288 1165,-288 1165,-294 1159,-300 1153,-300 1153,-300 1010,-300 1010,-300 1004,-300 998,-294 998,-288 998,-288 998,-167 998,-167 998,-161 1004,-155 1010,-155"/>
<text text-anchor="middle" x="1081.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1081.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust118"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1018,-163C1018,-163 1145,-163 1145,-163 1151,-163 1157,-169 1157,-175 1157,-175 1157,-242 1157,-242 1157,-248 1151,-254 1145,-254 1145,-254 1018,-254 1018,-254 1012,-254 1006,-248 1006,-242 1006,-242 1006,-175 1006,-175 1006,-169 1012,-163 1018,-163"/>
<text text-anchor="middle" x="1081.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1081.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust184" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust184"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M315,-32C315,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 315,-123 315,-123 309,-123 303,-117 303,-111 303,-111 303,-44 303,-44 303,-38 309,-32 315,-32"/>
<text text-anchor="middle" x="396" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="396" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust190" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust190"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M83,-32C83,-32 245,-32 245,-32 251,-32 257,-38 257,-44 257,-44 257,-111 257,-111 257,-117 251,-123 245,-123 245,-123 83,-123 83,-123 77,-123 71,-117 71,-111 71,-111 71,-44 71,-44 71,-38 77,-32 83,-32"/>
<text text-anchor="middle" x="164" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="164" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust196" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust196"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M578,-32C578,-32 740,-32 740,-32 746,-32 752,-38 752,-44 752,-44 752,-111 752,-111 752,-117 746,-123 740,-123 740,-123 578,-123 578,-123 572,-123 566,-117 566,-111 566,-111 566,-44 566,-44 566,-38 572,-32 578,-32"/>
<text text-anchor="middle" x="659" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="659" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust202"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M791,-32C791,-32 953,-32 953,-32 959,-32 965,-38 965,-44 965,-44 965,-111 965,-111 965,-117 959,-123 953,-123 953,-123 791,-123 791,-123 785,-123 779,-117 779,-111 779,-111 779,-44 779,-44 779,-38 785,-32 791,-32"/>
<text text-anchor="middle" x="872" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="872" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_cpu1_toL2Bus</title>
<g id="a_clust208"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M559,-163C559,-163 795,-163 795,-163 801,-163 807,-169 807,-175 807,-175 807,-242 807,-242 807,-248 801,-254 795,-254 795,-254 559,-254 559,-254 553,-254 547,-248 547,-242 547,-242 547,-175 547,-175 547,-169 553,-163 559,-163"/>
<text text-anchor="middle" x="677" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="677" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust211" class="cluster">
<title>cluster_system_cpu1_l2cache</title>
<g id="a_clust211"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu1.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M994,-32C994,-32 1156,-32 1156,-32 1162,-32 1168,-38 1168,-44 1168,-44 1168,-111 1168,-111 1168,-117 1162,-123 1156,-123 1156,-123 994,-123 994,-123 988,-123 982,-117 982,-111 982,-111 982,-44 982,-44 982,-38 988,-32 994,-32"/>
<text text-anchor="middle" x="1075" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1075" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust219" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust219"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2646,-24C2646,-24 3779,-24 3779,-24 3785,-24 3791,-30 3791,-36 3791,-36 3791,-380 3791,-380 3791,-386 3785,-392 3779,-392 3779,-392 2646,-392 2646,-392 2640,-392 2634,-386 2634,-380 2634,-380 2634,-36 2634,-36 2634,-30 2640,-24 2646,-24"/>
<text text-anchor="middle" x="3212.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="3212.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust220" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust220"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3437,-147C3437,-147 3771,-147 3771,-147 3777,-147 3783,-153 3783,-159 3783,-159 3783,-334 3783,-334 3783,-340 3777,-346 3771,-346 3771,-346 3437,-346 3437,-346 3431,-346 3425,-340 3425,-334 3425,-334 3425,-159 3425,-159 3425,-153 3431,-147 3437,-147"/>
<text text-anchor="middle" x="3604" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3604" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust221" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust221"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3620,-155C3620,-155 3763,-155 3763,-155 3769,-155 3775,-161 3775,-167 3775,-167 3775,-288 3775,-288 3775,-294 3769,-300 3763,-300 3763,-300 3620,-300 3620,-300 3614,-300 3608,-294 3608,-288 3608,-288 3608,-167 3608,-167 3608,-161 3614,-155 3620,-155"/>
<text text-anchor="middle" x="3691.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3691.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust222" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust222"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3628,-163C3628,-163 3755,-163 3755,-163 3761,-163 3767,-169 3767,-175 3767,-175 3767,-242 3767,-242 3767,-248 3761,-254 3755,-254 3755,-254 3628,-254 3628,-254 3622,-254 3616,-248 3616,-242 3616,-242 3616,-175 3616,-175 3616,-169 3622,-163 3628,-163"/>
<text text-anchor="middle" x="3691.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3691.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust224" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust224"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3445,-155C3445,-155 3588,-155 3588,-155 3594,-155 3600,-161 3600,-167 3600,-167 3600,-288 3600,-288 3600,-294 3594,-300 3588,-300 3588,-300 3445,-300 3445,-300 3439,-300 3433,-294 3433,-288 3433,-288 3433,-167 3433,-167 3433,-161 3439,-155 3445,-155"/>
<text text-anchor="middle" x="3516.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3516.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust225"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3453,-163C3453,-163 3580,-163 3580,-163 3586,-163 3592,-169 3592,-175 3592,-175 3592,-242 3592,-242 3592,-248 3586,-254 3580,-254 3580,-254 3453,-254 3453,-254 3447,-254 3441,-248 3441,-242 3441,-242 3441,-175 3441,-175 3441,-169 3447,-163 3453,-163"/>
<text text-anchor="middle" x="3516.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3516.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3117,-32C3117,-32 3279,-32 3279,-32 3285,-32 3291,-38 3291,-44 3291,-44 3291,-111 3291,-111 3291,-117 3285,-123 3279,-123 3279,-123 3117,-123 3117,-123 3111,-123 3105,-117 3105,-111 3105,-111 3105,-44 3105,-44 3105,-38 3111,-32 3117,-32"/>
<text text-anchor="middle" x="3198" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3198" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust297"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2902,-32C2902,-32 3064,-32 3064,-32 3070,-32 3076,-38 3076,-44 3076,-44 3076,-111 3076,-111 3076,-117 3070,-123 3064,-123 3064,-123 2902,-123 2902,-123 2896,-123 2890,-117 2890,-111 2890,-111 2890,-44 2890,-44 2890,-38 2896,-32 2902,-32"/>
<text text-anchor="middle" x="2983" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2983" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust303" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust303"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3519,-32C3519,-32 3681,-32 3681,-32 3687,-32 3693,-38 3693,-44 3693,-44 3693,-111 3693,-111 3693,-117 3687,-123 3681,-123 3681,-123 3519,-123 3519,-123 3513,-123 3507,-117 3507,-111 3507,-111 3507,-44 3507,-44 3507,-38 3513,-32 3519,-32"/>
<text text-anchor="middle" x="3600" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3600" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust309" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust309"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3321,-32C3321,-32 3483,-32 3483,-32 3489,-32 3495,-38 3495,-44 3495,-44 3495,-111 3495,-111 3495,-117 3489,-123 3483,-123 3483,-123 3321,-123 3321,-123 3315,-123 3309,-117 3309,-111 3309,-111 3309,-44 3309,-44 3309,-38 3315,-32 3321,-32"/>
<text text-anchor="middle" x="3402" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3402" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust315" class="cluster">
<title>cluster_system_cpu2_toL2Bus</title>
<g id="a_clust315"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu2.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu2.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3169,-163C3169,-163 3405,-163 3405,-163 3411,-163 3417,-169 3417,-175 3417,-175 3417,-242 3417,-242 3417,-248 3411,-254 3405,-254 3405,-254 3169,-254 3169,-254 3163,-254 3157,-248 3157,-242 3157,-242 3157,-175 3157,-175 3157,-169 3163,-163 3169,-163"/>
<text text-anchor="middle" x="3287" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="3287" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust318" class="cluster">
<title>cluster_system_cpu2_l2cache</title>
<g id="a_clust318"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu2.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu2.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2667,-32C2667,-32 2829,-32 2829,-32 2835,-32 2841,-38 2841,-44 2841,-44 2841,-111 2841,-111 2841,-117 2835,-123 2829,-123 2829,-123 2667,-123 2667,-123 2661,-123 2655,-117 2655,-111 2655,-111 2655,-44 2655,-44 2655,-38 2661,-32 2667,-32"/>
<text text-anchor="middle" x="2748" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="2748" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust324" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust324"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2860,-163C2860,-163 3137,-163 3137,-163 3143,-163 3149,-169 3149,-175 3149,-175 3149,-242 3149,-242 3149,-248 3143,-254 3137,-254 3137,-254 2860,-254 2860,-254 2854,-254 2848,-248 2848,-242 2848,-242 2848,-175 2848,-175 2848,-169 2854,-163 2860,-163"/>
<text text-anchor="middle" x="2998.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2998.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust326" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust326"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1201,-24C1201,-24 2334,-24 2334,-24 2340,-24 2346,-30 2346,-36 2346,-36 2346,-380 2346,-380 2346,-386 2340,-392 2334,-392 2334,-392 1201,-392 1201,-392 1195,-392 1189,-386 1189,-380 1189,-380 1189,-36 1189,-36 1189,-30 1195,-24 1201,-24"/>
<text text-anchor="middle" x="1767.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="1767.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust327" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust327"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1992,-147C1992,-147 2326,-147 2326,-147 2332,-147 2338,-153 2338,-159 2338,-159 2338,-334 2338,-334 2338,-340 2332,-346 2326,-346 2326,-346 1992,-346 1992,-346 1986,-346 1980,-340 1980,-334 1980,-334 1980,-159 1980,-159 1980,-153 1986,-147 1992,-147"/>
<text text-anchor="middle" x="2159" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2159" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust328" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust328"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2000,-155C2000,-155 2143,-155 2143,-155 2149,-155 2155,-161 2155,-167 2155,-167 2155,-288 2155,-288 2155,-294 2149,-300 2143,-300 2143,-300 2000,-300 2000,-300 1994,-300 1988,-294 1988,-288 1988,-288 1988,-167 1988,-167 1988,-161 1994,-155 2000,-155"/>
<text text-anchor="middle" x="2071.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2071.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust329" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust329"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2008,-163C2008,-163 2135,-163 2135,-163 2141,-163 2147,-169 2147,-175 2147,-175 2147,-242 2147,-242 2147,-248 2141,-254 2135,-254 2135,-254 2008,-254 2008,-254 2002,-254 1996,-248 1996,-242 1996,-242 1996,-175 1996,-175 1996,-169 2002,-163 2008,-163"/>
<text text-anchor="middle" x="2071.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2071.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust331" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust331"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2175,-155C2175,-155 2318,-155 2318,-155 2324,-155 2330,-161 2330,-167 2330,-167 2330,-288 2330,-288 2330,-294 2324,-300 2318,-300 2318,-300 2175,-300 2175,-300 2169,-300 2163,-294 2163,-288 2163,-288 2163,-167 2163,-167 2163,-161 2169,-155 2175,-155"/>
<text text-anchor="middle" x="2246.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2246.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust332" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust332"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2183,-163C2183,-163 2310,-163 2310,-163 2316,-163 2322,-169 2322,-175 2322,-175 2322,-242 2322,-242 2322,-248 2316,-254 2310,-254 2310,-254 2183,-254 2183,-254 2177,-254 2171,-248 2171,-242 2171,-242 2171,-175 2171,-175 2171,-169 2177,-163 2183,-163"/>
<text text-anchor="middle" x="2246.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2246.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust398"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1480,-32C1480,-32 1642,-32 1642,-32 1648,-32 1654,-38 1654,-44 1654,-44 1654,-111 1654,-111 1654,-117 1648,-123 1642,-123 1642,-123 1480,-123 1480,-123 1474,-123 1468,-117 1468,-111 1468,-111 1468,-44 1468,-44 1468,-38 1474,-32 1480,-32"/>
<text text-anchor="middle" x="1561" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1561" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust404" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust404"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1248,-32C1248,-32 1410,-32 1410,-32 1416,-32 1422,-38 1422,-44 1422,-44 1422,-111 1422,-111 1422,-117 1416,-123 1410,-123 1410,-123 1248,-123 1248,-123 1242,-123 1236,-117 1236,-111 1236,-111 1236,-44 1236,-44 1236,-38 1242,-32 1248,-32"/>
<text text-anchor="middle" x="1329" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1329" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust410" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust410"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1743,-32C1743,-32 1905,-32 1905,-32 1911,-32 1917,-38 1917,-44 1917,-44 1917,-111 1917,-111 1917,-117 1911,-123 1905,-123 1905,-123 1743,-123 1743,-123 1737,-123 1731,-117 1731,-111 1731,-111 1731,-44 1731,-44 1731,-38 1737,-32 1743,-32"/>
<text text-anchor="middle" x="1824" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1824" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust416" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust416"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1956,-32C1956,-32 2118,-32 2118,-32 2124,-32 2130,-38 2130,-44 2130,-44 2130,-111 2130,-111 2130,-117 2124,-123 2118,-123 2118,-123 1956,-123 1956,-123 1950,-123 1944,-117 1944,-111 1944,-111 1944,-44 1944,-44 1944,-38 1950,-32 1956,-32"/>
<text text-anchor="middle" x="2037" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2037" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust422" class="cluster">
<title>cluster_system_cpu3_toL2Bus</title>
<g id="a_clust422"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu3.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu3.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1724,-163C1724,-163 1960,-163 1960,-163 1966,-163 1972,-169 1972,-175 1972,-175 1972,-242 1972,-242 1972,-248 1966,-254 1960,-254 1960,-254 1724,-254 1724,-254 1718,-254 1712,-248 1712,-242 1712,-242 1712,-175 1712,-175 1712,-169 1718,-163 1724,-163"/>
<text text-anchor="middle" x="1842" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="1842" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust425" class="cluster">
<title>cluster_system_cpu3_l2cache</title>
<g id="a_clust425"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu3.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu3.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2159,-32C2159,-32 2321,-32 2321,-32 2327,-32 2333,-38 2333,-44 2333,-44 2333,-111 2333,-111 2333,-117 2327,-123 2321,-123 2321,-123 2159,-123 2159,-123 2153,-123 2147,-117 2147,-111 2147,-111 2147,-44 2147,-44 2147,-38 2153,-32 2159,-32"/>
<text text-anchor="middle" x="2240" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="2240" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust431" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust431"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1415,-163C1415,-163 1692,-163 1692,-163 1698,-163 1704,-169 1704,-175 1704,-175 1704,-242 1704,-242 1704,-248 1698,-254 1692,-254 1692,-254 1415,-254 1415,-254 1409,-254 1403,-248 1403,-242 1403,-242 1403,-175 1403,-175 1403,-169 1409,-163 1415,-163"/>
<text text-anchor="middle" x="1553.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1553.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust437" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust437"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M2498,-400C2498,-400 2734,-400 2734,-400 2740,-400 2746,-406 2746,-412 2746,-412 2746,-479 2746,-479 2746,-485 2740,-491 2734,-491 2734,-491 2498,-491 2498,-491 2492,-491 2486,-485 2486,-479 2486,-479 2486,-412 2486,-412 2486,-406 2492,-400 2498,-400"/>
<text text-anchor="middle" x="2616" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2616" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust440" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust440"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=system.l3.compressor&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2397,-32C2397,-32 2559,-32 2559,-32 2565,-32 2571,-38 2571,-44 2571,-44 2571,-111 2571,-111 2571,-117 2565,-123 2559,-123 2559,-123 2397,-123 2397,-123 2391,-123 2385,-117 2385,-111 2385,-111 2385,-44 2385,-44 2385,-38 2391,-32 2397,-32"/>
<text text-anchor="middle" x="2478" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="2478" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust447" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust447"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2378,-163C2378,-163 2614,-163 2614,-163 2620,-163 2626,-169 2626,-175 2626,-175 2626,-242 2626,-242 2626,-248 2620,-254 2614,-254 2614,-254 2378,-254 2378,-254 2372,-254 2366,-248 2366,-242 2366,-242 2366,-175 2366,-175 2366,-169 2372,-163 2378,-163"/>
<text text-anchor="middle" x="2496" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="2496" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust450" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust450"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4976,-163C4976,-163 5036,-163 5036,-163 5042,-163 5048,-169 5048,-175 5048,-175 5048,-242 5048,-242 5048,-248 5042,-254 5036,-254 5036,-254 4976,-254 4976,-254 4970,-254 4964,-248 4964,-242 4964,-242 4964,-175 4964,-175 4964,-169 4970,-163 4976,-163"/>
<text text-anchor="middle" x="5006" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="5006" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2650.5,-539.5C2650.5,-539.5 2717.5,-539.5 2717.5,-539.5 2723.5,-539.5 2729.5,-545.5 2729.5,-551.5 2729.5,-551.5 2729.5,-563.5 2729.5,-563.5 2729.5,-569.5 2723.5,-575.5 2717.5,-575.5 2717.5,-575.5 2650.5,-575.5 2650.5,-575.5 2644.5,-575.5 2638.5,-569.5 2638.5,-563.5 2638.5,-563.5 2638.5,-551.5 2638.5,-551.5 2638.5,-545.5 2644.5,-539.5 2650.5,-539.5"/>
<text text-anchor="middle" x="2684" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node78" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2642,-408.5C2642,-408.5 2726,-408.5 2726,-408.5 2732,-408.5 2738,-414.5 2738,-420.5 2738,-420.5 2738,-432.5 2738,-432.5 2738,-438.5 2732,-444.5 2726,-444.5 2726,-444.5 2642,-444.5 2642,-444.5 2636,-444.5 2630,-438.5 2630,-432.5 2630,-432.5 2630,-420.5 2630,-420.5 2630,-414.5 2636,-408.5 2642,-408.5"/>
<text text-anchor="middle" x="2684" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2684,-539.37C2684,-517.78 2684,-480.41 2684,-454.85"/>
<polygon fill="black" stroke="black" points="2687.5,-454.7 2684,-444.7 2680.5,-454.7 2687.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3929,-171.5C3929,-171.5 3991,-171.5 3991,-171.5 3997,-171.5 4003,-177.5 4003,-183.5 4003,-183.5 4003,-195.5 4003,-195.5 4003,-201.5 3997,-207.5 3991,-207.5 3991,-207.5 3929,-207.5 3929,-207.5 3923,-207.5 3917,-201.5 3917,-195.5 3917,-195.5 3917,-183.5 3917,-183.5 3917,-177.5 3923,-171.5 3929,-171.5"/>
<text text-anchor="middle" x="3960" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4290.5,-40.5C4290.5,-40.5 4337.5,-40.5 4337.5,-40.5 4343.5,-40.5 4349.5,-46.5 4349.5,-52.5 4349.5,-52.5 4349.5,-64.5 4349.5,-64.5 4349.5,-70.5 4343.5,-76.5 4337.5,-76.5 4337.5,-76.5 4290.5,-76.5 4290.5,-76.5 4284.5,-76.5 4278.5,-70.5 4278.5,-64.5 4278.5,-64.5 4278.5,-52.5 4278.5,-52.5 4278.5,-46.5 4284.5,-40.5 4290.5,-40.5"/>
<text text-anchor="middle" x="4314" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3975.5,-171.09C3984.38,-162.31 3996.28,-152.41 4009,-147 4106.02,-105.75 4148.85,-166.24 4245,-123 4264.24,-114.35 4281.68,-98.19 4294.21,-84.34"/>
<polygon fill="black" stroke="black" points="4297.08,-86.36 4301,-76.52 4291.8,-81.77 4297.08,-86.36"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3819.5,-171.5C3819.5,-171.5 3886.5,-171.5 3886.5,-171.5 3892.5,-171.5 3898.5,-177.5 3898.5,-183.5 3898.5,-183.5 3898.5,-195.5 3898.5,-195.5 3898.5,-201.5 3892.5,-207.5 3886.5,-207.5 3886.5,-207.5 3819.5,-207.5 3819.5,-207.5 3813.5,-207.5 3807.5,-201.5 3807.5,-195.5 3807.5,-195.5 3807.5,-183.5 3807.5,-183.5 3807.5,-177.5 3813.5,-171.5 3819.5,-171.5"/>
<text text-anchor="middle" x="3853" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4075.5,-40.5C4075.5,-40.5 4122.5,-40.5 4122.5,-40.5 4128.5,-40.5 4134.5,-46.5 4134.5,-52.5 4134.5,-52.5 4134.5,-64.5 4134.5,-64.5 4134.5,-70.5 4128.5,-76.5 4122.5,-76.5 4122.5,-76.5 4075.5,-76.5 4075.5,-76.5 4069.5,-76.5 4063.5,-70.5 4063.5,-64.5 4063.5,-64.5 4063.5,-52.5 4063.5,-52.5 4063.5,-46.5 4069.5,-40.5 4075.5,-40.5"/>
<text text-anchor="middle" x="4099" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3871.57,-171.39C3881.68,-162.92 3894.79,-153.2 3908,-147 3950.16,-127.22 3967.58,-142.22 4010,-123 4032.58,-112.77 4055.29,-96.44 4072.12,-82.91"/>
<polygon fill="black" stroke="black" points="4074.38,-85.58 4079.88,-76.53 4069.93,-80.18 4074.38,-85.58"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4626,-171.5C4626,-171.5 4656,-171.5 4656,-171.5 4662,-171.5 4668,-177.5 4668,-183.5 4668,-183.5 4668,-195.5 4668,-195.5 4668,-201.5 4662,-207.5 4656,-207.5 4656,-207.5 4626,-207.5 4626,-207.5 4620,-207.5 4614,-201.5 4614,-195.5 4614,-195.5 4614,-183.5 4614,-183.5 4614,-177.5 4620,-171.5 4626,-171.5"/>
<text text-anchor="middle" x="4641" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4592.5,-40.5C4592.5,-40.5 4639.5,-40.5 4639.5,-40.5 4645.5,-40.5 4651.5,-46.5 4651.5,-52.5 4651.5,-52.5 4651.5,-64.5 4651.5,-64.5 4651.5,-70.5 4645.5,-76.5 4639.5,-76.5 4639.5,-76.5 4592.5,-76.5 4592.5,-76.5 4586.5,-76.5 4580.5,-70.5 4580.5,-64.5 4580.5,-64.5 4580.5,-52.5 4580.5,-52.5 4580.5,-46.5 4586.5,-40.5 4592.5,-40.5"/>
<text text-anchor="middle" x="4616" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4637.68,-171.37C4633.5,-149.78 4626.25,-112.41 4621.3,-86.85"/>
<polygon fill="black" stroke="black" points="4624.67,-85.85 4619.33,-76.7 4617.8,-87.18 4624.67,-85.85"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4801,-171.5C4801,-171.5 4831,-171.5 4831,-171.5 4837,-171.5 4843,-177.5 4843,-183.5 4843,-183.5 4843,-195.5 4843,-195.5 4843,-201.5 4837,-207.5 4831,-207.5 4831,-207.5 4801,-207.5 4801,-207.5 4795,-207.5 4789,-201.5 4789,-195.5 4789,-195.5 4789,-183.5 4789,-183.5 4789,-177.5 4795,-171.5 4801,-171.5"/>
<text text-anchor="middle" x="4816" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4790.5,-40.5C4790.5,-40.5 4837.5,-40.5 4837.5,-40.5 4843.5,-40.5 4849.5,-46.5 4849.5,-52.5 4849.5,-52.5 4849.5,-64.5 4849.5,-64.5 4849.5,-70.5 4843.5,-76.5 4837.5,-76.5 4837.5,-76.5 4790.5,-76.5 4790.5,-76.5 4784.5,-76.5 4778.5,-70.5 4778.5,-64.5 4778.5,-64.5 4778.5,-52.5 4778.5,-52.5 4778.5,-46.5 4784.5,-40.5 4790.5,-40.5"/>
<text text-anchor="middle" x="4814" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4815.73,-171.37C4815.4,-149.78 4814.82,-112.41 4814.42,-86.85"/>
<polygon fill="black" stroke="black" points="4817.92,-86.65 4814.27,-76.7 4810.92,-86.75 4817.92,-86.65"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4380,-40.5C4380,-40.5 4436,-40.5 4436,-40.5 4442,-40.5 4448,-46.5 4448,-52.5 4448,-52.5 4448,-64.5 4448,-64.5 4448,-70.5 4442,-76.5 4436,-76.5 4436,-76.5 4380,-76.5 4380,-76.5 4374,-76.5 4368,-70.5 4368,-64.5 4368,-64.5 4368,-52.5 4368,-52.5 4368,-46.5 4374,-40.5 4380,-40.5"/>
<text text-anchor="middle" x="4408" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4165,-40.5C4165,-40.5 4221,-40.5 4221,-40.5 4227,-40.5 4233,-46.5 4233,-52.5 4233,-52.5 4233,-64.5 4233,-64.5 4233,-70.5 4227,-76.5 4221,-76.5 4221,-76.5 4165,-76.5 4165,-76.5 4159,-76.5 4153,-70.5 4153,-64.5 4153,-64.5 4153,-52.5 4153,-52.5 4153,-46.5 4159,-40.5 4165,-40.5"/>
<text text-anchor="middle" x="4193" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4494,-40.5C4494,-40.5 4550,-40.5 4550,-40.5 4556,-40.5 4562,-46.5 4562,-52.5 4562,-52.5 4562,-64.5 4562,-64.5 4562,-70.5 4556,-76.5 4550,-76.5 4550,-76.5 4494,-76.5 4494,-76.5 4488,-76.5 4482,-70.5 4482,-64.5 4482,-64.5 4482,-52.5 4482,-52.5 4482,-46.5 4488,-40.5 4494,-40.5"/>
<text text-anchor="middle" x="4522" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4692,-40.5C4692,-40.5 4748,-40.5 4748,-40.5 4754,-40.5 4760,-46.5 4760,-52.5 4760,-52.5 4760,-64.5 4760,-64.5 4760,-70.5 4754,-76.5 4748,-76.5 4748,-76.5 4692,-76.5 4692,-76.5 4686,-76.5 4680,-70.5 4680,-64.5 4680,-64.5 4680,-52.5 4680,-52.5 4680,-46.5 4686,-40.5 4692,-40.5"/>
<text text-anchor="middle" x="4720" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu0_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4478,-171.5C4478,-171.5 4562,-171.5 4562,-171.5 4568,-171.5 4574,-177.5 4574,-183.5 4574,-183.5 4574,-195.5 4574,-195.5 4574,-201.5 4568,-207.5 4562,-207.5 4562,-207.5 4478,-207.5 4478,-207.5 4472,-207.5 4466,-201.5 4466,-195.5 4466,-195.5 4466,-183.5 4466,-183.5 4466,-177.5 4472,-171.5 4478,-171.5"/>
<text text-anchor="middle" x="4520" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M4498.37,-163.59C4476.2,-138.05 4442.29,-99 4422.93,-76.7"/>
<polygon fill="black" stroke="black" points="4495.93,-166.11 4505.13,-171.37 4501.21,-161.52 4495.93,-166.11"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4491.28,-165.6C4481.01,-158.52 4469,-151.43 4457,-147 4376.74,-117.36 4344.1,-157.92 4266,-123 4242.38,-112.44 4220.76,-91.61 4207.28,-76.68"/>
<polygon fill="black" stroke="black" points="4489.3,-168.48 4499.46,-171.48 4493.38,-162.8 4489.3,-168.48"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4520.42,-161.23C4520.82,-135.7 4521.4,-98.32 4521.73,-76.7"/>
<polygon fill="black" stroke="black" points="4516.92,-161.32 4520.27,-171.37 4523.92,-161.43 4516.92,-161.32"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4561.1,-166.69C4574.06,-160.09 4588.51,-153.01 4602,-147 4628.99,-134.98 4639.76,-139.9 4664,-123 4682.09,-110.39 4698.21,-90.76 4708.45,-76.66"/>
<polygon fill="black" stroke="black" points="4559.26,-163.71 4551.97,-171.39 4562.46,-169.93 4559.26,-163.71"/>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu0_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4342,-171.5C4342,-171.5 4436,-171.5 4436,-171.5 4442,-171.5 4448,-177.5 4448,-183.5 4448,-183.5 4448,-195.5 4448,-195.5 4448,-201.5 4442,-207.5 4436,-207.5 4436,-207.5 4342,-207.5 4342,-207.5 4336,-207.5 4330,-201.5 4330,-195.5 4330,-195.5 4330,-183.5 4330,-183.5 4330,-177.5 4336,-171.5 4342,-171.5"/>
<text text-anchor="middle" x="4389" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3938.5,-40.5C3938.5,-40.5 3985.5,-40.5 3985.5,-40.5 3991.5,-40.5 3997.5,-46.5 3997.5,-52.5 3997.5,-52.5 3997.5,-64.5 3997.5,-64.5 3997.5,-70.5 3991.5,-76.5 3985.5,-76.5 3985.5,-76.5 3938.5,-76.5 3938.5,-76.5 3932.5,-76.5 3926.5,-70.5 3926.5,-64.5 3926.5,-64.5 3926.5,-52.5 3926.5,-52.5 3926.5,-46.5 3932.5,-40.5 3938.5,-40.5"/>
<text text-anchor="middle" x="3962" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M4365.92,-171.5C4352.6,-162.61 4335.14,-152.48 4318,-147 4204.51,-110.73 4162.73,-164.38 4051,-123 4027.29,-114.22 4004.16,-97.38 3987.42,-83.25"/>
<polygon fill="black" stroke="black" points="3989.59,-80.5 3979.75,-76.58 3985,-85.78 3989.59,-80.5"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3840,-40.5C3840,-40.5 3896,-40.5 3896,-40.5 3902,-40.5 3908,-46.5 3908,-52.5 3908,-52.5 3908,-64.5 3908,-64.5 3908,-70.5 3902,-76.5 3896,-76.5 3896,-76.5 3840,-76.5 3840,-76.5 3834,-76.5 3828,-70.5 3828,-64.5 3828,-64.5 3828,-52.5 3828,-52.5 3828,-46.5 3834,-40.5 3840,-40.5"/>
<text text-anchor="middle" x="3868" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node18" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4222.5,-171.5C4222.5,-171.5 4293.5,-171.5 4293.5,-171.5 4299.5,-171.5 4305.5,-177.5 4305.5,-183.5 4305.5,-183.5 4305.5,-195.5 4305.5,-195.5 4305.5,-201.5 4299.5,-207.5 4293.5,-207.5 4293.5,-207.5 4222.5,-207.5 4222.5,-207.5 4216.5,-207.5 4210.5,-201.5 4210.5,-195.5 4210.5,-195.5 4210.5,-183.5 4210.5,-183.5 4210.5,-177.5 4216.5,-171.5 4222.5,-171.5"/>
<text text-anchor="middle" x="4258" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node19" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4105.5,-171.5C4105.5,-171.5 4180.5,-171.5 4180.5,-171.5 4186.5,-171.5 4192.5,-177.5 4192.5,-183.5 4192.5,-183.5 4192.5,-195.5 4192.5,-195.5 4192.5,-201.5 4186.5,-207.5 4180.5,-207.5 4180.5,-207.5 4105.5,-207.5 4105.5,-207.5 4099.5,-207.5 4093.5,-201.5 4093.5,-195.5 4093.5,-195.5 4093.5,-183.5 4093.5,-183.5 4093.5,-177.5 4099.5,-171.5 4105.5,-171.5"/>
<text text-anchor="middle" x="4143" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node20" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4033,-171.5C4033,-171.5 4063,-171.5 4063,-171.5 4069,-171.5 4075,-177.5 4075,-183.5 4075,-183.5 4075,-195.5 4075,-195.5 4075,-201.5 4069,-207.5 4063,-207.5 4063,-207.5 4033,-207.5 4033,-207.5 4027,-207.5 4021,-201.5 4021,-195.5 4021,-195.5 4021,-183.5 4021,-183.5 4021,-177.5 4027,-171.5 4033,-171.5"/>
<text text-anchor="middle" x="4048" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node21" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M323.5,-40.5C323.5,-40.5 370.5,-40.5 370.5,-40.5 376.5,-40.5 382.5,-46.5 382.5,-52.5 382.5,-52.5 382.5,-64.5 382.5,-64.5 382.5,-70.5 376.5,-76.5 370.5,-76.5 370.5,-76.5 323.5,-76.5 323.5,-76.5 317.5,-76.5 311.5,-70.5 311.5,-64.5 311.5,-64.5 311.5,-52.5 311.5,-52.5 311.5,-46.5 317.5,-40.5 323.5,-40.5"/>
<text text-anchor="middle" x="347" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M204.86,-171.34C213.71,-163.78 224.3,-154.86 234,-147 261.47,-124.75 293.38,-100.15 316.26,-82.72"/>
<polygon fill="black" stroke="black" points="318.42,-85.48 324.26,-76.64 314.18,-79.91 318.42,-85.48"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node22" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M91.5,-40.5C91.5,-40.5 138.5,-40.5 138.5,-40.5 144.5,-40.5 150.5,-46.5 150.5,-52.5 150.5,-52.5 150.5,-64.5 150.5,-64.5 150.5,-70.5 144.5,-76.5 138.5,-76.5 138.5,-76.5 91.5,-76.5 91.5,-76.5 85.5,-76.5 79.5,-70.5 79.5,-64.5 79.5,-64.5 79.5,-52.5 79.5,-52.5 79.5,-46.5 85.5,-40.5 91.5,-40.5"/>
<text text-anchor="middle" x="115" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M82.91,-171.37C89.13,-149.68 99.92,-112.08 107.25,-86.51"/>
<polygon fill="black" stroke="black" points="110.67,-87.28 110.07,-76.7 103.94,-85.35 110.67,-87.28"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node23" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M851,-171.5C851,-171.5 881,-171.5 881,-171.5 887,-171.5 893,-177.5 893,-183.5 893,-183.5 893,-195.5 893,-195.5 893,-201.5 887,-207.5 881,-207.5 881,-207.5 851,-207.5 851,-207.5 845,-207.5 839,-201.5 839,-195.5 839,-195.5 839,-183.5 839,-183.5 839,-177.5 845,-171.5 851,-171.5"/>
<text text-anchor="middle" x="866" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node29" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M684.5,-40.5C684.5,-40.5 731.5,-40.5 731.5,-40.5 737.5,-40.5 743.5,-46.5 743.5,-52.5 743.5,-52.5 743.5,-64.5 743.5,-64.5 743.5,-70.5 737.5,-76.5 731.5,-76.5 731.5,-76.5 684.5,-76.5 684.5,-76.5 678.5,-76.5 672.5,-70.5 672.5,-64.5 672.5,-64.5 672.5,-52.5 672.5,-52.5 672.5,-46.5 678.5,-40.5 684.5,-40.5"/>
<text text-anchor="middle" x="708" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M844.01,-171.44C834.03,-163.83 822.02,-154.82 811,-147 795.32,-135.87 790.03,-134.99 775,-123 759.85,-110.92 744.07,-96.08 731.63,-83.79"/>
<polygon fill="black" stroke="black" points="733.89,-81.11 724.35,-76.52 728.95,-86.06 733.89,-81.11"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node24" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1026,-171.5C1026,-171.5 1056,-171.5 1056,-171.5 1062,-171.5 1068,-177.5 1068,-183.5 1068,-183.5 1068,-195.5 1068,-195.5 1068,-201.5 1062,-207.5 1056,-207.5 1056,-207.5 1026,-207.5 1026,-207.5 1020,-207.5 1014,-201.5 1014,-195.5 1014,-195.5 1014,-183.5 1014,-183.5 1014,-177.5 1020,-171.5 1026,-171.5"/>
<text text-anchor="middle" x="1041" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node31" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M897.5,-40.5C897.5,-40.5 944.5,-40.5 944.5,-40.5 950.5,-40.5 956.5,-46.5 956.5,-52.5 956.5,-52.5 956.5,-64.5 956.5,-64.5 956.5,-70.5 950.5,-76.5 944.5,-76.5 944.5,-76.5 897.5,-76.5 897.5,-76.5 891.5,-76.5 885.5,-70.5 885.5,-64.5 885.5,-64.5 885.5,-52.5 885.5,-52.5 885.5,-46.5 891.5,-40.5 897.5,-40.5"/>
<text text-anchor="middle" x="921" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1024.26,-171.42C1011.47,-158.29 993.47,-139.64 978,-123 966.28,-110.39 953.46,-96.15 942.95,-84.35"/>
<polygon fill="black" stroke="black" points="945.34,-81.77 936.08,-76.62 940.11,-86.42 945.34,-81.77"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M413,-40.5C413,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 413,-76.5 413,-76.5 407,-76.5 401,-70.5 401,-64.5 401,-64.5 401,-52.5 401,-52.5 401,-46.5 407,-40.5 413,-40.5"/>
<text text-anchor="middle" x="441" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M181,-40.5C181,-40.5 237,-40.5 237,-40.5 243,-40.5 249,-46.5 249,-52.5 249,-52.5 249,-64.5 249,-64.5 249,-70.5 243,-76.5 237,-76.5 237,-76.5 181,-76.5 181,-76.5 175,-76.5 169,-70.5 169,-64.5 169,-64.5 169,-52.5 169,-52.5 169,-46.5 175,-40.5 181,-40.5"/>
<text text-anchor="middle" x="209" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node30" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M586,-40.5C586,-40.5 642,-40.5 642,-40.5 648,-40.5 654,-46.5 654,-52.5 654,-52.5 654,-64.5 654,-64.5 654,-70.5 648,-76.5 642,-76.5 642,-76.5 586,-76.5 586,-76.5 580,-76.5 574,-70.5 574,-64.5 574,-64.5 574,-52.5 574,-52.5 574,-46.5 580,-40.5 586,-40.5"/>
<text text-anchor="middle" x="614" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node32" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M799,-40.5C799,-40.5 855,-40.5 855,-40.5 861,-40.5 867,-46.5 867,-52.5 867,-52.5 867,-64.5 867,-64.5 867,-70.5 861,-76.5 855,-76.5 855,-76.5 799,-76.5 799,-76.5 793,-76.5 787,-70.5 787,-64.5 787,-64.5 787,-52.5 787,-52.5 787,-46.5 793,-40.5 799,-40.5"/>
<text text-anchor="middle" x="827" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports -->
<g id="node33" class="node">
<title>system_cpu1_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M567,-171.5C567,-171.5 651,-171.5 651,-171.5 657,-171.5 663,-177.5 663,-183.5 663,-183.5 663,-195.5 663,-195.5 663,-201.5 657,-207.5 651,-207.5 651,-207.5 567,-207.5 567,-207.5 561,-207.5 555,-201.5 555,-195.5 555,-195.5 555,-183.5 555,-183.5 555,-177.5 561,-171.5 567,-171.5"/>
<text text-anchor="middle" x="609" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M578.69,-165.23C545.51,-139.75 493.07,-99.48 463.4,-76.7"/>
<polygon fill="black" stroke="black" points="576.63,-168.06 586.69,-171.37 580.89,-162.5 576.63,-168.06"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M579.16,-165.63C568.33,-158.47 555.63,-151.32 543,-147 439.9,-111.72 401.13,-161 299,-123 271.22,-112.66 244.09,-91.56 227,-76.53"/>
<polygon fill="black" stroke="black" points="577.2,-168.53 587.42,-171.32 581.17,-162.77 577.2,-168.53"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M610.06,-161.23C611.05,-135.7 612.5,-98.32 613.33,-76.7"/>
<polygon fill="black" stroke="black" points="606.55,-161.24 609.66,-171.37 613.55,-161.51 606.55,-161.24"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M639.69,-165.59C649.63,-158.92 660.95,-152.07 672,-147 707.29,-130.8 722,-141.75 756,-123 777.87,-110.94 798.64,-91.02 812,-76.7"/>
<polygon fill="black" stroke="black" points="637.59,-162.79 631.36,-171.36 641.57,-168.55 637.59,-162.79"/>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports -->
<g id="node34" class="node">
<title>system_cpu1_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M693,-171.5C693,-171.5 787,-171.5 787,-171.5 793,-171.5 799,-177.5 799,-183.5 799,-183.5 799,-195.5 799,-195.5 799,-201.5 793,-207.5 787,-207.5 787,-207.5 693,-207.5 693,-207.5 687,-207.5 681,-201.5 681,-195.5 681,-195.5 681,-183.5 681,-183.5 681,-177.5 687,-171.5 693,-171.5"/>
<text text-anchor="middle" x="740" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node35" class="node">
<title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1002.5,-40.5C1002.5,-40.5 1049.5,-40.5 1049.5,-40.5 1055.5,-40.5 1061.5,-46.5 1061.5,-52.5 1061.5,-52.5 1061.5,-64.5 1061.5,-64.5 1061.5,-70.5 1055.5,-76.5 1049.5,-76.5 1049.5,-76.5 1002.5,-76.5 1002.5,-76.5 996.5,-76.5 990.5,-70.5 990.5,-64.5 990.5,-64.5 990.5,-52.5 990.5,-52.5 990.5,-46.5 996.5,-40.5 1002.5,-40.5"/>
<text text-anchor="middle" x="1026" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M770.56,-171.35C786.86,-162.87 807.53,-153.16 827,-147 888.03,-127.7 912.93,-153.87 969,-123 985.29,-114.03 999.3,-98.59 1009.36,-85.19"/>
<polygon fill="black" stroke="black" points="1012.42,-86.93 1015.39,-76.76 1006.72,-82.86 1012.42,-86.93"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node36" class="node">
<title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1092,-40.5C1092,-40.5 1148,-40.5 1148,-40.5 1154,-40.5 1160,-46.5 1160,-52.5 1160,-52.5 1160,-64.5 1160,-64.5 1160,-70.5 1154,-76.5 1148,-76.5 1148,-76.5 1092,-76.5 1092,-76.5 1086,-76.5 1080,-70.5 1080,-64.5 1080,-64.5 1080,-52.5 1080,-52.5 1080,-46.5 1086,-40.5 1092,-40.5"/>
<text text-anchor="middle" x="1120" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node37" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node38" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node39" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node40" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2764,-171.5C2764,-171.5 2826,-171.5 2826,-171.5 2832,-171.5 2838,-177.5 2838,-183.5 2838,-183.5 2838,-195.5 2838,-195.5 2838,-201.5 2832,-207.5 2826,-207.5 2826,-207.5 2764,-207.5 2764,-207.5 2758,-207.5 2752,-201.5 2752,-195.5 2752,-195.5 2752,-183.5 2752,-183.5 2752,-177.5 2758,-171.5 2764,-171.5"/>
<text text-anchor="middle" x="2795" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node44" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3125.5,-40.5C3125.5,-40.5 3172.5,-40.5 3172.5,-40.5 3178.5,-40.5 3184.5,-46.5 3184.5,-52.5 3184.5,-52.5 3184.5,-64.5 3184.5,-64.5 3184.5,-70.5 3178.5,-76.5 3172.5,-76.5 3172.5,-76.5 3125.5,-76.5 3125.5,-76.5 3119.5,-76.5 3113.5,-70.5 3113.5,-64.5 3113.5,-64.5 3113.5,-52.5 3113.5,-52.5 3113.5,-46.5 3119.5,-40.5 3125.5,-40.5"/>
<text text-anchor="middle" x="3149" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2810.5,-171.09C2819.38,-162.31 2831.28,-152.41 2844,-147 2941.02,-105.75 2983.85,-166.24 3080,-123 3099.24,-114.35 3116.68,-98.19 3129.21,-84.34"/>
<polygon fill="black" stroke="black" points="3132.08,-86.36 3136,-76.52 3126.8,-81.77 3132.08,-86.36"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node41" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2654.5,-171.5C2654.5,-171.5 2721.5,-171.5 2721.5,-171.5 2727.5,-171.5 2733.5,-177.5 2733.5,-183.5 2733.5,-183.5 2733.5,-195.5 2733.5,-195.5 2733.5,-201.5 2727.5,-207.5 2721.5,-207.5 2721.5,-207.5 2654.5,-207.5 2654.5,-207.5 2648.5,-207.5 2642.5,-201.5 2642.5,-195.5 2642.5,-195.5 2642.5,-183.5 2642.5,-183.5 2642.5,-177.5 2648.5,-171.5 2654.5,-171.5"/>
<text text-anchor="middle" x="2688" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node46" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2910.5,-40.5C2910.5,-40.5 2957.5,-40.5 2957.5,-40.5 2963.5,-40.5 2969.5,-46.5 2969.5,-52.5 2969.5,-52.5 2969.5,-64.5 2969.5,-64.5 2969.5,-70.5 2963.5,-76.5 2957.5,-76.5 2957.5,-76.5 2910.5,-76.5 2910.5,-76.5 2904.5,-76.5 2898.5,-70.5 2898.5,-64.5 2898.5,-64.5 2898.5,-52.5 2898.5,-52.5 2898.5,-46.5 2904.5,-40.5 2910.5,-40.5"/>
<text text-anchor="middle" x="2934" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2706.57,-171.39C2716.68,-162.92 2729.79,-153.2 2743,-147 2785.16,-127.22 2802.58,-142.22 2845,-123 2867.58,-112.77 2890.29,-96.44 2907.12,-82.91"/>
<polygon fill="black" stroke="black" points="2909.38,-85.58 2914.88,-76.53 2904.93,-80.18 2909.38,-85.58"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node42" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3636,-171.5C3636,-171.5 3666,-171.5 3666,-171.5 3672,-171.5 3678,-177.5 3678,-183.5 3678,-183.5 3678,-195.5 3678,-195.5 3678,-201.5 3672,-207.5 3666,-207.5 3666,-207.5 3636,-207.5 3636,-207.5 3630,-207.5 3624,-201.5 3624,-195.5 3624,-195.5 3624,-183.5 3624,-183.5 3624,-177.5 3630,-171.5 3636,-171.5"/>
<text text-anchor="middle" x="3651" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node48" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3625.5,-40.5C3625.5,-40.5 3672.5,-40.5 3672.5,-40.5 3678.5,-40.5 3684.5,-46.5 3684.5,-52.5 3684.5,-52.5 3684.5,-64.5 3684.5,-64.5 3684.5,-70.5 3678.5,-76.5 3672.5,-76.5 3672.5,-76.5 3625.5,-76.5 3625.5,-76.5 3619.5,-76.5 3613.5,-70.5 3613.5,-64.5 3613.5,-64.5 3613.5,-52.5 3613.5,-52.5 3613.5,-46.5 3619.5,-40.5 3625.5,-40.5"/>
<text text-anchor="middle" x="3649" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3650.73,-171.37C3650.4,-149.78 3649.82,-112.41 3649.42,-86.85"/>
<polygon fill="black" stroke="black" points="3652.92,-86.65 3649.27,-76.7 3645.92,-86.75 3652.92,-86.65"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node43" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3461,-171.5C3461,-171.5 3491,-171.5 3491,-171.5 3497,-171.5 3503,-177.5 3503,-183.5 3503,-183.5 3503,-195.5 3503,-195.5 3503,-201.5 3497,-207.5 3491,-207.5 3491,-207.5 3461,-207.5 3461,-207.5 3455,-207.5 3449,-201.5 3449,-195.5 3449,-195.5 3449,-183.5 3449,-183.5 3449,-177.5 3455,-171.5 3461,-171.5"/>
<text text-anchor="middle" x="3476" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node50" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3427.5,-40.5C3427.5,-40.5 3474.5,-40.5 3474.5,-40.5 3480.5,-40.5 3486.5,-46.5 3486.5,-52.5 3486.5,-52.5 3486.5,-64.5 3486.5,-64.5 3486.5,-70.5 3480.5,-76.5 3474.5,-76.5 3474.5,-76.5 3427.5,-76.5 3427.5,-76.5 3421.5,-76.5 3415.5,-70.5 3415.5,-64.5 3415.5,-64.5 3415.5,-52.5 3415.5,-52.5 3415.5,-46.5 3421.5,-40.5 3427.5,-40.5"/>
<text text-anchor="middle" x="3451" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3472.68,-171.37C3468.5,-149.78 3461.25,-112.41 3456.3,-86.85"/>
<polygon fill="black" stroke="black" points="3459.67,-85.85 3454.33,-76.7 3452.8,-87.18 3459.67,-85.85"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node45" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3215,-40.5C3215,-40.5 3271,-40.5 3271,-40.5 3277,-40.5 3283,-46.5 3283,-52.5 3283,-52.5 3283,-64.5 3283,-64.5 3283,-70.5 3277,-76.5 3271,-76.5 3271,-76.5 3215,-76.5 3215,-76.5 3209,-76.5 3203,-70.5 3203,-64.5 3203,-64.5 3203,-52.5 3203,-52.5 3203,-46.5 3209,-40.5 3215,-40.5"/>
<text text-anchor="middle" x="3243" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node47" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3000,-40.5C3000,-40.5 3056,-40.5 3056,-40.5 3062,-40.5 3068,-46.5 3068,-52.5 3068,-52.5 3068,-64.5 3068,-64.5 3068,-70.5 3062,-76.5 3056,-76.5 3056,-76.5 3000,-76.5 3000,-76.5 2994,-76.5 2988,-70.5 2988,-64.5 2988,-64.5 2988,-52.5 2988,-52.5 2988,-46.5 2994,-40.5 3000,-40.5"/>
<text text-anchor="middle" x="3028" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node49" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3527,-40.5C3527,-40.5 3583,-40.5 3583,-40.5 3589,-40.5 3595,-46.5 3595,-52.5 3595,-52.5 3595,-64.5 3595,-64.5 3595,-70.5 3589,-76.5 3583,-76.5 3583,-76.5 3527,-76.5 3527,-76.5 3521,-76.5 3515,-70.5 3515,-64.5 3515,-64.5 3515,-52.5 3515,-52.5 3515,-46.5 3521,-40.5 3527,-40.5"/>
<text text-anchor="middle" x="3555" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node51" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3329,-40.5C3329,-40.5 3385,-40.5 3385,-40.5 3391,-40.5 3397,-46.5 3397,-52.5 3397,-52.5 3397,-64.5 3397,-64.5 3397,-70.5 3391,-76.5 3385,-76.5 3385,-76.5 3329,-76.5 3329,-76.5 3323,-76.5 3317,-70.5 3317,-64.5 3317,-64.5 3317,-52.5 3317,-52.5 3317,-46.5 3323,-40.5 3329,-40.5"/>
<text text-anchor="middle" x="3357" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports -->
<g id="node52" class="node">
<title>system_cpu2_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3313,-171.5C3313,-171.5 3397,-171.5 3397,-171.5 3403,-171.5 3409,-177.5 3409,-183.5 3409,-183.5 3409,-195.5 3409,-195.5 3409,-201.5 3403,-207.5 3397,-207.5 3397,-207.5 3313,-207.5 3313,-207.5 3307,-207.5 3301,-201.5 3301,-195.5 3301,-195.5 3301,-183.5 3301,-183.5 3301,-177.5 3307,-171.5 3313,-171.5"/>
<text text-anchor="middle" x="3355" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge24" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M3333.37,-163.59C3311.2,-138.05 3277.29,-99 3257.93,-76.7"/>
<polygon fill="black" stroke="black" points="3330.93,-166.11 3340.13,-171.37 3336.21,-161.52 3330.93,-166.11"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge25" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3326.28,-165.6C3316.01,-158.52 3304,-151.43 3292,-147 3211.74,-117.36 3179.1,-157.92 3101,-123 3077.38,-112.44 3055.76,-91.61 3042.28,-76.68"/>
<polygon fill="black" stroke="black" points="3324.3,-168.48 3334.46,-171.48 3328.38,-162.8 3324.3,-168.48"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge26" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3396.1,-166.69C3409.06,-160.09 3423.51,-153.01 3437,-147 3463.99,-134.98 3474.76,-139.9 3499,-123 3517.09,-110.39 3533.21,-90.76 3543.45,-76.66"/>
<polygon fill="black" stroke="black" points="3394.26,-163.71 3386.97,-171.39 3397.46,-169.93 3394.26,-163.71"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge27" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3355.42,-161.23C3355.82,-135.7 3356.4,-98.32 3356.73,-76.7"/>
<polygon fill="black" stroke="black" points="3351.92,-161.32 3355.27,-171.37 3358.92,-161.43 3351.92,-161.32"/>
</g>
<!-- system_cpu2_toL2Bus_mem_side_ports -->
<g id="node53" class="node">
<title>system_cpu2_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3177,-171.5C3177,-171.5 3271,-171.5 3271,-171.5 3277,-171.5 3283,-177.5 3283,-183.5 3283,-183.5 3283,-195.5 3283,-195.5 3283,-201.5 3277,-207.5 3271,-207.5 3271,-207.5 3177,-207.5 3177,-207.5 3171,-207.5 3165,-201.5 3165,-195.5 3165,-195.5 3165,-183.5 3165,-183.5 3165,-177.5 3171,-171.5 3177,-171.5"/>
<text text-anchor="middle" x="3224" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu2_l2cache_cpu_side -->
<g id="node54" class="node">
<title>system_cpu2_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2773.5,-40.5C2773.5,-40.5 2820.5,-40.5 2820.5,-40.5 2826.5,-40.5 2832.5,-46.5 2832.5,-52.5 2832.5,-52.5 2832.5,-64.5 2832.5,-64.5 2832.5,-70.5 2826.5,-76.5 2820.5,-76.5 2820.5,-76.5 2773.5,-76.5 2773.5,-76.5 2767.5,-76.5 2761.5,-70.5 2761.5,-64.5 2761.5,-64.5 2761.5,-52.5 2761.5,-52.5 2761.5,-46.5 2767.5,-40.5 2773.5,-40.5"/>
<text text-anchor="middle" x="2797" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_toL2Bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu2_toL2Bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M3200.92,-171.5C3187.6,-162.61 3170.14,-152.48 3153,-147 3039.51,-110.73 2997.73,-164.38 2886,-123 2862.29,-114.22 2839.16,-97.38 2822.42,-83.25"/>
<polygon fill="black" stroke="black" points="2824.59,-80.5 2814.75,-76.58 2820,-85.78 2824.59,-80.5"/>
</g>
<!-- system_cpu2_l2cache_mem_side -->
<g id="node55" class="node">
<title>system_cpu2_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2675,-40.5C2675,-40.5 2731,-40.5 2731,-40.5 2737,-40.5 2743,-46.5 2743,-52.5 2743,-52.5 2743,-64.5 2743,-64.5 2743,-70.5 2737,-76.5 2731,-76.5 2731,-76.5 2675,-76.5 2675,-76.5 2669,-76.5 2663,-70.5 2663,-64.5 2663,-64.5 2663,-52.5 2663,-52.5 2663,-46.5 2669,-40.5 2675,-40.5"/>
<text text-anchor="middle" x="2703" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node56" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3057.5,-171.5C3057.5,-171.5 3128.5,-171.5 3128.5,-171.5 3134.5,-171.5 3140.5,-177.5 3140.5,-183.5 3140.5,-183.5 3140.5,-195.5 3140.5,-195.5 3140.5,-201.5 3134.5,-207.5 3128.5,-207.5 3128.5,-207.5 3057.5,-207.5 3057.5,-207.5 3051.5,-207.5 3045.5,-201.5 3045.5,-195.5 3045.5,-195.5 3045.5,-183.5 3045.5,-183.5 3045.5,-177.5 3051.5,-171.5 3057.5,-171.5"/>
<text text-anchor="middle" x="3093" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node57" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2940.5,-171.5C2940.5,-171.5 3015.5,-171.5 3015.5,-171.5 3021.5,-171.5 3027.5,-177.5 3027.5,-183.5 3027.5,-183.5 3027.5,-195.5 3027.5,-195.5 3027.5,-201.5 3021.5,-207.5 3015.5,-207.5 3015.5,-207.5 2940.5,-207.5 2940.5,-207.5 2934.5,-207.5 2928.5,-201.5 2928.5,-195.5 2928.5,-195.5 2928.5,-183.5 2928.5,-183.5 2928.5,-177.5 2934.5,-171.5 2940.5,-171.5"/>
<text text-anchor="middle" x="2978" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node58" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2868,-171.5C2868,-171.5 2898,-171.5 2898,-171.5 2904,-171.5 2910,-177.5 2910,-183.5 2910,-183.5 2910,-195.5 2910,-195.5 2910,-201.5 2904,-207.5 2898,-207.5 2898,-207.5 2868,-207.5 2868,-207.5 2862,-207.5 2856,-201.5 2856,-195.5 2856,-195.5 2856,-183.5 2856,-183.5 2856,-177.5 2862,-171.5 2868,-171.5"/>
<text text-anchor="middle" x="2883" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node59" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1319,-171.5C1319,-171.5 1381,-171.5 1381,-171.5 1387,-171.5 1393,-177.5 1393,-183.5 1393,-183.5 1393,-195.5 1393,-195.5 1393,-201.5 1387,-207.5 1381,-207.5 1381,-207.5 1319,-207.5 1319,-207.5 1313,-207.5 1307,-201.5 1307,-195.5 1307,-195.5 1307,-183.5 1307,-183.5 1307,-177.5 1313,-171.5 1319,-171.5"/>
<text text-anchor="middle" x="1350" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node63" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1488.5,-40.5C1488.5,-40.5 1535.5,-40.5 1535.5,-40.5 1541.5,-40.5 1547.5,-46.5 1547.5,-52.5 1547.5,-52.5 1547.5,-64.5 1547.5,-64.5 1547.5,-70.5 1541.5,-76.5 1535.5,-76.5 1535.5,-76.5 1488.5,-76.5 1488.5,-76.5 1482.5,-76.5 1476.5,-70.5 1476.5,-64.5 1476.5,-64.5 1476.5,-52.5 1476.5,-52.5 1476.5,-46.5 1482.5,-40.5 1488.5,-40.5"/>
<text text-anchor="middle" x="1512" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1369.86,-171.34C1378.71,-163.78 1389.3,-154.86 1399,-147 1426.47,-124.75 1458.38,-100.15 1481.26,-82.72"/>
<polygon fill="black" stroke="black" points="1483.42,-85.48 1489.26,-76.64 1479.18,-79.91 1483.42,-85.48"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node60" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1209.5,-171.5C1209.5,-171.5 1276.5,-171.5 1276.5,-171.5 1282.5,-171.5 1288.5,-177.5 1288.5,-183.5 1288.5,-183.5 1288.5,-195.5 1288.5,-195.5 1288.5,-201.5 1282.5,-207.5 1276.5,-207.5 1276.5,-207.5 1209.5,-207.5 1209.5,-207.5 1203.5,-207.5 1197.5,-201.5 1197.5,-195.5 1197.5,-195.5 1197.5,-183.5 1197.5,-183.5 1197.5,-177.5 1203.5,-171.5 1209.5,-171.5"/>
<text text-anchor="middle" x="1243" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node65" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1256.5,-40.5C1256.5,-40.5 1303.5,-40.5 1303.5,-40.5 1309.5,-40.5 1315.5,-46.5 1315.5,-52.5 1315.5,-52.5 1315.5,-64.5 1315.5,-64.5 1315.5,-70.5 1309.5,-76.5 1303.5,-76.5 1303.5,-76.5 1256.5,-76.5 1256.5,-76.5 1250.5,-76.5 1244.5,-70.5 1244.5,-64.5 1244.5,-64.5 1244.5,-52.5 1244.5,-52.5 1244.5,-46.5 1250.5,-40.5 1256.5,-40.5"/>
<text text-anchor="middle" x="1280" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1247.91,-171.37C1254.13,-149.68 1264.92,-112.08 1272.25,-86.51"/>
<polygon fill="black" stroke="black" points="1275.67,-87.28 1275.07,-76.7 1268.94,-85.35 1275.67,-87.28"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node61" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2016,-171.5C2016,-171.5 2046,-171.5 2046,-171.5 2052,-171.5 2058,-177.5 2058,-183.5 2058,-183.5 2058,-195.5 2058,-195.5 2058,-201.5 2052,-207.5 2046,-207.5 2046,-207.5 2016,-207.5 2016,-207.5 2010,-207.5 2004,-201.5 2004,-195.5 2004,-195.5 2004,-183.5 2004,-183.5 2004,-177.5 2010,-171.5 2016,-171.5"/>
<text text-anchor="middle" x="2031" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node67" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1849.5,-40.5C1849.5,-40.5 1896.5,-40.5 1896.5,-40.5 1902.5,-40.5 1908.5,-46.5 1908.5,-52.5 1908.5,-52.5 1908.5,-64.5 1908.5,-64.5 1908.5,-70.5 1902.5,-76.5 1896.5,-76.5 1896.5,-76.5 1849.5,-76.5 1849.5,-76.5 1843.5,-76.5 1837.5,-70.5 1837.5,-64.5 1837.5,-64.5 1837.5,-52.5 1837.5,-52.5 1837.5,-46.5 1843.5,-40.5 1849.5,-40.5"/>
<text text-anchor="middle" x="1873" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2009.01,-171.44C1999.03,-163.83 1987.02,-154.82 1976,-147 1960.32,-135.87 1955.03,-134.99 1940,-123 1924.85,-110.92 1909.07,-96.08 1896.63,-83.79"/>
<polygon fill="black" stroke="black" points="1898.89,-81.11 1889.35,-76.52 1893.95,-86.06 1898.89,-81.11"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node62" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2191,-171.5C2191,-171.5 2221,-171.5 2221,-171.5 2227,-171.5 2233,-177.5 2233,-183.5 2233,-183.5 2233,-195.5 2233,-195.5 2233,-201.5 2227,-207.5 2221,-207.5 2221,-207.5 2191,-207.5 2191,-207.5 2185,-207.5 2179,-201.5 2179,-195.5 2179,-195.5 2179,-183.5 2179,-183.5 2179,-177.5 2185,-171.5 2191,-171.5"/>
<text text-anchor="middle" x="2206" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node69" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2062.5,-40.5C2062.5,-40.5 2109.5,-40.5 2109.5,-40.5 2115.5,-40.5 2121.5,-46.5 2121.5,-52.5 2121.5,-52.5 2121.5,-64.5 2121.5,-64.5 2121.5,-70.5 2115.5,-76.5 2109.5,-76.5 2109.5,-76.5 2062.5,-76.5 2062.5,-76.5 2056.5,-76.5 2050.5,-70.5 2050.5,-64.5 2050.5,-64.5 2050.5,-52.5 2050.5,-52.5 2050.5,-46.5 2056.5,-40.5 2062.5,-40.5"/>
<text text-anchor="middle" x="2086" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2189.26,-171.42C2176.47,-158.29 2158.47,-139.64 2143,-123 2131.28,-110.39 2118.46,-96.15 2107.95,-84.35"/>
<polygon fill="black" stroke="black" points="2110.34,-81.77 2101.08,-76.62 2105.11,-86.42 2110.34,-81.77"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node64" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1578,-40.5C1578,-40.5 1634,-40.5 1634,-40.5 1640,-40.5 1646,-46.5 1646,-52.5 1646,-52.5 1646,-64.5 1646,-64.5 1646,-70.5 1640,-76.5 1634,-76.5 1634,-76.5 1578,-76.5 1578,-76.5 1572,-76.5 1566,-70.5 1566,-64.5 1566,-64.5 1566,-52.5 1566,-52.5 1566,-46.5 1572,-40.5 1578,-40.5"/>
<text text-anchor="middle" x="1606" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node66" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1346,-40.5C1346,-40.5 1402,-40.5 1402,-40.5 1408,-40.5 1414,-46.5 1414,-52.5 1414,-52.5 1414,-64.5 1414,-64.5 1414,-70.5 1408,-76.5 1402,-76.5 1402,-76.5 1346,-76.5 1346,-76.5 1340,-76.5 1334,-70.5 1334,-64.5 1334,-64.5 1334,-52.5 1334,-52.5 1334,-46.5 1340,-40.5 1346,-40.5"/>
<text text-anchor="middle" x="1374" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node68" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1751,-40.5C1751,-40.5 1807,-40.5 1807,-40.5 1813,-40.5 1819,-46.5 1819,-52.5 1819,-52.5 1819,-64.5 1819,-64.5 1819,-70.5 1813,-76.5 1807,-76.5 1807,-76.5 1751,-76.5 1751,-76.5 1745,-76.5 1739,-70.5 1739,-64.5 1739,-64.5 1739,-52.5 1739,-52.5 1739,-46.5 1745,-40.5 1751,-40.5"/>
<text text-anchor="middle" x="1779" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node70" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1964,-40.5C1964,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1964,-76.5 1964,-76.5 1958,-76.5 1952,-70.5 1952,-64.5 1952,-64.5 1952,-52.5 1952,-52.5 1952,-46.5 1958,-40.5 1964,-40.5"/>
<text text-anchor="middle" x="1992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports -->
<g id="node71" class="node">
<title>system_cpu3_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1732,-171.5C1732,-171.5 1816,-171.5 1816,-171.5 1822,-171.5 1828,-177.5 1828,-183.5 1828,-183.5 1828,-195.5 1828,-195.5 1828,-201.5 1822,-207.5 1816,-207.5 1816,-207.5 1732,-207.5 1732,-207.5 1726,-207.5 1720,-201.5 1720,-195.5 1720,-195.5 1720,-183.5 1720,-183.5 1720,-177.5 1726,-171.5 1732,-171.5"/>
<text text-anchor="middle" x="1774" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge33" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M1743.69,-165.23C1710.51,-139.75 1658.07,-99.48 1628.4,-76.7"/>
<polygon fill="black" stroke="black" points="1741.63,-168.06 1751.69,-171.37 1745.89,-162.5 1741.63,-168.06"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge34" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1744.16,-165.63C1733.33,-158.47 1720.63,-151.32 1708,-147 1604.9,-111.72 1566.13,-161 1464,-123 1436.22,-112.66 1409.09,-91.56 1392,-76.53"/>
<polygon fill="black" stroke="black" points="1742.2,-168.53 1752.42,-171.32 1746.17,-162.77 1742.2,-168.53"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1775.06,-161.23C1776.05,-135.7 1777.5,-98.32 1778.33,-76.7"/>
<polygon fill="black" stroke="black" points="1771.55,-161.24 1774.66,-171.37 1778.55,-161.51 1771.55,-161.24"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1804.69,-165.59C1814.63,-158.92 1825.95,-152.07 1837,-147 1872.29,-130.8 1887,-141.75 1921,-123 1942.87,-110.94 1963.64,-91.02 1977,-76.7"/>
<polygon fill="black" stroke="black" points="1802.59,-162.79 1796.36,-171.36 1806.57,-168.55 1802.59,-162.79"/>
</g>
<!-- system_cpu3_toL2Bus_mem_side_ports -->
<g id="node72" class="node">
<title>system_cpu3_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1858,-171.5C1858,-171.5 1952,-171.5 1952,-171.5 1958,-171.5 1964,-177.5 1964,-183.5 1964,-183.5 1964,-195.5 1964,-195.5 1964,-201.5 1958,-207.5 1952,-207.5 1952,-207.5 1858,-207.5 1858,-207.5 1852,-207.5 1846,-201.5 1846,-195.5 1846,-195.5 1846,-183.5 1846,-183.5 1846,-177.5 1852,-171.5 1858,-171.5"/>
<text text-anchor="middle" x="1905" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu3_l2cache_cpu_side -->
<g id="node73" class="node">
<title>system_cpu3_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2167.5,-40.5C2167.5,-40.5 2214.5,-40.5 2214.5,-40.5 2220.5,-40.5 2226.5,-46.5 2226.5,-52.5 2226.5,-52.5 2226.5,-64.5 2226.5,-64.5 2226.5,-70.5 2220.5,-76.5 2214.5,-76.5 2214.5,-76.5 2167.5,-76.5 2167.5,-76.5 2161.5,-76.5 2155.5,-70.5 2155.5,-64.5 2155.5,-64.5 2155.5,-52.5 2155.5,-52.5 2155.5,-46.5 2161.5,-40.5 2167.5,-40.5"/>
<text text-anchor="middle" x="2191" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_toL2Bus_mem_side_ports&#45;&gt;system_cpu3_l2cache_cpu_side -->
<g id="edge37" class="edge">
<title>system_cpu3_toL2Bus_mem_side_ports&#45;&gt;system_cpu3_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M1935.56,-171.35C1951.86,-162.87 1972.53,-153.16 1992,-147 2053.03,-127.7 2077.93,-153.87 2134,-123 2150.29,-114.03 2164.3,-98.59 2174.36,-85.19"/>
<polygon fill="black" stroke="black" points="2177.42,-86.93 2180.39,-76.76 2171.72,-82.86 2177.42,-86.93"/>
</g>
<!-- system_cpu3_l2cache_mem_side -->
<g id="node74" class="node">
<title>system_cpu3_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2257,-40.5C2257,-40.5 2313,-40.5 2313,-40.5 2319,-40.5 2325,-46.5 2325,-52.5 2325,-52.5 2325,-64.5 2325,-64.5 2325,-70.5 2319,-76.5 2313,-76.5 2313,-76.5 2257,-76.5 2257,-76.5 2251,-76.5 2245,-70.5 2245,-64.5 2245,-64.5 2245,-52.5 2245,-52.5 2245,-46.5 2251,-40.5 2257,-40.5"/>
<text text-anchor="middle" x="2285" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node75" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1612.5,-171.5C1612.5,-171.5 1683.5,-171.5 1683.5,-171.5 1689.5,-171.5 1695.5,-177.5 1695.5,-183.5 1695.5,-183.5 1695.5,-195.5 1695.5,-195.5 1695.5,-201.5 1689.5,-207.5 1683.5,-207.5 1683.5,-207.5 1612.5,-207.5 1612.5,-207.5 1606.5,-207.5 1600.5,-201.5 1600.5,-195.5 1600.5,-195.5 1600.5,-183.5 1600.5,-183.5 1600.5,-177.5 1606.5,-171.5 1612.5,-171.5"/>
<text text-anchor="middle" x="1648" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node76" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1495.5,-171.5C1495.5,-171.5 1570.5,-171.5 1570.5,-171.5 1576.5,-171.5 1582.5,-177.5 1582.5,-183.5 1582.5,-183.5 1582.5,-195.5 1582.5,-195.5 1582.5,-201.5 1576.5,-207.5 1570.5,-207.5 1570.5,-207.5 1495.5,-207.5 1495.5,-207.5 1489.5,-207.5 1483.5,-201.5 1483.5,-195.5 1483.5,-195.5 1483.5,-183.5 1483.5,-183.5 1483.5,-177.5 1489.5,-171.5 1495.5,-171.5"/>
<text text-anchor="middle" x="1533" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node77" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1423,-171.5C1423,-171.5 1453,-171.5 1453,-171.5 1459,-171.5 1465,-177.5 1465,-183.5 1465,-183.5 1465,-195.5 1465,-195.5 1465,-201.5 1459,-207.5 1453,-207.5 1453,-207.5 1423,-207.5 1423,-207.5 1417,-207.5 1411,-201.5 1411,-195.5 1411,-195.5 1411,-183.5 1411,-183.5 1411,-177.5 1417,-171.5 1423,-171.5"/>
<text text-anchor="middle" x="1438" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2748.4,-425.12C3033.94,-423.3 4172.88,-414.64 4202,-392 4259.9,-346.98 4261.29,-247.55 4259.3,-207.61"/>
<polygon fill="black" stroke="black" points="2748.19,-421.62 2738.21,-425.18 2748.23,-428.62 2748.19,-421.62"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2638.95,-404.9C2633.02,-402.89 2626.93,-401.17 2621,-400 2606.84,-397.21 554.55,-400.65 543,-392 483.98,-347.81 480.74,-247.9 482,-207.72"/>
<polygon fill="black" stroke="black" points="2638.15,-408.33 2648.75,-408.5 2640.57,-401.76 2638.15,-408.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2748.35,-423.3C2844.15,-419.44 3015.4,-410.09 3037,-392 3093.09,-345.03 3095.58,-247.16 3094.09,-207.62"/>
<polygon fill="black" stroke="black" points="2748.04,-419.81 2738.19,-423.7 2748.32,-426.8 2748.04,-419.81"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2638.72,-404.85C2632.86,-402.87 2626.86,-401.17 2621,-400 2596.13,-395.04 1728.27,-407.25 1708,-392 1649.08,-347.67 1645.79,-247.84 1647.02,-207.7"/>
<polygon fill="black" stroke="black" points="2637.81,-408.24 2648.41,-408.4 2640.22,-401.67 2637.81,-408.24"/>
</g>
<!-- system_l3_mem_side -->
<g id="node81" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2405,-40.5C2405,-40.5 2461,-40.5 2461,-40.5 2467,-40.5 2473,-46.5 2473,-52.5 2473,-52.5 2473,-64.5 2473,-64.5 2473,-70.5 2467,-76.5 2461,-76.5 2461,-76.5 2405,-76.5 2405,-76.5 2399,-76.5 2393,-70.5 2393,-64.5 2393,-64.5 2393,-52.5 2393,-52.5 2393,-46.5 2399,-40.5 2405,-40.5"/>
<text text-anchor="middle" x="2433" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M2638.47,-404.9C2632.69,-402.93 2626.77,-401.22 2621,-400 2606.91,-397.03 2372.02,-402.34 2362,-392 2324.1,-352.91 2343.8,-198.31 2362,-147 2372.07,-118.61 2395.72,-92.71 2412.96,-76.58"/>
<polygon fill="black" stroke="black" points="2637.45,-408.25 2648.04,-408.41 2639.86,-401.68 2637.45,-408.25"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node79" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2506,-408.5C2506,-408.5 2600,-408.5 2600,-408.5 2606,-408.5 2612,-414.5 2612,-420.5 2612,-420.5 2612,-432.5 2612,-432.5 2612,-438.5 2606,-444.5 2600,-444.5 2600,-444.5 2506,-444.5 2506,-444.5 2500,-444.5 2494,-438.5 2494,-432.5 2494,-432.5 2494,-420.5 2494,-420.5 2494,-414.5 2500,-408.5 2506,-408.5"/>
<text text-anchor="middle" x="2553" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2591.52,-408.37C2600.98,-404.92 2611.2,-401.8 2621,-400 2640.98,-396.32 4067.77,-404.23 4084,-392 4138.33,-351.07 4144.8,-262.74 4144.32,-217.86"/>
<polygon fill="black" stroke="black" points="4147.82,-217.62 4144.08,-207.7 4140.82,-217.78 4147.82,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M2591.52,-408.38C2600.98,-404.92 2611.2,-401.81 2621,-400 2640.07,-396.49 4002.32,-404.67 4017,-392 4066.88,-348.96 4060.61,-261.97 4053.48,-217.7"/>
<polygon fill="black" stroke="black" points="4056.89,-216.92 4051.72,-207.67 4050,-218.13 4056.89,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2493.8,-425.53C2154.41,-425.57 469.25,-424.18 427,-392 372.88,-350.79 366.31,-262.59 366.73,-217.8"/>
<polygon fill="black" stroke="black" points="370.23,-217.73 366.95,-207.66 363.23,-217.58 370.23,-217.73"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M2493.95,-425.64C2143.72,-426.37 352.92,-428.3 310,-392 259.45,-349.24 262.85,-262.12 268.47,-217.77"/>
<polygon fill="black" stroke="black" points="271.96,-218.1 269.88,-207.72 265.02,-217.13 271.96,-218.1"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2591.91,-408.39C2601.26,-404.99 2611.35,-401.88 2621,-400 2637.25,-396.83 2905.88,-402.11 2919,-392 2972.89,-350.49 2979.56,-262.42 2979.22,-217.74"/>
<polygon fill="black" stroke="black" points="2982.72,-217.54 2979.02,-207.62 2975.72,-217.69 2982.72,-217.54"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M2591.92,-408.45C2601.27,-405.04 2611.36,-401.92 2621,-400 2633.59,-397.49 2842.4,-400.53 2852,-392 2901.26,-348.24 2895.27,-261.58 2888.34,-217.54"/>
<polygon fill="black" stroke="black" points="2891.77,-216.84 2886.63,-207.57 2884.87,-218.02 2891.77,-216.84"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2493.97,-425.33C2290.33,-424.51 1627.68,-419.71 1592,-392 1538.28,-350.27 1531.53,-262.31 1531.81,-217.69"/>
<polygon fill="black" stroke="black" points="1535.32,-217.65 1532.01,-207.59 1528.32,-217.52 1535.32,-217.65"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M2493.64,-425.7C2273.41,-426.17 1513.82,-425.38 1475,-392 1424.79,-348.84 1428.04,-261.9 1433.55,-217.68"/>
<polygon fill="black" stroke="black" points="1437.03,-218.04 1434.93,-207.66 1430.1,-217.09 1437.03,-218.04"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node84" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M4984,-171.5C4984,-171.5 5014,-171.5 5014,-171.5 5020,-171.5 5026,-177.5 5026,-183.5 5026,-183.5 5026,-195.5 5026,-195.5 5026,-201.5 5020,-207.5 5014,-207.5 5014,-207.5 4984,-207.5 4984,-207.5 4978,-207.5 4972,-201.5 4972,-195.5 4972,-195.5 4972,-183.5 4972,-183.5 4972,-177.5 4978,-171.5 4984,-171.5"/>
<text text-anchor="middle" x="4999" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2591.16,-408.49C2600.72,-404.99 2611.08,-401.82 2621,-400 2636.81,-397.1 4923.06,-401.54 4936,-392 4991.04,-351.39 4999.31,-262.91 4999.75,-217.94"/>
<polygon fill="black" stroke="black" points="5003.25,-217.74 4999.73,-207.75 4996.25,-217.76 5003.25,-217.74"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node80" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2503.5,-40.5C2503.5,-40.5 2550.5,-40.5 2550.5,-40.5 2556.5,-40.5 2562.5,-46.5 2562.5,-52.5 2562.5,-52.5 2562.5,-64.5 2562.5,-64.5 2562.5,-70.5 2556.5,-76.5 2550.5,-76.5 2550.5,-76.5 2503.5,-76.5 2503.5,-76.5 2497.5,-76.5 2491.5,-70.5 2491.5,-64.5 2491.5,-64.5 2491.5,-52.5 2491.5,-52.5 2491.5,-46.5 2497.5,-40.5 2503.5,-40.5"/>
<text text-anchor="middle" x="2527" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node82" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2386,-171.5C2386,-171.5 2470,-171.5 2470,-171.5 2476,-171.5 2482,-177.5 2482,-183.5 2482,-183.5 2482,-195.5 2482,-195.5 2482,-201.5 2476,-207.5 2470,-207.5 2470,-207.5 2386,-207.5 2386,-207.5 2380,-207.5 2374,-201.5 2374,-195.5 2374,-195.5 2374,-183.5 2374,-183.5 2374,-177.5 2380,-171.5 2386,-171.5"/>
<text text-anchor="middle" x="2428" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge52" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M2455.74,-165.38C2466.14,-158.07 2478.49,-150.89 2491,-147 2618.99,-107.24 3565.33,-148.01 3697,-123 3745.69,-113.75 3798.76,-92.08 3832.65,-76.63"/>
<polygon fill="black" stroke="black" points="2453.45,-162.72 2447.49,-171.48 2457.61,-168.34 2453.45,-162.72"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side -->
<g id="edge53" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M2385.42,-167.12C2367.53,-159.23 2346.22,-151.19 2326,-147 2206.94,-122.35 1349.22,-155.3 1232,-123 1198.38,-113.74 1164.15,-92.18 1142.53,-76.76"/>
<polygon fill="black" stroke="black" points="2384.42,-170.52 2394.97,-171.47 2387.32,-164.14 2384.42,-170.52"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side -->
<g id="edge54" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M2458.69,-165.59C2468.63,-158.92 2479.95,-152.07 2491,-147 2526.29,-130.8 2538.79,-137.02 2575,-123 2609.47,-109.65 2647.17,-90.33 2672.67,-76.51"/>
<polygon fill="black" stroke="black" points="2456.59,-162.79 2450.36,-171.36 2460.57,-168.55 2456.59,-162.79"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu3_l2cache_mem_side -->
<g id="edge55" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu3_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M2401.48,-164.58C2373.2,-139.07 2329.11,-99.29 2304.07,-76.7"/>
<polygon fill="black" stroke="black" points="2399.24,-167.27 2409.01,-171.37 2403.93,-162.07 2399.24,-167.27"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node83" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2512,-171.5C2512,-171.5 2606,-171.5 2606,-171.5 2612,-171.5 2618,-177.5 2618,-183.5 2618,-183.5 2618,-195.5 2618,-195.5 2618,-201.5 2612,-207.5 2606,-207.5 2606,-207.5 2512,-207.5 2512,-207.5 2506,-207.5 2500,-201.5 2500,-195.5 2500,-195.5 2500,-183.5 2500,-183.5 2500,-177.5 2506,-171.5 2512,-171.5"/>
<text text-anchor="middle" x="2559" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge56" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M2554.75,-171.37C2549.37,-149.68 2540.04,-112.08 2533.7,-86.51"/>
<polygon fill="black" stroke="black" points="2537.07,-85.56 2531.27,-76.7 2530.28,-87.25 2537.07,-85.56"/>
</g>
</g>
</svg>
