# ex7

对于这段verilog代码,

```v
module ext_sram (
    input wire clk,
    input wire [6:0] iaddr,
    input wire [7:0] idata,
    input wire ilb_n, iub_n, ioe_n, ice_n, iwe_n,
    output reg [7:0] odata,
    output reg [3:0] led
);

reg [7:0] sram_dq [63:0];
reg [3:0] read_addr = 4'd0;
integer count = 0;
reg [7:0] mif_data [15:0] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

assign sram_lb_n = ilb_n;
assign sram_ub_n = iub_n;
assign sram_oe_n = ioe_n;
assign sram_ce_n = ice_n;
assign sram_we_n = iwe_n;

always @(posedge sram_ce_n or negedge sram_lb_n or negedge sram_ub_n) begin
    if (!sram_ce_n && !sram_lb_n && !sram_ub_n) begin
        odata <= sram_dq[iaddr];
    end
end

always @(posedge sram_we_n) begin
    if (!sram_we_n) begin
        sram_dq[iaddr] <= idata;
    end
end

initial begin
    $readmemh("ram_init.mif", sram_dq);
end

always @ (posedge clk) begin
    if (count == 50000000) begin
        read_addr <= read_addr + 1;
        if (read_addr == 4'd16) begin
            read_addr <= 4'd0;
        end
        led <= sram_dq[read_addr];
        count <= 0;
    end else begin
        count <= count + 1;
    end
end

endmodule
```

遇到了以下报错，请给出修改建议

* Error (10673): SystemVerilog error at ext_sram.v(13): assignments to unpacked arrays must be aggregate expressions
* Error (10257): Verilog HDL error at ext_sram.v(13): unsized constants are not allowed in concatenations
* Error: Can't elaborate top-level user hierarchy
* Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings
