<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/dc_fifo.v"
   type="VERILOG"
   library="dc_fifo"
   hasInlineConfiguration="true" />
 <topLevel name="dc_fifo.dc_fifo" />
 <deviceFamily name="arria10" />
</simPackage>
