(peripheral
    ; signature: c10da5d2e77ab7c3
    (group-name FSMC)
    (address-block
        (offset 0x0)
        (size 0x400)
        (usage registers)
    )
    (description "Flexible memory controller")
    (register
        (name BCR1)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0x30d0)
        (description "SRAM/NOR-Flash chip-select control register 1")
        (field
            (name CCLKEN)
            (bit-offset 20)
            (bit-width 1)
            (description "CCLKEN")
        )
        (field
            (name CBURSTRW)
            (bit-offset 19)
            (bit-width 1)
            (description "CBURSTRW")
        )
        (field
            (name ASYNCWAIT)
            (bit-offset 15)
            (bit-width 1)
            (description "ASYNCWAIT")
        )
        (field
            (name EXTMOD)
            (bit-offset 14)
            (bit-width 1)
            (description "EXTMOD")
        )
        (field
            (name WAITEN)
            (bit-offset 13)
            (bit-width 1)
            (description "WAITEN")
        )
        (field
            (name WREN)
            (bit-offset 12)
            (bit-width 1)
            (description "WREN")
        )
        (field
            (name WAITCFG)
            (bit-offset 11)
            (bit-width 1)
            (description "WAITCFG")
        )
        (field
            (name WAITPOL)
            (bit-offset 9)
            (bit-width 1)
            (description "WAITPOL")
        )
        (field
            (name BURSTEN)
            (bit-offset 8)
            (bit-width 1)
            (description "BURSTEN")
        )
        (field
            (name FACCEN)
            (bit-offset 6)
            (bit-width 1)
            (description "FACCEN")
        )
        (field
            (name MWID)
            (bit-offset 4)
            (bit-width 2)
            (description "MWID")
        )
        (field
            (name MTYP)
            (bit-offset 2)
            (bit-width 2)
            (description "MTYP")
        )
        (field
            (name MUXEN)
            (bit-offset 1)
            (bit-width 1)
            (description "MUXEN")
        )
        (field
            (name MBKEN)
            (bit-offset 0)
            (bit-width 1)
            (description "MBKEN")
        )
    )
    (register
        (name BTR1)
        (offset 0x4)
        (size 0x20)
        (access read-write)
        (reset-value 0xffffffff)
        (description "SRAM/NOR-Flash chip-select timing register 1")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name BUSTURN)
            (bit-offset 16)
            (bit-width 4)
            (description "BUSTURN")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name BCR2)
        (offset 0x8)
        (size 0x20)
        (access read-write)
        (reset-value 0x30d0)
        (description "SRAM/NOR-Flash chip-select control register 2")
        (field
            (name CBURSTRW)
            (bit-offset 19)
            (bit-width 1)
            (description "CBURSTRW")
        )
        (field
            (name ASYNCWAIT)
            (bit-offset 15)
            (bit-width 1)
            (description "ASYNCWAIT")
        )
        (field
            (name EXTMOD)
            (bit-offset 14)
            (bit-width 1)
            (description "EXTMOD")
        )
        (field
            (name WAITEN)
            (bit-offset 13)
            (bit-width 1)
            (description "WAITEN")
        )
        (field
            (name WREN)
            (bit-offset 12)
            (bit-width 1)
            (description "WREN")
        )
        (field
            (name WAITCFG)
            (bit-offset 11)
            (bit-width 1)
            (description "WAITCFG")
        )
        (field
            (name WRAPMOD)
            (bit-offset 10)
            (bit-width 1)
            (description "WRAPMOD")
        )
        (field
            (name WAITPOL)
            (bit-offset 9)
            (bit-width 1)
            (description "WAITPOL")
        )
        (field
            (name BURSTEN)
            (bit-offset 8)
            (bit-width 1)
            (description "BURSTEN")
        )
        (field
            (name FACCEN)
            (bit-offset 6)
            (bit-width 1)
            (description "FACCEN")
        )
        (field
            (name MWID)
            (bit-offset 4)
            (bit-width 2)
            (description "MWID")
        )
        (field
            (name MTYP)
            (bit-offset 2)
            (bit-width 2)
            (description "MTYP")
        )
        (field
            (name MUXEN)
            (bit-offset 1)
            (bit-width 1)
            (description "MUXEN")
        )
        (field
            (name MBKEN)
            (bit-offset 0)
            (bit-width 1)
            (description "MBKEN")
        )
    )
    (register
        (name BTR2)
        (offset 0xc)
        (size 0x20)
        (access read-write)
        (reset-value 0xffffffff)
        (description "SRAM/NOR-Flash chip-select timing register 2")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name BUSTURN)
            (bit-offset 16)
            (bit-width 4)
            (description "BUSTURN")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name BCR3)
        (offset 0x10)
        (size 0x20)
        (access read-write)
        (reset-value 0x30d0)
        (description "SRAM/NOR-Flash chip-select control register 3")
        (field
            (name CBURSTRW)
            (bit-offset 19)
            (bit-width 1)
            (description "CBURSTRW")
        )
        (field
            (name ASYNCWAIT)
            (bit-offset 15)
            (bit-width 1)
            (description "ASYNCWAIT")
        )
        (field
            (name EXTMOD)
            (bit-offset 14)
            (bit-width 1)
            (description "EXTMOD")
        )
        (field
            (name WAITEN)
            (bit-offset 13)
            (bit-width 1)
            (description "WAITEN")
        )
        (field
            (name WREN)
            (bit-offset 12)
            (bit-width 1)
            (description "WREN")
        )
        (field
            (name WAITCFG)
            (bit-offset 11)
            (bit-width 1)
            (description "WAITCFG")
        )
        (field
            (name WRAPMOD)
            (bit-offset 10)
            (bit-width 1)
            (description "WRAPMOD")
        )
        (field
            (name WAITPOL)
            (bit-offset 9)
            (bit-width 1)
            (description "WAITPOL")
        )
        (field
            (name BURSTEN)
            (bit-offset 8)
            (bit-width 1)
            (description "BURSTEN")
        )
        (field
            (name FACCEN)
            (bit-offset 6)
            (bit-width 1)
            (description "FACCEN")
        )
        (field
            (name MWID)
            (bit-offset 4)
            (bit-width 2)
            (description "MWID")
        )
        (field
            (name MTYP)
            (bit-offset 2)
            (bit-width 2)
            (description "MTYP")
        )
        (field
            (name MUXEN)
            (bit-offset 1)
            (bit-width 1)
            (description "MUXEN")
        )
        (field
            (name MBKEN)
            (bit-offset 0)
            (bit-width 1)
            (description "MBKEN")
        )
    )
    (register
        (name BTR3)
        (offset 0x14)
        (size 0x20)
        (access read-write)
        (reset-value 0xffffffff)
        (description "SRAM/NOR-Flash chip-select timing register 3")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name BUSTURN)
            (bit-offset 16)
            (bit-width 4)
            (description "BUSTURN")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name BCR4)
        (offset 0x18)
        (size 0x20)
        (access read-write)
        (reset-value 0x30d0)
        (description "SRAM/NOR-Flash chip-select control register 4")
        (field
            (name CBURSTRW)
            (bit-offset 19)
            (bit-width 1)
            (description "CBURSTRW")
        )
        (field
            (name ASYNCWAIT)
            (bit-offset 15)
            (bit-width 1)
            (description "ASYNCWAIT")
        )
        (field
            (name EXTMOD)
            (bit-offset 14)
            (bit-width 1)
            (description "EXTMOD")
        )
        (field
            (name WAITEN)
            (bit-offset 13)
            (bit-width 1)
            (description "WAITEN")
        )
        (field
            (name WREN)
            (bit-offset 12)
            (bit-width 1)
            (description "WREN")
        )
        (field
            (name WAITCFG)
            (bit-offset 11)
            (bit-width 1)
            (description "WAITCFG")
        )
        (field
            (name WRAPMOD)
            (bit-offset 10)
            (bit-width 1)
            (description "WRAPMOD")
        )
        (field
            (name WAITPOL)
            (bit-offset 9)
            (bit-width 1)
            (description "WAITPOL")
        )
        (field
            (name BURSTEN)
            (bit-offset 8)
            (bit-width 1)
            (description "BURSTEN")
        )
        (field
            (name FACCEN)
            (bit-offset 6)
            (bit-width 1)
            (description "FACCEN")
        )
        (field
            (name MWID)
            (bit-offset 4)
            (bit-width 2)
            (description "MWID")
        )
        (field
            (name MTYP)
            (bit-offset 2)
            (bit-width 2)
            (description "MTYP")
        )
        (field
            (name MUXEN)
            (bit-offset 1)
            (bit-width 1)
            (description "MUXEN")
        )
        (field
            (name MBKEN)
            (bit-offset 0)
            (bit-width 1)
            (description "MBKEN")
        )
    )
    (register
        (name BTR4)
        (offset 0x1c)
        (size 0x20)
        (access read-write)
        (reset-value 0xffffffff)
        (description "SRAM/NOR-Flash chip-select timing register 4")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name BUSTURN)
            (bit-offset 16)
            (bit-width 4)
            (description "BUSTURN")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name PCR2)
        (offset 0x60)
        (size 0x20)
        (access read-write)
        (reset-value 0x18)
        (description "PC Card/NAND Flash control register 2")
        (field
            (name ECCPS)
            (bit-offset 17)
            (bit-width 3)
            (description "ECCPS")
        )
        (field
            (name TAR)
            (bit-offset 13)
            (bit-width 4)
            (description "TAR")
        )
        (field
            (name TCLR)
            (bit-offset 9)
            (bit-width 4)
            (description "TCLR")
        )
        (field
            (name ECCEN)
            (bit-offset 6)
            (bit-width 1)
            (description "ECCEN")
        )
        (field
            (name PWID)
            (bit-offset 4)
            (bit-width 2)
            (description "PWID")
        )
        (field
            (name PTYP)
            (bit-offset 3)
            (bit-width 1)
            (description "PTYP")
        )
        (field
            (name PBKEN)
            (bit-offset 2)
            (bit-width 1)
            (description "PBKEN")
        )
        (field
            (name PWAITEN)
            (bit-offset 1)
            (bit-width 1)
            (description "PWAITEN")
        )
    )
    (register
        (name SR2)
        (offset 0x64)
        (size 0x20)
        (reset-value 0x40)
        (description "FIFO status and interrupt register 2")
        (field
            (name FEMPT)
            (bit-offset 6)
            (bit-width 1)
            (access read-only)
            (description "FEMPT")
        )
        (field
            (name IFEN)
            (bit-offset 5)
            (bit-width 1)
            (access read-write)
            (description "IFEN")
        )
        (field
            (name ILEN)
            (bit-offset 4)
            (bit-width 1)
            (access read-write)
            (description "ILEN")
        )
        (field
            (name IREN)
            (bit-offset 3)
            (bit-width 1)
            (access read-write)
            (description "IREN")
        )
        (field
            (name IFS)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "IFS")
        )
        (field
            (name ILS)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "ILS")
        )
        (field
            (name IRS)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "IRS")
        )
    )
    (register
        (name PMEM2)
        (offset 0x68)
        (size 0x20)
        (access read-write)
        (reset-value 0xfcfcfcfc)
        (description "Common memory space timing register 2")
        (field
            (name MEMHIZX)
            (bit-offset 24)
            (bit-width 8)
            (description "MEMHIZx")
        )
        (field
            (name MEMHOLDX)
            (bit-offset 16)
            (bit-width 8)
            (description "MEMHOLDx")
        )
        (field
            (name MEMWAITX)
            (bit-offset 8)
            (bit-width 8)
            (description "MEMWAITx")
        )
        (field
            (name MEMSETX)
            (bit-offset 0)
            (bit-width 8)
            (description "MEMSETx")
        )
    )
    (register
        (name PATT2)
        (offset 0x6c)
        (size 0x20)
        (access read-write)
        (reset-value 0xfcfcfcfc)
        (description "Attribute memory space timing register 2")
        (field
            (name ATTHIZX)
            (bit-offset 24)
            (bit-width 8)
            (description "ATTHIZx")
        )
        (field
            (name ATTHOLDX)
            (bit-offset 16)
            (bit-width 8)
            (description "ATTHOLDx")
        )
        (field
            (name ATTWAITX)
            (bit-offset 8)
            (bit-width 8)
            (description "ATTWAITx")
        )
        (field
            (name ATTSETX)
            (bit-offset 0)
            (bit-width 8)
            (description "ATTSETx")
        )
    )
    (register
        (name ECCR2)
        (offset 0x74)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "ECC result register 2")
        (field
            (name ECCX)
            (bit-offset 0)
            (bit-width 32)
            (description "ECCx")
        )
    )
    (register
        (name PCR3)
        (offset 0x80)
        (size 0x20)
        (access read-write)
        (reset-value 0x18)
        (description "PC Card/NAND Flash control register 3")
        (field
            (name ECCPS)
            (bit-offset 17)
            (bit-width 3)
            (description "ECCPS")
        )
        (field
            (name TAR)
            (bit-offset 13)
            (bit-width 4)
            (description "TAR")
        )
        (field
            (name TCLR)
            (bit-offset 9)
            (bit-width 4)
            (description "TCLR")
        )
        (field
            (name ECCEN)
            (bit-offset 6)
            (bit-width 1)
            (description "ECCEN")
        )
        (field
            (name PWID)
            (bit-offset 4)
            (bit-width 2)
            (description "PWID")
        )
        (field
            (name PTYP)
            (bit-offset 3)
            (bit-width 1)
            (description "PTYP")
        )
        (field
            (name PBKEN)
            (bit-offset 2)
            (bit-width 1)
            (description "PBKEN")
        )
        (field
            (name PWAITEN)
            (bit-offset 1)
            (bit-width 1)
            (description "PWAITEN")
        )
    )
    (register
        (name SR3)
        (offset 0x84)
        (size 0x20)
        (reset-value 0x40)
        (description "FIFO status and interrupt register 3")
        (field
            (name FEMPT)
            (bit-offset 6)
            (bit-width 1)
            (access read-only)
            (description "FEMPT")
        )
        (field
            (name IFEN)
            (bit-offset 5)
            (bit-width 1)
            (access read-write)
            (description "IFEN")
        )
        (field
            (name ILEN)
            (bit-offset 4)
            (bit-width 1)
            (access read-write)
            (description "ILEN")
        )
        (field
            (name IREN)
            (bit-offset 3)
            (bit-width 1)
            (access read-write)
            (description "IREN")
        )
        (field
            (name IFS)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "IFS")
        )
        (field
            (name ILS)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "ILS")
        )
        (field
            (name IRS)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "IRS")
        )
    )
    (register
        (name PMEM3)
        (offset 0x88)
        (size 0x20)
        (access read-write)
        (reset-value 0xfcfcfcfc)
        (description "Common memory space timing register 3")
        (field
            (name MEMHIZX)
            (bit-offset 24)
            (bit-width 8)
            (description "MEMHIZx")
        )
        (field
            (name MEMHOLDX)
            (bit-offset 16)
            (bit-width 8)
            (description "MEMHOLDx")
        )
        (field
            (name MEMWAITX)
            (bit-offset 8)
            (bit-width 8)
            (description "MEMWAITx")
        )
        (field
            (name MEMSETX)
            (bit-offset 0)
            (bit-width 8)
            (description "MEMSETx")
        )
    )
    (register
        (name PATT3)
        (offset 0x8c)
        (size 0x20)
        (access read-write)
        (reset-value 0xfcfcfcfc)
        (description "Attribute memory space timing register 3")
        (field
            (name ATTHIZX)
            (bit-offset 24)
            (bit-width 8)
            (description "ATTHIZx")
        )
        (field
            (name ATTHOLDX)
            (bit-offset 16)
            (bit-width 8)
            (description "ATTHOLDx")
        )
        (field
            (name ATTWAITX)
            (bit-offset 8)
            (bit-width 8)
            (description "ATTWAITx")
        )
        (field
            (name ATTSETX)
            (bit-offset 0)
            (bit-width 8)
            (description "ATTSETx")
        )
    )
    (register
        (name ECCR3)
        (offset 0x94)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "ECC result register 3")
        (field
            (name ECCX)
            (bit-offset 0)
            (bit-width 32)
            (description "ECCx")
        )
    )
    (register
        (name PCR4)
        (offset 0xa0)
        (size 0x20)
        (access read-write)
        (reset-value 0x18)
        (description "PC Card/NAND Flash control register 4")
        (field
            (name ECCPS)
            (bit-offset 17)
            (bit-width 3)
            (description "ECCPS")
        )
        (field
            (name TAR)
            (bit-offset 13)
            (bit-width 4)
            (description "TAR")
        )
        (field
            (name TCLR)
            (bit-offset 9)
            (bit-width 4)
            (description "TCLR")
        )
        (field
            (name ECCEN)
            (bit-offset 6)
            (bit-width 1)
            (description "ECCEN")
        )
        (field
            (name PWID)
            (bit-offset 4)
            (bit-width 2)
            (description "PWID")
        )
        (field
            (name PTYP)
            (bit-offset 3)
            (bit-width 1)
            (description "PTYP")
        )
        (field
            (name PBKEN)
            (bit-offset 2)
            (bit-width 1)
            (description "PBKEN")
        )
        (field
            (name PWAITEN)
            (bit-offset 1)
            (bit-width 1)
            (description "PWAITEN")
        )
    )
    (register
        (name SR4)
        (offset 0xa4)
        (size 0x20)
        (reset-value 0x40)
        (description "FIFO status and interrupt register 4")
        (field
            (name FEMPT)
            (bit-offset 6)
            (bit-width 1)
            (access read-only)
            (description "FEMPT")
        )
        (field
            (name IFEN)
            (bit-offset 5)
            (bit-width 1)
            (access read-write)
            (description "IFEN")
        )
        (field
            (name ILEN)
            (bit-offset 4)
            (bit-width 1)
            (access read-write)
            (description "ILEN")
        )
        (field
            (name IREN)
            (bit-offset 3)
            (bit-width 1)
            (access read-write)
            (description "IREN")
        )
        (field
            (name IFS)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "IFS")
        )
        (field
            (name ILS)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "ILS")
        )
        (field
            (name IRS)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "IRS")
        )
    )
    (register
        (name PMEM4)
        (offset 0xa8)
        (size 0x20)
        (access read-write)
        (reset-value 0xfcfcfcfc)
        (description "Common memory space timing register 4")
        (field
            (name MEMHIZX)
            (bit-offset 24)
            (bit-width 8)
            (description "MEMHIZx")
        )
        (field
            (name MEMHOLDX)
            (bit-offset 16)
            (bit-width 8)
            (description "MEMHOLDx")
        )
        (field
            (name MEMWAITX)
            (bit-offset 8)
            (bit-width 8)
            (description "MEMWAITx")
        )
        (field
            (name MEMSETX)
            (bit-offset 0)
            (bit-width 8)
            (description "MEMSETx")
        )
    )
    (register
        (name PATT4)
        (offset 0xac)
        (size 0x20)
        (access read-write)
        (reset-value 0xfcfcfcfc)
        (description "Attribute memory space timing register 4")
        (field
            (name ATTHIZX)
            (bit-offset 24)
            (bit-width 8)
            (description "ATTHIZx")
        )
        (field
            (name ATTHOLDX)
            (bit-offset 16)
            (bit-width 8)
            (description "ATTHOLDx")
        )
        (field
            (name ATTWAITX)
            (bit-offset 8)
            (bit-width 8)
            (description "ATTWAITx")
        )
        (field
            (name ATTSETX)
            (bit-offset 0)
            (bit-width 8)
            (description "ATTSETx")
        )
    )
    (register
        (name PIO4)
        (offset 0xb0)
        (size 0x20)
        (access read-write)
        (reset-value 0xfcfcfcfc)
        (description "I/O space timing register 4")
        (field
            (name IOHIZX)
            (bit-offset 24)
            (bit-width 8)
            (description "IOHIZx")
        )
        (field
            (name IOHOLDX)
            (bit-offset 16)
            (bit-width 8)
            (description "IOHOLDx")
        )
        (field
            (name IOWAITX)
            (bit-offset 8)
            (bit-width 8)
            (description "IOWAITx")
        )
        (field
            (name IOSETX)
            (bit-offset 0)
            (bit-width 8)
            (description "IOSETx")
        )
    )
    (register
        (name BWTR1)
        (offset 0x104)
        (size 0x20)
        (access read-write)
        (reset-value 0xfffffff)
        (description "SRAM/NOR-Flash write timing registers 1")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name BWTR2)
        (offset 0x10c)
        (size 0x20)
        (access read-write)
        (reset-value 0xfffffff)
        (description "SRAM/NOR-Flash write timing registers 2")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name BWTR3)
        (offset 0x104)
        (size 0x20)
        (access read-write)
        (reset-value 0xfffffff)
        (description "SRAM/NOR-Flash write timing registers 3")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name BWTR4)
        (offset 0x10c)
        (size 0x20)
        (access read-write)
        (reset-value 0xfffffff)
        (description "SRAM/NOR-Flash write timing registers 4")
        (field
            (name ACCMOD)
            (bit-offset 28)
            (bit-width 2)
            (description "ACCMOD")
        )
        (field
            (name DATLAT)
            (bit-offset 24)
            (bit-width 4)
            (description "DATLAT")
        )
        (field
            (name CLKDIV)
            (bit-offset 20)
            (bit-width 4)
            (description "CLKDIV")
        )
        (field
            (name DATAST)
            (bit-offset 8)
            (bit-width 8)
            (description "DATAST")
        )
        (field
            (name ADDHLD)
            (bit-offset 4)
            (bit-width 4)
            (description "ADDHLD")
        )
        (field
            (name ADDSET)
            (bit-offset 0)
            (bit-width 4)
            (description "ADDSET")
        )
    )
    (register
        (name SDCR1)
        (offset 0x140)
        (size 0x20)
        (access read-write)
        (reset-value 0x2d0)
        (description "SDRAM Control Register 1")
        (field
            (name NC)
            (bit-offset 0)
            (bit-width 2)
            (description "Number of column address bits")
        )
        (field
            (name NR)
            (bit-offset 2)
            (bit-width 2)
            (description "Number of row address bits")
        )
        (field
            (name MWID)
            (bit-offset 4)
            (bit-width 2)
            (description "Memory data bus width")
        )
        (field
            (name NB)
            (bit-offset 6)
            (bit-width 1)
            (description "Number of internal banks")
        )
        (field
            (name CAS)
            (bit-offset 7)
            (bit-width 2)
            (description "CAS latency")
        )
        (field
            (name WP)
            (bit-offset 9)
            (bit-width 1)
            (description "Write protection")
        )
        (field
            (name SDCLK)
            (bit-offset 10)
            (bit-width 2)
            (description "SDRAM clock configuration")
        )
        (field
            (name RBURST)
            (bit-offset 12)
            (bit-width 1)
            (description "Burst read")
        )
        (field
            (name RPIPE)
            (bit-offset 13)
            (bit-width 2)
            (description "Read pipe")
        )
    )
    (register
        (name SDCR2)
        (offset 0x144)
        (size 0x20)
        (access read-write)
        (reset-value 0x2d0)
        (description "SDRAM Control Register 2")
        (field
            (name NC)
            (bit-offset 0)
            (bit-width 2)
            (description "Number of column address bits")
        )
        (field
            (name NR)
            (bit-offset 2)
            (bit-width 2)
            (description "Number of row address bits")
        )
        (field
            (name MWID)
            (bit-offset 4)
            (bit-width 2)
            (description "Memory data bus width")
        )
        (field
            (name NB)
            (bit-offset 6)
            (bit-width 1)
            (description "Number of internal banks")
        )
        (field
            (name CAS)
            (bit-offset 7)
            (bit-width 2)
            (description "CAS latency")
        )
        (field
            (name WP)
            (bit-offset 9)
            (bit-width 1)
            (description "Write protection")
        )
        (field
            (name SDCLK)
            (bit-offset 10)
            (bit-width 2)
            (description "SDRAM clock configuration")
        )
        (field
            (name RBURST)
            (bit-offset 12)
            (bit-width 1)
            (description "Burst read")
        )
        (field
            (name RPIPE)
            (bit-offset 13)
            (bit-width 2)
            (description "Read pipe")
        )
    )
    (register
        (name SDTR1)
        (offset 0x148)
        (size 0x20)
        (access read-write)
        (reset-value 0xfffffff)
        (description "SDRAM Timing register 1")
        (field
            (name TMRD)
            (bit-offset 0)
            (bit-width 4)
            (description "Load Mode Register to Active")
        )
        (field
            (name TXSR)
            (bit-offset 4)
            (bit-width 4)
            (description "Exit self-refresh delay")
        )
        (field
            (name TRAS)
            (bit-offset 8)
            (bit-width 4)
            (description "Self refresh time")
        )
        (field
            (name TRC)
            (bit-offset 12)
            (bit-width 4)
            (description "Row cycle delay")
        )
        (field
            (name TWR)
            (bit-offset 16)
            (bit-width 4)
            (description "Recovery delay")
        )
        (field
            (name TRP)
            (bit-offset 20)
            (bit-width 4)
            (description "Row precharge delay")
        )
        (field
            (name TRCD)
            (bit-offset 24)
            (bit-width 4)
            (description "Row to column delay")
        )
    )
    (register
        (name SDTR2)
        (offset 0x14c)
        (size 0x20)
        (access read-write)
        (reset-value 0xfffffff)
        (description "SDRAM Timing register 2")
        (field
            (name TMRD)
            (bit-offset 0)
            (bit-width 4)
            (description "Load Mode Register to Active")
        )
        (field
            (name TXSR)
            (bit-offset 4)
            (bit-width 4)
            (description "Exit self-refresh delay")
        )
        (field
            (name TRAS)
            (bit-offset 8)
            (bit-width 4)
            (description "Self refresh time")
        )
        (field
            (name TRC)
            (bit-offset 12)
            (bit-width 4)
            (description "Row cycle delay")
        )
        (field
            (name TWR)
            (bit-offset 16)
            (bit-width 4)
            (description "Recovery delay")
        )
        (field
            (name TRP)
            (bit-offset 20)
            (bit-width 4)
            (description "Row precharge delay")
        )
        (field
            (name TRCD)
            (bit-offset 24)
            (bit-width 4)
            (description "Row to column delay")
        )
    )
    (register
        (name SDCMR)
        (offset 0x150)
        (size 0x20)
        (reset-value 0x0)
        (description "SDRAM Command Mode register")
        (field
            (name MODE)
            (bit-offset 0)
            (bit-width 3)
            (access write-only)
            (description "Command mode")
        )
        (field
            (name CTB2)
            (bit-offset 3)
            (bit-width 1)
            (access write-only)
            (description "Command target bank 2")
        )
        (field
            (name CTB1)
            (bit-offset 4)
            (bit-width 1)
            (access write-only)
            (description "Command target bank 1")
        )
        (field
            (name NRFS)
            (bit-offset 5)
            (bit-width 4)
            (access read-write)
            (description "Number of Auto-refresh")
        )
        (field
            (name MRD)
            (bit-offset 9)
            (bit-width 13)
            (access read-write)
            (description "Mode Register definition")
        )
    )
    (register
        (name SDRTR)
        (offset 0x154)
        (size 0x20)
        (reset-value 0x0)
        (description "SDRAM Refresh Timer register")
        (field
            (name CRE)
            (bit-offset 0)
            (bit-width 1)
            (access write-only)
            (description "Clear Refresh error flag")
        )
        (field
            (name COUNT)
            (bit-offset 1)
            (bit-width 13)
            (access read-write)
            (description "Refresh Timer Count")
        )
        (field
            (name REIE)
            (bit-offset 14)
            (bit-width 1)
            (access read-write)
            (description "RES Interrupt Enable")
        )
    )
    (register
        (name SDSR)
        (offset 0x158)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "SDRAM Status register")
        (field
            (name RE)
            (bit-offset 0)
            (bit-width 1)
            (description "Refresh error flag")
        )
        (field
            (name MODES1)
            (bit-offset 1)
            (bit-width 2)
            (description "Status Mode for Bank 1")
        )
        (field
            (name MODES2)
            (bit-offset 3)
            (bit-width 2)
            (description "Status Mode for Bank 2")
        )
        (field
            (name BUSY)
            (bit-offset 5)
            (bit-width 1)
            (description "Busy status")
        )
    )
)
