Warning: DC is only available in Tcl and XG mode. The -tcl_mode and -xg_mode options are no longer required.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# EECS627 Lab 1
# 8-bit multiplier
# TCL script for Design Compiler
# Load common variables, artisan standard cells
source -verbose "common.syn.tcl"
/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/
/usr/caen/synopsys-synth-2022.03-SP3
. /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/ /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn
* typical.db dw_foundation.sldb
typical.db
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
1
1
# Set top level name
set top_level "POOL_BIAS_ACT"
POOL_BIAS_ACT
# Read verilog files
read_file -f sverilog [list "../../sys_defs.svh"  \
			  "../verilog/POOL_BIAS_ACT.v" "../verilog/CMP.v" "../verilog/divider_pipe.v" "../verilog/pool_avg.v" "../verilog/pool_max.v" "../verilog/POOLING_top.v" "../verilog/ReLU.v"]
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/CMP.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOLING_top.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/CMP.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:135: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:137: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:140: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:141: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:142: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:143: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:144: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:148: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:149: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:150: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:151: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:152: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:153: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:155: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:156: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:157: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:158: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:159: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:160: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOLING_top.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v:24: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v:27: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v:28: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:52: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:53: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:54: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:55: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v:81: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine BIAS_STAGE line 78 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pk_out_reg      | Flip-flop |  84   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:47: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:65: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:141: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:142: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:157: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v:158: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine divider_pipe line 128 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/divider_pipe.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| avgpool_out_pk_reg  | Flip-flop |  165  |  Y  | N  | N  | N  | N  | N  | N  |
|      sign_reg       | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|   divider_reg_reg   | Flip-flop |  240  |  Y  | N  | N  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |  345  |  Y  | N  | N  | N  | N  | N  | N  |
|    quot_reg_reg     | Flip-flop |  240  |  Y  | N  | N  | N  | N  | N  | N  |
|    state_reg_reg    | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|    bias_reg_reg     | Flip-flop |  240  |  Y  | N  | N  | N  | N  | N  | N  |
|    if_stage_reg     | Flip-flop |  45   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:62: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:87: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:91: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:95: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:103: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:106: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:108: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v:77: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 76 in file
	'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            77            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine pool_avg_st1 line 101 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_avg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| avgpool_div_pk_reg  | Flip-flop |  53   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_old_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:25: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:51: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:59: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:72: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:75: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:76: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:85: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v:41: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 39 in file
	'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine pool_max line 70 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/pool_max.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| maxpool_out_pk_reg  | Flip-flop |  165  |  Y  | N  | N  | N  | N  | N  | N  |
|    data_old_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOLING_top.v:26: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOLING_top.v:28: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOLING_top.v:47: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOLING_top.v:50: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v:17: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v:19: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v:23: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine ReLU line 21 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/ReLU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   relu_out_pk_reg   | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.db:POOL_BIAS_ACT'
Loaded 9 designs.
Current design is 'POOL_BIAS_ACT'.
POOL_BIAS_ACT BIAS_STAGE CMP divider_pipe pool_avg pool_avg_st1 pool_max POOLING_top ReLU
list_designs
BIAS_STAGE              POOL_BIAS_ACT (*)       pool_avg
CMP                     ReLU                    pool_avg_st1
POOLING_top             divider_pipe            pool_max
1
current_design $top_level
Current design is 'POOL_BIAS_ACT'.
{POOL_BIAS_ACT}
# Clock period
set clk_period 2
2
set clk_uncertainty 0.1
0.1
set clk_transition 0.1
0.1
#Create real clock if clock port is found
if {[sizeof_collection [get_ports clk]] > 0} {
  set clk_name "clk"
  set clk_port "clk"
  #If no waveform is specified, 50% duty cycle is assumed
  create_clock -name $clk_name -period $clk_period [get_ports $clk_port] 
  set_drive 0 [get_clocks $clk_name] 
}
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#If not real clock then create virtual clock
if {[sizeof_collection [get_ports clk]] == 0} {
  set clk_name "vclk"
  create_clock -name $clk_name -period $clk_period 
}
set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#Propagated clock used for gated clocks only
#set_propagated_clock [get_clocks $clk_name]
set_clock_transition $clk_transition [get_clocks $clk_name]
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_operating_conditions "typical" -library "typical" 
Using operating conditions 'typical' found in library 'typical'.
1
set_wire_load_model -name "ibm13_wl10" -library "typical" 
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_wire_load_mode "segmented" 
1
set typical_input_delay 0.100
0.100
set typical_output_delay 0.100
0.100
set typical_wire_load 0.010 
0.010
# Link the design
link

  Linking design 'POOL_BIAS_ACT'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.db, etc
  typical (library)           /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db
  dw_foundation.sldb (library) /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
0
# Set maximum fanout of gates
set_max_fanout 16 $top_level 
1
# Configure the clock network
set_fix_hold [all_clocks] 
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_dont_touch_network $clk_port 
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set delays: Input, Output
set_driving_cell -lib_cell INVX2TR [all_inputs]
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[if_pool]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][3][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[data][0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[valid][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[valid][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[valid][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[valid][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[AVG_NUM][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[pool_op_mode]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[pool_state][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[pool_state][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[if_bias]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][3][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[bias][0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[if_act]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_in[if_LSTM]'. (UID-401)
1
set_input_delay $typical_input_delay [all_inputs] -clock $clk_name 
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
remove_input_delay -clock $clk_name [find port $clk_port]
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay $typical_output_delay [all_outputs] -clock $clk_name 
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set loading of outputs 
set_load $typical_wire_load [all_outputs] 
1
# Verify the design
check_design
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Thu Feb 23 23:16:38 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     68
    Multiply driven inputs (LINT-6)                                 4
    Unconnected ports (LINT-28)                                    64

Tristate                                                          298
    A tristate bus has a non tri-state driver (LINT-34)           298
--------------------------------------------------------------------------------

Warning: In design 'POOL_BIAS_ACT', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'POOL_BIAS_ACT', input port 'reset' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'pool_avg', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'pool_avg', input port 'reset' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][4][0]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][3][0]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][12]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][11]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][10]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][9]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][8]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][7]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][6]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'ReLU', port 'relu_in_pk[data][1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[if_LSTM]' has non three-state driver 'POOLING_TOP0/C522/Z_0'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[if_act]' has non three-state driver 'POOLING_TOP0/C522/Z_1'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][0]' has non three-state driver 'POOLING_TOP0/C522/Z_2'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][1]' has non three-state driver 'POOLING_TOP0/C522/Z_3'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][2]' has non three-state driver 'POOLING_TOP0/C522/Z_4'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][3]' has non three-state driver 'POOLING_TOP0/C522/Z_5'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][4]' has non three-state driver 'POOLING_TOP0/C522/Z_6'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][5]' has non three-state driver 'POOLING_TOP0/C522/Z_7'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][6]' has non three-state driver 'POOLING_TOP0/C522/Z_8'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][7]' has non three-state driver 'POOLING_TOP0/C522/Z_9'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][8]' has non three-state driver 'POOLING_TOP0/C522/Z_10'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][9]' has non three-state driver 'POOLING_TOP0/C522/Z_11'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][10]' has non three-state driver 'POOLING_TOP0/C522/Z_12'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][11]' has non three-state driver 'POOLING_TOP0/C522/Z_13'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][12]' has non three-state driver 'POOLING_TOP0/C522/Z_14'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][13]' has non three-state driver 'POOLING_TOP0/C522/Z_15'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][14]' has non three-state driver 'POOLING_TOP0/C522/Z_16'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][0][15]' has non three-state driver 'POOLING_TOP0/C522/Z_17'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][0]' has non three-state driver 'POOLING_TOP0/C522/Z_18'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][1]' has non three-state driver 'POOLING_TOP0/C522/Z_19'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][2]' has non three-state driver 'POOLING_TOP0/C522/Z_20'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][3]' has non three-state driver 'POOLING_TOP0/C522/Z_21'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][4]' has non three-state driver 'POOLING_TOP0/C522/Z_22'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][5]' has non three-state driver 'POOLING_TOP0/C522/Z_23'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][6]' has non three-state driver 'POOLING_TOP0/C522/Z_24'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][7]' has non three-state driver 'POOLING_TOP0/C522/Z_25'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][8]' has non three-state driver 'POOLING_TOP0/C522/Z_26'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][9]' has non three-state driver 'POOLING_TOP0/C522/Z_27'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][10]' has non three-state driver 'POOLING_TOP0/C522/Z_28'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][11]' has non three-state driver 'POOLING_TOP0/C522/Z_29'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][12]' has non three-state driver 'POOLING_TOP0/C522/Z_30'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][13]' has non three-state driver 'POOLING_TOP0/C522/Z_31'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][14]' has non three-state driver 'POOLING_TOP0/C522/Z_32'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][1][15]' has non three-state driver 'POOLING_TOP0/C522/Z_33'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][0]' has non three-state driver 'POOLING_TOP0/C522/Z_34'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][1]' has non three-state driver 'POOLING_TOP0/C522/Z_35'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][2]' has non three-state driver 'POOLING_TOP0/C522/Z_36'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][3]' has non three-state driver 'POOLING_TOP0/C522/Z_37'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][4]' has non three-state driver 'POOLING_TOP0/C522/Z_38'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][5]' has non three-state driver 'POOLING_TOP0/C522/Z_39'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][6]' has non three-state driver 'POOLING_TOP0/C522/Z_40'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][7]' has non three-state driver 'POOLING_TOP0/C522/Z_41'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][8]' has non three-state driver 'POOLING_TOP0/C522/Z_42'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][9]' has non three-state driver 'POOLING_TOP0/C522/Z_43'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][10]' has non three-state driver 'POOLING_TOP0/C522/Z_44'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][11]' has non three-state driver 'POOLING_TOP0/C522/Z_45'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][12]' has non three-state driver 'POOLING_TOP0/C522/Z_46'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][13]' has non three-state driver 'POOLING_TOP0/C522/Z_47'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][14]' has non three-state driver 'POOLING_TOP0/C522/Z_48'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][2][15]' has non three-state driver 'POOLING_TOP0/C522/Z_49'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][0]' has non three-state driver 'POOLING_TOP0/C522/Z_50'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][1]' has non three-state driver 'POOLING_TOP0/C522/Z_51'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][2]' has non three-state driver 'POOLING_TOP0/C522/Z_52'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][3]' has non three-state driver 'POOLING_TOP0/C522/Z_53'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][4]' has non three-state driver 'POOLING_TOP0/C522/Z_54'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][5]' has non three-state driver 'POOLING_TOP0/C522/Z_55'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][6]' has non three-state driver 'POOLING_TOP0/C522/Z_56'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][7]' has non three-state driver 'POOLING_TOP0/C522/Z_57'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][8]' has non three-state driver 'POOLING_TOP0/C522/Z_58'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][9]' has non three-state driver 'POOLING_TOP0/C522/Z_59'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][10]' has non three-state driver 'POOLING_TOP0/C522/Z_60'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][11]' has non three-state driver 'POOLING_TOP0/C522/Z_61'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][12]' has non three-state driver 'POOLING_TOP0/C522/Z_62'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][13]' has non three-state driver 'POOLING_TOP0/C522/Z_63'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][14]' has non three-state driver 'POOLING_TOP0/C522/Z_64'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][3][15]' has non three-state driver 'POOLING_TOP0/C522/Z_65'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][0]' has non three-state driver 'POOLING_TOP0/C522/Z_66'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][1]' has non three-state driver 'POOLING_TOP0/C522/Z_67'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][2]' has non three-state driver 'POOLING_TOP0/C522/Z_68'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][3]' has non three-state driver 'POOLING_TOP0/C522/Z_69'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][4]' has non three-state driver 'POOLING_TOP0/C522/Z_70'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][5]' has non three-state driver 'POOLING_TOP0/C522/Z_71'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][6]' has non three-state driver 'POOLING_TOP0/C522/Z_72'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][7]' has non three-state driver 'POOLING_TOP0/C522/Z_73'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][8]' has non three-state driver 'POOLING_TOP0/C522/Z_74'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][9]' has non three-state driver 'POOLING_TOP0/C522/Z_75'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][10]' has non three-state driver 'POOLING_TOP0/C522/Z_76'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][11]' has non three-state driver 'POOLING_TOP0/C522/Z_77'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][12]' has non three-state driver 'POOLING_TOP0/C522/Z_78'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][13]' has non three-state driver 'POOLING_TOP0/C522/Z_79'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][14]' has non three-state driver 'POOLING_TOP0/C522/Z_80'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[bias][4][15]' has non three-state driver 'POOLING_TOP0/C522/Z_81'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][0]' has non three-state driver 'POOLING_TOP0/C522/Z_82'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][1]' has non three-state driver 'POOLING_TOP0/C522/Z_83'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][2]' has non three-state driver 'POOLING_TOP0/C522/Z_84'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][3]' has non three-state driver 'POOLING_TOP0/C522/Z_85'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][4]' has non three-state driver 'POOLING_TOP0/C522/Z_86'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][5]' has non three-state driver 'POOLING_TOP0/C522/Z_87'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][6]' has non three-state driver 'POOLING_TOP0/C522/Z_88'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][7]' has non three-state driver 'POOLING_TOP0/C522/Z_89'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][8]' has non three-state driver 'POOLING_TOP0/C522/Z_90'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][9]' has non three-state driver 'POOLING_TOP0/C522/Z_91'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][10]' has non three-state driver 'POOLING_TOP0/C522/Z_92'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][11]' has non three-state driver 'POOLING_TOP0/C522/Z_93'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][12]' has non three-state driver 'POOLING_TOP0/C522/Z_94'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][13]' has non three-state driver 'POOLING_TOP0/C522/Z_95'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][14]' has non three-state driver 'POOLING_TOP0/C522/Z_96'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][0][15]' has non three-state driver 'POOLING_TOP0/C522/Z_97'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][0]' has non three-state driver 'POOLING_TOP0/C522/Z_98'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][1]' has non three-state driver 'POOLING_TOP0/C522/Z_99'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][2]' has non three-state driver 'POOLING_TOP0/C522/Z_100'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][3]' has non three-state driver 'POOLING_TOP0/C522/Z_101'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][4]' has non three-state driver 'POOLING_TOP0/C522/Z_102'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][5]' has non three-state driver 'POOLING_TOP0/C522/Z_103'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][6]' has non three-state driver 'POOLING_TOP0/C522/Z_104'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][7]' has non three-state driver 'POOLING_TOP0/C522/Z_105'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][8]' has non three-state driver 'POOLING_TOP0/C522/Z_106'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][9]' has non three-state driver 'POOLING_TOP0/C522/Z_107'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][10]' has non three-state driver 'POOLING_TOP0/C522/Z_108'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][11]' has non three-state driver 'POOLING_TOP0/C522/Z_109'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][12]' has non three-state driver 'POOLING_TOP0/C522/Z_110'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][13]' has non three-state driver 'POOLING_TOP0/C522/Z_111'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][14]' has non three-state driver 'POOLING_TOP0/C522/Z_112'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][1][15]' has non three-state driver 'POOLING_TOP0/C522/Z_113'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][0]' has non three-state driver 'POOLING_TOP0/C522/Z_114'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][1]' has non three-state driver 'POOLING_TOP0/C522/Z_115'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][2]' has non three-state driver 'POOLING_TOP0/C522/Z_116'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][3]' has non three-state driver 'POOLING_TOP0/C522/Z_117'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][4]' has non three-state driver 'POOLING_TOP0/C522/Z_118'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][5]' has non three-state driver 'POOLING_TOP0/C522/Z_119'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][6]' has non three-state driver 'POOLING_TOP0/C522/Z_120'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][7]' has non three-state driver 'POOLING_TOP0/C522/Z_121'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][8]' has non three-state driver 'POOLING_TOP0/C522/Z_122'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][9]' has non three-state driver 'POOLING_TOP0/C522/Z_123'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][10]' has non three-state driver 'POOLING_TOP0/C522/Z_124'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][11]' has non three-state driver 'POOLING_TOP0/C522/Z_125'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][12]' has non three-state driver 'POOLING_TOP0/C522/Z_126'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][13]' has non three-state driver 'POOLING_TOP0/C522/Z_127'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][14]' has non three-state driver 'POOLING_TOP0/C522/Z_128'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][2][15]' has non three-state driver 'POOLING_TOP0/C522/Z_129'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][0]' has non three-state driver 'POOLING_TOP0/C522/Z_130'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][1]' has non three-state driver 'POOLING_TOP0/C522/Z_131'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][2]' has non three-state driver 'POOLING_TOP0/C522/Z_132'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][3]' has non three-state driver 'POOLING_TOP0/C522/Z_133'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][4]' has non three-state driver 'POOLING_TOP0/C522/Z_134'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][5]' has non three-state driver 'POOLING_TOP0/C522/Z_135'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][6]' has non three-state driver 'POOLING_TOP0/C522/Z_136'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][7]' has non three-state driver 'POOLING_TOP0/C522/Z_137'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][8]' has non three-state driver 'POOLING_TOP0/C522/Z_138'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][9]' has non three-state driver 'POOLING_TOP0/C522/Z_139'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][10]' has non three-state driver 'POOLING_TOP0/C522/Z_140'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][11]' has non three-state driver 'POOLING_TOP0/C522/Z_141'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][12]' has non three-state driver 'POOLING_TOP0/C522/Z_142'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][13]' has non three-state driver 'POOLING_TOP0/C522/Z_143'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][14]' has non three-state driver 'POOLING_TOP0/C522/Z_144'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][3][15]' has non three-state driver 'POOLING_TOP0/C522/Z_145'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][0]' has non three-state driver 'POOLING_TOP0/C522/Z_146'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][1]' has non three-state driver 'POOLING_TOP0/C522/Z_147'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][2]' has non three-state driver 'POOLING_TOP0/C522/Z_148'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][3]' has non three-state driver 'POOLING_TOP0/C522/Z_149'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][4]' has non three-state driver 'POOLING_TOP0/C522/Z_150'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][5]' has non three-state driver 'POOLING_TOP0/C522/Z_151'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][6]' has non three-state driver 'POOLING_TOP0/C522/Z_152'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][7]' has non three-state driver 'POOLING_TOP0/C522/Z_153'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][8]' has non three-state driver 'POOLING_TOP0/C522/Z_154'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][9]' has non three-state driver 'POOLING_TOP0/C522/Z_155'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][10]' has non three-state driver 'POOLING_TOP0/C522/Z_156'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][11]' has non three-state driver 'POOLING_TOP0/C522/Z_157'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][12]' has non three-state driver 'POOLING_TOP0/C522/Z_158'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][13]' has non three-state driver 'POOLING_TOP0/C522/Z_159'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][14]' has non three-state driver 'POOLING_TOP0/C522/Z_160'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[data][4][15]' has non three-state driver 'POOLING_TOP0/C522/Z_161'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[if_bias]' has non three-state driver 'POOLING_TOP0/C522/Z_162'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[pool_state][0]' has non three-state driver 'POOLING_TOP0/C522/Z_163'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'pool_out_pk[pool_state][1]' has non three-state driver 'POOLING_TOP0/C522/Z_164'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[if_LSTM]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[if_LSTM]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[if_act]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[if_act]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[if_bias]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[if_bias]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[bias][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[bias][15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[AVG_NUM][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[AVG_NUM][15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[data][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[data][15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[pool_state][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[pool_state][0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/avgpool_div_pk[pool_state][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/avgpool_div_pk_reg[pool_state][1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[0]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[1]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[2]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[3]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[4]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[5]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[6]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[7]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[8]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[9]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[10]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[11]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[12]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[13]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[14]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old[15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_old_reg[15]/Q'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_0'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_1'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_2'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_3'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_4'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_5'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_6'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_7'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_8'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_9'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_10'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_11'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_12'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_13'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_14'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[3][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C250/Z_15'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_0'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_1'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_2'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_3'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_4'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_5'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_6'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_7'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_8'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_9'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_10'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_11'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_12'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_13'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_14'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[2][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C249/Z_15'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_0'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_1'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_2'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_3'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_4'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_5'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_6'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_7'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_8'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_9'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_10'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_11'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_12'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_13'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_14'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[1][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C248/Z_15'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][0]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_0'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][1]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_1'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][2]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_2'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][3]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_3'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][4]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_4'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][5]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_5'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][6]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_6'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][7]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_7'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][8]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_8'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][9]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_9'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][10]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_10'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][11]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_11'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][12]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_12'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][13]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_13'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][14]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_14'. (LINT-34)
Warning: In design 'POOL_BIAS_ACT', three-state bus 'POOLING_TOP0/pool_avg0/pool_avg_st10/data_in_int[0][15]' has non three-state driver 'POOLING_TOP0/pool_avg0/pool_avg_st10/C247/Z_15'. (LINT-34)
1
# Uniquify repeated modules
uniquify
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 4 instances of design 'CMP'. (OPT-1056)
1
#ungroup
compile_ultra
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Analyzing: "/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 428                                    |
| Number of User Hierarchies                              | 9                                      |
| Sequential Cell Count                                   | 268                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 78                                     |
| Number of Dont Touch Nets                               | 6                                      |
| Number of Size Only Cells                               | 20                                     |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 366 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'POOL_BIAS_ACT'

Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Loaded alib file './alib-52/typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy POOLING_TOP0/pool_max0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy POOLING_TOP0/pool_max0/COMPARATOR_TREE[0].CMP0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy POOLING_TOP0/pool_max0/CMP1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy POOLING_TOP0/pool_max0/COMPARATOR_TREE[2].CMP0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy POOLING_TOP0/pool_max0/COMPARATOR_TREE[1].CMP0 before Pass 1 (OPT-776)
Information: Ungrouping 5 of 10 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'POOLING_top'
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[data][4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'pool_max0/maxpool_out_pk_reg[bias][4][0]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'POOLING_top'.
Information: Added key list 'DesignWare' to design 'POOLING_top'. (DDB-72)
  Processing 'pool_avg_st1'
  Processing 'POOL_BIAS_ACT'
  Processing 'pool_avg'
  Processing 'ReLU'
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:23   28895.0      0.89      28.4      54.0                           1289417.1250      0.00  
    0:00:23   28876.3      0.89      28.4      59.0                           1288701.1250      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:23   28876.3      0.89      28.4      59.0                           1288701.1250      0.00  
    0:00:23   28876.3      0.89      28.4      59.0                           1288701.1250      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:24   17919.4      1.23      41.2      64.9                           611387.8750      0.00  
    0:00:31   19779.8      0.85      29.4      65.7                           703808.1250      0.00  
    0:00:31   19779.8      0.85      29.4      65.7                           703808.1250      0.00  
    0:00:31   19797.1      0.85      29.5      65.7                           704600.0000      0.00  
    0:00:32   19797.1      0.85      29.5      65.7                           704600.0000      0.00  
    0:00:32   19797.1      0.85      29.5      65.7                           704600.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:32   19527.8      0.85      29.2      65.7                           688851.3125      0.00  
    0:00:33   19545.1      0.85      29.0      65.7                           689819.2500      0.00  
    0:00:33   19545.1      0.85      29.0      65.7                           689819.2500      0.00  
    0:00:33   19697.8      0.85      26.6      65.7                           694638.3125      0.00  
    0:00:33   19697.8      0.85      26.6      65.7                           694638.3125      0.00  
    0:00:37   20708.6      0.82      25.7      65.7                           742792.1875      0.00  
    0:00:37   20708.6      0.82      25.7      65.7                           742792.1875      0.00  
    0:00:37   20777.8      0.79      24.9      65.7                           747606.8125      0.00  
    0:00:37   20777.8      0.79      24.9      65.7                           747606.8125      0.00  
    0:00:56   21757.0      0.75      23.8      66.7                           804451.5000      0.00  
    0:00:56   21757.0      0.75      23.8      66.7                           804451.5000      0.00  
    0:01:00   21985.9      0.72      22.6      69.7                           818418.6250      0.00  
    0:01:00   21985.9      0.72      22.6      69.7                           818418.6250      0.00  
    0:01:13   22622.4      0.74      23.2      69.7                           853081.8125      0.00  
    0:01:13   22622.4      0.74      23.2      69.7                           853081.8125      0.00  
    0:01:18   22727.5      0.69      21.6      69.7                           860282.0625      0.00  
    0:01:18   22727.5      0.69      21.6      69.7                           860282.0625      0.00  
    0:01:24   22858.6      0.67      21.2      67.7                           869118.0625      0.00  
    0:01:24   22858.6      0.67      21.2      67.7                           869118.0625      0.00  
    0:01:28   22968.0      0.67      21.0      69.7                           875956.5625      0.00  
    0:01:28   22968.0      0.67      21.0      69.7                           875956.5625      0.00  
    0:01:39   23058.7      0.66      20.6      70.7                           879861.6875      0.00  


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:39   23058.7      0.66      20.6      70.7                           879861.6875      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:40   22959.4      0.62      21.4       0.0 POOLING_TOP0/pool_max0/data_old_reg[9]/D 876793.5000      0.00  
    0:01:40   22857.1      0.62      21.3       0.0                           871658.8125      0.00  
    0:01:49   22861.4      0.62      21.3       0.0                           871809.5000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:49   22861.4      0.62      21.3       0.0                           871809.5000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:01:51   21433.0      0.65      25.8       0.0 POOLING_TOP0/pool_max0/data_old_reg[10]/D 781649.1250      0.00  
    0:01:52   21509.3      0.63      25.3       0.0                           784984.3125      0.00  
    0:02:02   21577.0      0.65      26.8       0.0                           790378.6250      0.00  
    0:02:02   21577.0      0.65      26.8       0.0                           790378.6250      0.00  
    0:02:03   21951.4      0.65      19.7       0.0                           814803.2500      0.00  
    0:02:03   21951.4      0.65      19.7       0.0                           814803.2500      0.00  
    0:02:14   22609.4      0.65      19.9       0.0                           844409.0625      0.00  
    0:02:14   22609.4      0.65      19.9       0.0                           844409.0625      0.00  
    0:02:14   22708.8      0.64      19.8       0.0                           851302.3750      0.00  
    0:02:14   22708.8      0.64      19.8       0.0                           851302.3750      0.00  
    0:02:34   23264.6      0.70      21.9       0.0                           866873.2500      0.00  
    0:02:34   23264.6      0.70      21.9       0.0                           866873.2500      0.00  
    0:02:39   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:39   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:47   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:47   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:50   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:50   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:56   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:56   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:58   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:02:58   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:03:04   23333.8      0.62      19.5       3.0                           871347.3750      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:03:04   23333.8      0.62      19.5       3.0                           871347.3750      0.00  
    0:03:05   22242.2      0.63      19.6       3.0                           817701.3750      0.00  
    0:03:05   22295.5      0.59      18.7       0.0                           827105.0000      0.00  
    0:03:05   22295.5      0.59      18.7       0.0                           827105.0000      0.00  
    0:03:06   22354.6      0.59      18.7       0.0                           832273.6250      0.00  
    0:03:06   22102.6      0.59      18.7       0.0                           814913.5625      0.00  
    0:03:11   22164.5      0.61      19.1       0.0                           816812.5000      0.00  
    0:03:11   22164.5      0.61      19.1       0.0                           816812.5000      0.00  
    0:03:12   22164.5      0.61      19.1       0.0                           816812.5000      0.00  
    0:03:12   22164.5      0.61      19.1       0.0                           816812.5000      0.00  
    0:03:12   22164.5      0.61      19.1       0.0                           816812.5000      0.00  
    0:03:12   21121.9      0.60      19.0       0.0                           747115.0000      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#set_optimize_registers -sync_transform multiclass -async_transform multiclass
# Synthesize the design
compile -map_effort medium
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Information: Performing power optimization. (PWR-850)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1612                                   |
| Number of User Hierarchies                              | 4                                      |
| Sequential Cell Count                                   | 236                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 5                                      |
| Number of Size Only Cells                               | 80                                     |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 431 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


  Loading target library 'typical'
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ReLU'
  Processing 'pool_avg_st1'
  Processing 'pool_avg'
  Processing 'POOLING_top'
  Processing 'POOL_BIAS_ACT'
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:16   31775.0      1.56      49.1      59.0                           1540459.8750      0.00  
    0:00:16   31129.9      1.60      50.3      59.0                           1507621.1250      0.00  
    0:00:16   31129.9      1.60      50.3      59.0                           1507621.1250      0.00  
    0:00:16   31129.9      1.60      50.3      59.0                           1507621.1250      0.00  
    0:00:16   31129.9      1.60      50.3      59.0                           1507621.1250      0.00  
    0:00:18   22291.2      1.93      62.2      59.0                           844216.3125      0.00  
    0:00:18   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:18   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:18   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:18   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:19   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:19   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:19   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:19   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:19   22292.6      1.88      60.8      59.0                           843367.3125      0.00  
    0:00:19   22299.8      1.86      60.5      59.0                           843879.3125      0.00  
    0:00:19   22311.4      1.86      59.1      59.0                           845718.4375      0.00  
    0:00:19   22311.4      1.86      59.1      59.0                           845718.4375      0.00  
    0:00:19   22311.4      1.86      59.1      59.0                           845718.4375      0.00  
    0:00:19   22311.4      1.86      59.1      59.0                           845718.4375      0.00  
    0:00:19   22314.2      1.85      57.5      51.0                           846316.5000      0.00  
    0:00:19   22314.2      1.85      57.5      51.0                           846316.5000      0.00  
    0:00:19   22314.2      1.85      57.5      51.0                           846316.5000      0.00  
    0:00:19   22314.2      1.85      57.5      51.0                           846316.5000      0.00  
    0:00:19   22511.5      1.62      50.3      51.0                           865757.5625      0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:19   22511.5      1.62      50.3      51.0                           865757.5625      0.00  
    0:00:19   22587.8      1.58      49.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 870279.4375      0.00  
    0:00:19   22589.3      1.57      49.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 870958.7500      0.00  
    0:00:20   22708.8      1.55      49.5      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 877703.9375      0.00  
    0:00:20   22782.2      1.55      48.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 881039.3750      0.00  
    0:00:20   22822.6      1.53      47.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 882518.5625      0.00  
    0:00:20   23034.2      1.50      46.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][3]/D 898469.7500      0.00  
    0:00:20   23319.4      1.45      45.3      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 914766.1875      0.00  
    0:00:20   23453.3      1.43      45.0      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 924306.5625      0.00  
    0:00:20   23443.2      1.42      44.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 921643.7500      0.00  
    0:00:20   23453.3      1.40      44.0      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 923407.1875      0.00  
    0:00:20   23575.7      1.38      43.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 932670.2500      0.00  
    0:00:20   23665.0      1.36      42.6      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 941076.6250      0.00  
    0:00:21   23731.2      1.34      41.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][8]/D 945785.5000      0.00  
    0:00:21   23891.0      1.31      41.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 953376.6250      0.00  
    0:00:21   23993.3      1.28      40.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 960481.0000      0.00  
    0:00:21   24125.8      1.27      39.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 971347.0000      0.00  
    0:00:21   24192.0      1.26      39.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 973184.6250      0.00  
    0:00:21   24163.2      1.24      38.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 972313.6250      0.00  
    0:00:21   24259.7      1.23      38.6      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 978845.3125      0.00  
    0:00:21   24314.4      1.22      38.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 982939.8750      0.00  
    0:00:22   24346.1      1.21      38.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 985928.8125      0.00  
    0:00:22   24396.5      1.19      37.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 990614.0000      0.00  
    0:00:22   24387.8      1.18      36.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 988355.5000      0.00  
    0:00:22   24537.6      1.17      36.5      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 999206.3125      0.00  
    0:00:22   24639.8      1.15      36.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1006242.3750      0.00  
    0:00:22   24742.1      1.14      35.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1015631.0625      0.00  
    0:00:22   24727.7      1.14      35.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1013304.1875      0.00  
    0:00:23   24750.7      1.14      35.6      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1014285.7500      0.00  
    0:00:23   24733.4      1.14      35.5      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1012589.7500      0.00  
    0:00:23   24770.9      1.13      35.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1015748.0625      0.00  
    0:00:23   24789.6      1.13      35.3      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1015016.3125      0.00  
    0:00:23   24841.4      1.12      35.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1018613.0625      0.00  
    0:00:23   24878.9      1.12      35.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1021181.5625      0.00  
    0:00:23   24955.2      1.12      35.0      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1026587.0000      0.00  
    0:00:23   24965.3      1.11      34.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1029179.1250      0.00  
    0:00:24   24986.9      1.11      34.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1029797.4375      0.00  
    0:00:24   25035.8      1.10      34.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1033735.4375      0.00  
    0:00:24   25053.1      1.09      34.3      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1035328.3750      0.00  
    0:00:24   25044.5      1.09      34.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1034525.6875      0.00  
    0:00:24   25048.8      1.08      33.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1035114.7500      0.00  
    0:00:24   25097.8      1.08      33.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1038829.1875      0.00  
    0:00:24   25126.6      1.07      33.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1041009.9375      0.00  
    0:00:24   25110.7      1.07      33.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1039765.1875      0.00  
    0:00:24   25177.0      1.07      33.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1044225.4375      0.00  
    0:00:24   25197.1      1.06      33.3      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1044236.1250      0.00  
    0:00:25   25261.9      1.05      32.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1050334.3750      0.00  
    0:00:25   25335.4      1.05      32.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1055706.0000      0.00  
    0:00:25   25336.8      1.05      32.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1055915.1250      0.00  
    0:00:25   25394.4      1.04      32.6      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1063810.3750      0.00  
    0:00:25   25433.3      1.03      32.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1065030.8750      0.00  
    0:00:25   25490.9      1.03      32.3      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1069638.2500      0.00  
    0:00:25   25544.2      1.03      32.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1074048.1250      0.00  
    0:00:25   25597.4      1.02      32.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1077874.1250      0.00  
    0:00:25   25656.5      1.02      32.0      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1083041.2500      0.00  
    0:00:25   25683.8      1.02      31.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1084884.3750      0.00  
    0:00:25   25702.6      1.02      31.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1084882.0000      0.00  
    0:00:25   25705.4      1.01      31.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1085372.6250      0.00  
    0:00:25   25803.4      1.01      31.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1091748.8750      0.00  
    0:00:26   25830.7      1.01      31.7      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1092490.6250      0.00  
    0:00:26   25855.2      1.00      31.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1093270.0000      0.00  
    0:00:26   25858.1      1.00      31.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1093505.5000      0.00  
    0:00:26   25863.8      1.00      31.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1093822.0000      0.00  
    0:00:26   25897.0      1.00      31.5      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 1095047.1250      0.00  
    0:00:27   25918.6      1.00      31.5      51.0                           1094516.7500      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:30   25729.9      1.00      31.3      51.0                           1082996.6250      0.00  
    0:00:30   25344.0      1.04      32.2      54.0                           1063534.7500      0.00  
    0:00:30   25344.0      1.04      32.2      54.0                           1063534.7500      0.00  
    0:00:30   25344.0      1.04      32.2      54.0                           1063534.7500      0.00  
    0:00:30   25344.0      1.04      32.2      54.0                           1063534.7500      0.00  
    0:00:31   21139.2      1.25      65.7      51.0                           810269.7500      0.00  
    0:00:31   20711.5      1.25      65.4      51.0                           775847.3125      0.00  
    0:00:31   20617.9      1.25      64.9      51.0                           767138.6875      0.00  
    0:00:31   20543.0      1.25      61.8      51.0                           760634.6875      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:31   20535.8      1.25      61.8      51.0                           759966.1250      0.00  
    0:00:32   20620.8      0.98      53.8      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 768571.0000      0.00  
    0:00:32   20875.7      0.97      53.4      51.0                           780869.0625      0.00  
    0:00:32   20908.8      0.96      53.3      51.0                           782256.0000      0.00  
    0:00:32   20913.1      0.95      53.2      51.0                           780848.6875      0.00  
    0:00:32   20914.6      0.95      53.1      51.0                           780894.6250      0.00  
    0:00:33   20962.1      0.93      52.4      51.0                           784827.8125      0.00  
    0:00:33   21057.1      0.91      51.6      51.0                           793042.8125      0.00  
    0:00:33   21049.9      0.91      51.5      51.0                           793062.3750      0.00  
    0:00:33   21038.4      0.91      51.2      69.2                           788593.3125      0.00  
    0:00:33   21401.3      0.91      38.4      69.2                           809269.6250      0.00  
    0:00:33   21515.0      0.90      38.4      69.2                           814146.0625      0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:33   21515.0      0.90      38.4      69.2                           814146.0625      0.00  
    0:00:34   21562.6      0.89      38.2      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 816468.5625      0.00  
    0:00:34   21559.7      0.88      38.0      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 815181.6875      0.00  
    0:00:34   21525.1      0.88      37.9      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 812660.2500      0.00  
    0:00:34   21525.1      0.88      37.9      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 813220.9375      0.00  
    0:00:34   21548.2      0.88      37.8      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 813557.8125      0.00  
    0:00:34   21597.1      0.87      37.7      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][13]/D 817196.8750      0.00  
    0:00:34   21617.3      0.86      36.9      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][1]/D 819561.6250      0.00  
    0:00:35   21621.6      0.85      36.9      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][1]/D 820916.4375      0.00  
    0:00:35   21640.3      0.84      36.7      69.2 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][1]/D 822257.7500      0.00  
    0:00:35   21679.2      0.81      36.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][5]/D 826309.3750      0.00  
    0:00:35   21651.8      0.81      35.9      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][5]/D 824680.2500      0.00  
    0:00:35   21637.4      0.80      35.6      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][5]/D 824624.8125      0.00  
    0:00:35   21634.6      0.80      35.6      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][5]/D 824653.6875      0.00  
    0:00:35   21634.6      0.80      35.6      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][5]/D 824653.6875      0.00  
    0:00:36   21625.9      0.80      35.6      51.0 POOLING_TOP0/pool_max0/data_old_reg[0]/D 824331.3750      0.00  
    0:00:36   21628.8      0.80      35.6      51.0 POOLING_TOP0/pool_max0/data_old_reg[0]/D 824735.8125      0.00  
    0:00:36   21649.0      0.79      35.5      51.0 POOLING_TOP0/pool_max0/data_old_reg[10]/D 826556.1250      0.00  
    0:00:36   21637.4      0.79      35.5      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 825814.3750      0.00  
    0:00:36   21703.7      0.79      35.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 831960.7500      0.00  
    0:00:36   21690.7      0.79      35.4      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 830999.6875      0.00  
    0:00:37   21690.7      0.79      35.4      51.0 POOLING_TOP0/pool_max0/data_old_reg[1]/D 830999.6875      0.00  
    0:00:37   21679.2      0.79      35.3      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 830543.4375      0.00  
    0:00:37   21680.6      0.79      35.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 829986.8750      0.00  
    0:00:37   21676.3      0.78      35.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 830004.9375      0.00  
    0:00:37   21682.1      0.78      35.2      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 829886.2500      0.00  
    0:00:37   21738.2      0.78      35.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 833948.0000      0.00  
    0:00:38   21735.4      0.78      35.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 833872.5000      0.00  
    0:00:38   21731.0      0.78      35.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 833698.1875      0.00  
    0:00:39   21726.7      0.78      35.1      51.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 833353.5000      0.00  
    0:00:39   21726.7      0.78      35.1      51.0                           833353.5000      0.00  
    0:00:40   21670.6      0.78      33.3      51.0                           832957.1875      0.00  


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:40   21670.6      0.78      33.3      51.0                           832957.1875      0.00  
    0:00:40   21705.1      0.78      33.3       0.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][4]/D 833931.3125      0.00  
    0:00:40   21699.4      0.78      33.3       0.0                           833543.9375      0.00  
    0:00:41   21680.6      0.78      33.3       0.0                           832354.3750      0.00  
    0:00:41   21680.6      0.78      33.2       0.0                           832198.6250      0.00  
    0:00:41   21685.0      0.78      33.1       0.0                           832839.1250      0.00  
    0:00:41   21703.7      0.78      33.1       0.0                           833841.4375      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:41   21703.7      0.78      33.1       0.0                           833841.4375      0.00  
    0:00:41   21703.7      0.78      33.1       0.0                           833841.4375      0.00  
    0:00:41   21348.0      0.79      32.5       0.0                           814371.5625      0.00  
    0:00:42   21319.2      0.79      31.9       0.0                           813409.1250      0.00  
    0:00:42   21268.8      0.80      31.5       0.0                           809963.7500      0.00  
    0:00:42   21253.0      0.80      30.9       0.0                           809240.8125      0.00  
    0:00:42   21241.4      0.80      30.9       0.0                           808742.0625      0.00  
    0:00:42   21241.4      0.80      30.9       0.0                           808742.0625      0.00  
    0:00:42   21241.4      0.80      30.9       0.0                           808742.0625      0.00  
    0:00:42   20952.0      0.95      40.3       0.0                           782479.3125      0.00  
    0:00:42   20914.6      0.95      40.3       0.0                           779384.0625      0.00  
    0:00:42   20888.6      0.95      40.3       0.0                           778215.3125      0.00  
    0:00:42   20888.6      0.95      40.3       0.0                           778215.3125      0.00  
    0:00:42   20888.6      0.95      40.3       0.0                           778215.3125      0.00  
    0:00:42   20888.6      0.95      40.3       0.0                           778215.3125      0.00  
    0:00:42   20888.6      0.95      40.3       0.0                           778215.3125      0.00  
    0:00:42   20888.6      0.95      40.3       0.0                           778215.3125      0.00  
    0:00:43   20967.8      0.79      35.3       0.0 POOLING_TOP0/pool_max0/maxpool_out_pk_reg[data][0][3]/D 785915.1250      0.00  
    0:00:43   20979.4      0.79      35.2       0.0                           786001.3750      0.00  
    0:00:43   20983.7      0.79      35.2       0.0                           786372.1250      0.00  
    0:00:43   20976.5      0.79      35.1       0.0                           785957.3750      0.00  
    0:00:43   20941.9      0.79      35.1       0.0                           783511.8750      0.00  
    0:00:44   20926.1      0.79      35.1       0.0                           782454.2500      0.00  
    0:00:44   20717.3      0.79      35.1       0.0                           770500.3750      0.00  
    0:00:44   20584.8      0.79      31.2       0.0                           764143.1875      0.00  
    0:00:44   20569.0      0.79      31.2       0.0                           763093.8125      0.00  
    0:00:45   20396.2      0.86      32.0       0.0                           752456.6875      0.00  
    0:00:45   20376.0      0.86      32.0       0.0                           752035.8125      0.00  
    0:00:45   20373.1      0.86      32.0       0.0                           751859.4375      0.00  
    0:00:45   20373.1      0.86      32.0       0.0                           751859.4375      0.00  
    0:00:45   20373.1      0.86      32.0       0.0                           751859.4375      0.00  
    0:00:45   20373.1      0.86      32.0       0.0                           751859.4375      0.00  
    0:00:45   20373.1      0.86      32.0       0.0                           751859.4375      0.00  
    0:00:45   20373.1      0.86      32.0       0.0                           751859.4375      0.00  
    0:00:45   20456.6      0.84      32.3       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 757658.0625      0.00  
    0:00:45   20481.1      0.84      32.2       0.0 POOLING_TOP0/pool_max0/data_old_reg[0]/D 758222.1875      0.00  
    0:00:45   20494.1      0.84      32.2       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 759055.6875      0.00  
    0:00:46   20484.0      0.84      32.1       0.0 POOLING_TOP0/pool_max0/data_old_reg[0]/D 758174.3125      0.00  
    0:00:46   20461.0      0.84      32.1       0.0 POOLING_TOP0/pool_max0/data_old_reg[9]/D 757505.3750      0.00  
    0:00:46   20448.0      0.84      32.1       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 756406.5000      0.00  
    0:00:46   20465.3      0.83      32.0       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 757303.8750      0.00  
    0:00:46   20468.2      0.83      32.0       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 757021.5000      0.00  
    0:00:46   20486.9      0.83      32.0       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 757705.5000      0.00  
    0:00:47   20482.6      0.83      32.0       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 757531.1875      0.00  
    0:00:49   20473.9      0.83      32.0       0.0                           757196.8750      0.00  
    0:00:49   20473.9      0.83      32.0       0.0                           757442.1875      0.00  
    0:00:49   20504.2      0.83      31.9       0.0                           760499.5625      0.00  
    0:00:49   20515.7      0.83      32.1       0.0                           759902.6875      0.00  
    0:00:50   20570.4      0.82      31.8       0.0                           762612.0625      0.00  
    0:00:50   20569.0      0.82      31.6       0.0 POOLING_TOP0/pool_max0/data_old_reg[5]/D 762324.9375      0.00  
    0:00:50   20576.2      0.82      31.6       0.0 POOLING_TOP0/pool_max0/data_old_reg[5]/D 762827.3125      0.00  
    0:00:50   20558.9      0.81      31.5       0.0 POOLING_TOP0/pool_max0/data_old_reg[8]/D 762051.2500      0.00  
    0:00:50   20550.2      0.81      31.5       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 761663.8750      0.00  
    0:00:50   20551.7      0.81      31.5       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 761446.6875      0.00  
    0:00:50   20534.4      0.81      31.7       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 760193.8750      0.00  
    0:00:51   20534.4      0.81      31.6       0.0 POOLING_TOP0/pool_max0/data_old_reg[0]/D 759464.0000      0.00  
    0:00:51   20524.3      0.81      31.6       0.0 POOLING_TOP0/pool_max0/data_old_reg[0]/D 759212.5000      0.00  
    0:00:51   20533.0      0.81      31.7       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 759846.1250      0.00  
    0:00:51   20524.3      0.80      31.7       0.0 POOLING_TOP0/pool_max0/data_old_reg[13]/D 759814.5000      0.00  
    0:00:51   20508.5      0.80      31.7       0.0 POOLING_TOP0/pool_max0/data_old_reg[7]/D 759026.1875      0.00  
    0:00:51   20512.8      0.80      31.7       0.0 POOLING_TOP0/pool_max0/data_old_reg[9]/D 758915.8750      0.00  
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
compile_ultra -retime
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -retime                                                             |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1512                                   |
| Number of User Hierarchies                              | 4                                      |
| Sequential Cell Count                                   | 236                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 5                                      |
| Number of Size Only Cells                               | 80                                     |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 431 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'POOL_BIAS_ACT'

Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Information: Ungrouping 0 of 5 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'POOLING_top'
  Processing 'POOL_BIAS_ACT'
  Processing 'pool_avg_st1'
  Processing 'pool_avg'
  Processing 'ReLU'
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:21   25983.4      0.00       0.0     134.1                           1130173.7500      0.00  
    0:00:21   25931.5      0.00       0.0     139.1                           1128662.5000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:22   25931.5      0.00       0.0     139.1                           1128662.5000      0.00  
    0:00:22   25931.5      0.00       0.0     139.1                           1128662.5000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:23   19124.6      0.32      12.2     175.9                           637851.6875      0.00  
    0:00:23   19841.8      0.00       0.0     175.9                           676651.8125      0.00  
    0:00:23   19841.8      0.00       0.0     175.9                           676651.8125      0.00  
    0:00:23   19841.8      0.00       0.0     175.9                           676651.8125      0.00  
    0:00:23   19841.8      0.00       0.0     175.9                           676651.8125      0.00  
    0:00:24   19841.8      0.00       0.0     175.9                           676651.8125      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:24   19648.8      0.00       0.0     175.9                           663899.1875      0.00  
    0:00:24   19648.8      0.00       0.0     175.9                           663899.1875      0.00  
    0:00:24   19648.8      0.00       0.0     175.9                           663899.1875      0.00  
    0:00:24   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25   19579.7      0.00       0.0     175.9                           654242.1875      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:25   19625.8      0.00       0.0       0.0                           655572.9375      0.00  
    0:00:25   19625.8      0.00       0.0       0.0                           655572.9375      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25   19625.8      0.00       0.0       0.0                           655572.9375      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:26   19588.3      0.02       0.5     145.3                           645708.9375      0.00  
    0:00:30   20393.3      0.01       0.2     145.3                           686176.5000      0.00  
    0:00:30   20393.3      0.01       0.2     145.3                           686176.5000      0.00  
    0:00:30   20124.0      0.01       0.1     145.3                           668746.0000      0.00  
    0:00:30   20124.0      0.01       0.1     145.3                           668746.0000      0.00  
    0:00:30   20124.0      0.01       0.1     145.3                           668746.0000      0.00  
    0:00:30   20124.0      0.01       0.1     145.3                           668746.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:30   20155.7      0.00       0.0     145.3                           670583.0000      0.00  
    0:00:31   19700.6      0.00       0.0     145.3                           644511.4375      0.00  
    0:00:31   19700.6      0.00       0.0     145.3                           644511.4375      0.00  
    0:00:31   19700.6      0.00       0.0     145.3                           644511.4375      0.00  
    0:00:31   19680.5      0.00       0.0     145.3                           643122.4375      0.00  
    0:00:31   19494.7      0.00       0.0       0.0                           631656.0625      0.00  
    0:00:31   19494.7      0.00       0.0       0.0                           631656.0625      0.00  
    0:00:31   19494.7      0.00       0.0       0.0                           631656.0625      0.00  
    0:00:31   19494.7      0.00       0.0       0.0                           631656.0625      0.00  
    0:00:31   19494.7      0.00       0.0       0.0                           631656.0625      0.00  
    0:00:31   19494.7      0.00       0.0       0.0                           631656.0625      0.00  
    0:00:32   18995.0      0.00       0.0       0.0                           605118.7500      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#compile_ultra -retime -incremental
# Rename modules, signals according to the naming rules Used for tool exchange
source -verbose "naming_rules.syn.tcl"
Error: could not open script file "naming_rules.syn.tcl" (CMD-015)
# Generate structural verilog netlist
write -hierarchy -format verilog -output "${top_level}.syn.v"
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/syn/POOL_BIAS_ACT.syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module POOL_BIAS_ACT using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
link

  Linking design 'POOL_BIAS_ACT'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  POOL_BIAS_ACT               /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.db
  typical (library)           /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db
  * (6 designs)               /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/BIAS_STAGE.db, etc
  dw_foundation.sldb (library)
                              /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
0
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.syn.sdf"
Warning: Design 'POOL_BIAS_ACT' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/syn/POOL_BIAS_ACT.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
link

  Linking design 'POOL_BIAS_ACT'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  POOL_BIAS_ACT               /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/POOL_BIAS_ACT.db
  typical (library)           /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db
  * (6 designs)               /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING/verilog/BIAS_STAGE.db, etc
  dw_foundation.sldb (library)
                              /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'BIAS_STAGE' instantiated from design 'POOL_BIAS_ACT' with
	the parameters "DIV_WID=16". (HDL-193)
Warning: Cannot find the design 'BIAS_STAGE' in the library 'WORK'. (LBR-1)
Information: Building the design 'divider_pipe' instantiated from design 'pool_avg' with
	the parameters "DIV_SIZE=16". (HDL-193)
Warning: Cannot find the design 'divider_pipe' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_tree' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16,INPUT_NUM=4". (HDL-193)
Warning: Cannot find the design 'adder_tree' in the library 'WORK'. (LBR-1)
Information: Building the design 'adder_1bit' instantiated from design 'pool_avg_st1' with
	the parameters "DATA_WID=16". (HDL-193)
Warning: Cannot find the design 'adder_1bit' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BIAS_STAGE' in 'POOL_BIAS_ACT'. (LINK-5)
Warning: Unable to resolve reference 'divider_pipe' in 'pool_avg'. (LINK-5)
Warning: Unable to resolve reference 'adder_tree' in 'pool_avg_st1'. (LINK-5)
Warning: Unable to resolve reference 'adder_1bit' in 'pool_avg_st1'. (LINK-5)
0
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.syn.rpt"
POOL_BIAS_ACT.syn.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
# Exit dc_shell
quit

Memory usage for this session 224 Mbytes.
Memory usage for this session including child processes 224 Mbytes.
CPU usage for this session 361 seconds ( 0.10 hours ).
Elapsed time for this session 398 seconds ( 0.11 hours ).

Thank you...
