// Seed: 1612113296
module module_0 (
    input  tri1  id_0,
    input  wor   id_1,
    output tri   id_2,
    output uwire id_3
);
  logic [-1 : 1] id_5;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    input tri id_4
);
  wire [-1 : -1 'b0] id_6;
  logic id_7;
  ;
  assign id_6 = ~id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  logic id_1;
  wire  id_2;
  ;
  logic [1 : -1 'b0] id_3 = id_1;
endmodule
