$date
	Sun Oct 23 04:57:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#327787
b10001 !
1"
#327790
b10001 &
b10001 %
1$
#327791
0"
#327794
b110100 &
b110100 %
#327798
b11010 &
b11010 %
#327802
b1101 &
b1101 %
#327806
b101000 &
b101000 %
#327810
b10100 &
b10100 %
#327814
b1010 &
b1010 %
#327818
b101 &
b101 %
#327822
b10000 &
b10000 %
#327826
b1000 &
b1000 %
#327830
b100 &
b100 %
#327834
b10 &
b10 %
#327838
b1 &
1#
b1 %
#327842
b0 &
b0 %
0#
0$
#1290752
b1010 !
1"
#1290754
b1010 &
b1010 %
1$
#1290755
0"
#1290758
b101 &
b101 %
#1290762
b10000 &
b10000 %
#1290766
b1000 &
b1000 %
#1290770
b100 &
b100 %
#1290774
b10 &
b10 %
#1290778
b1 &
b1 %
1#
#1290782
b0 &
0#
b0 %
0$
#2262449
b1000 !
1"
#2262450
b1000 &
b1000 %
1$
#2262451
0"
#2262454
b100 &
b100 %
#2262458
b10 &
b10 %
#2262462
b1 &
1#
b1 %
#2262466
b0 &
b0 %
0#
0$
#4500012
