idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Enable error reporting
cfg_begin
wr hqm_pf_cfg_i.pcie_cap_device_status.ced 0x1
wr hqm_pf_cfg_i.pcie_cap_device_status.ned 0x1
wr hqm_pf_cfg_i.pcie_cap_device_status.fed 0x1
wr hqm_pf_cfg_i.pcie_cap_device_status.urd 0x1
cfg_end
###################################
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x800003ff 0x800003ff 500
###poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status  0x0007ffff 0x0007ffff 500
###################################
rd  hqm_system_csr.alarm_hw_synd                    0x00000000 0x80000000
###################################
# Test hqm_system timeouts
rd  hqm_sif_csr.mmio_timeout                        0x80000015
wr  hqm_sif_csr.mmio_timeout                        0x00000000
rd  hqm_sif_csr.mmio_timeout                        0x00000000
wr  hqm_sif_csr.mmio_timeout                        0xffffffff
rd  hqm_sif_csr.mmio_timeout                        0x8000001f
wr  hqm_sif_csr.mmio_timeout                        0x00000000
rd  hqm_sif_csr.mmio_timeout                        0x00000000
cfg_begin
wr  hqm_sif_csr.mmio_timeout.timeout_enable         1
wr  hqm_sif_csr.mmio_timeout.timeout_pwr2           0
cfg_end
rd  hqm_pf_cfg_i.vendor_id                          0x8086
#
rde hqm_sif_csr.aw_smon_configuration1[1]
wr  hqm_sif_csr.mmio_timeout.timeout_enable         0
rd  hqm_sif_csr.sif_alarm_err                       0x00000001
wr  hqm_sif_csr.sif_alarm_err                       0x00000001
rd  hqm_system_csr.alarm_hw_synd                    0x88008411  # v=1 src=2 unit=0 aid=0x00(timeout) cls=2 alarm=1 rtype=0(mmio) rid=0x11 {2'b0=int_mmio,offset=0x44>>2}
wr  hqm_system_csr.alarm_hw_synd                    0x80000000

rd  list_sel_pipe.cfg_smon0_activitycounter0        0x00000000
wr  list_sel_pipe.cfg_smon0_activitycounter0        0xffffffff
rd  list_sel_pipe.cfg_smon0_activitycounter0        0xffffffff
wr  list_sel_pipe.cfg_smon0_activitycounter0        0x00000000
rd  list_sel_pipe.cfg_smon0_activitycounter0        0x00000000
rd  hqm_system_csr.alarm_hw_synd                    0x00000000 0x80000000
###################################
# Test hqm_core timeouts
rd  hqm_sif_csr.cfg_master_timeout                  0x80000015
wr  hqm_sif_csr.cfg_master_timeout                  0x00000000
rd  hqm_sif_csr.cfg_master_timeout                  0x00000000
wr  hqm_sif_csr.cfg_master_timeout                  0xffffffff
rd  hqm_sif_csr.cfg_master_timeout                  0x8000001f
wr  hqm_sif_csr.cfg_master_timeout                  0x00000000
rd  hqm_sif_csr.cfg_master_timeout                  0x00000000
cfg_begin
wr  hqm_sif_csr.cfg_master_timeout.timeout_enable   1
wr  hqm_sif_csr.cfg_master_timeout.timeout_pwr2     2
cfg_end
rd  hqm_sif_csr.cfg_master_timeout                  0x80000002
rd  hqm_pf_cfg_i.vendor_id                          0x8086
#
rd  hqm_sif_csr.aw_smon_configuration1[1]
rde list_sel_pipe.cfg_smon0_activitycounter0        0
wr  hqm_sif_csr.cfg_master_timeout.timeout_enable   0
rd  hqm_sif_csr.sif_alarm_err                       0x00000001
wr  hqm_sif_csr.sif_alarm_err                       0x00000001
rd  hqm_system_csr.alarm_hw_synd                    0x88008451  # v=1 src=2 unit=0 aid=0x00(timeout) cls=2 alarm=1 rtype=0(mmio) rid=0x51 {2'b01=ext_mmio,offset=0x44>>2}
wr  hqm_system_csr.alarm_hw_synd                    0x80000000
rd  hqm_system_csr.alarm_hw_synd                    0x00000000 0x80000000

