

================================================================
== Vitis HLS Report for 'load_output_S0'
================================================================
* Date:           Thu May 29 05:43:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   200781|   200781|  0.803 ms|  0.803 ms|  200781|  200781|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3_fu_129  |load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3  |   200707|   200707|  0.803 ms|  0.803 ms|  200707|  200707|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      674|     3945|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      492|    -|
|Register             |        -|     -|      160|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      834|     4508|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3_fu_129  |load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3  |        0|   0|  674|  3939|    0|
    |mul_8ns_19ns_26_1_1_U842                                                               |mul_8ns_19ns_26_1_1                                                         |        0|   1|    0|     6|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                  |                                                                            |        0|   1|  674|  3945|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln681_fu_221_p2  |         +|   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  351|         76|    1|         76|
    |kernel_output_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_output_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_output_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_output_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_output_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_output_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_output_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_output_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_output_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_output_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_output_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_output_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_output_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_output_RREADY    |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  492|        107|  124|        419|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |  75|   0|   75|          0|
    |grp_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln681_reg_247                                                                                   |  26|   0|   26|          0|
    |trunc_ln681_1_reg_252                                                                               |  58|   0|   58|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               | 160|   0|  160|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_output_S0|  return value|
|output_0_0_address0           |  out|   15|   ap_memory|      output_0_0|         array|
|output_0_0_ce0                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_we0                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_d0                 |  out|   32|   ap_memory|      output_0_0|         array|
|output_0_0_address1           |  out|   15|   ap_memory|      output_0_0|         array|
|output_0_0_ce1                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_we1                |  out|    1|   ap_memory|      output_0_0|         array|
|output_0_0_d1                 |  out|   32|   ap_memory|      output_0_0|         array|
|output_0_1_address0           |  out|   15|   ap_memory|      output_0_1|         array|
|output_0_1_ce0                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_we0                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_d0                 |  out|   32|   ap_memory|      output_0_1|         array|
|output_0_1_address1           |  out|   15|   ap_memory|      output_0_1|         array|
|output_0_1_ce1                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_we1                |  out|    1|   ap_memory|      output_0_1|         array|
|output_0_1_d1                 |  out|   32|   ap_memory|      output_0_1|         array|
|output_1_0_address0           |  out|   15|   ap_memory|      output_1_0|         array|
|output_1_0_ce0                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_we0                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_d0                 |  out|   32|   ap_memory|      output_1_0|         array|
|output_1_0_address1           |  out|   15|   ap_memory|      output_1_0|         array|
|output_1_0_ce1                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_we1                |  out|    1|   ap_memory|      output_1_0|         array|
|output_1_0_d1                 |  out|   32|   ap_memory|      output_1_0|         array|
|output_1_1_address0           |  out|   15|   ap_memory|      output_1_1|         array|
|output_1_1_ce0                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_we0                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_d0                 |  out|   32|   ap_memory|      output_1_1|         array|
|output_1_1_address1           |  out|   15|   ap_memory|      output_1_1|         array|
|output_1_1_ce1                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_we1                |  out|    1|   ap_memory|      output_1_1|         array|
|output_1_1_d1                 |  out|   32|   ap_memory|      output_1_1|         array|
|output_2_0_address0           |  out|   15|   ap_memory|      output_2_0|         array|
|output_2_0_ce0                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_we0                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_d0                 |  out|   32|   ap_memory|      output_2_0|         array|
|output_2_0_address1           |  out|   15|   ap_memory|      output_2_0|         array|
|output_2_0_ce1                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_we1                |  out|    1|   ap_memory|      output_2_0|         array|
|output_2_0_d1                 |  out|   32|   ap_memory|      output_2_0|         array|
|output_2_1_address0           |  out|   15|   ap_memory|      output_2_1|         array|
|output_2_1_ce0                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_we0                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_d0                 |  out|   32|   ap_memory|      output_2_1|         array|
|output_2_1_address1           |  out|   15|   ap_memory|      output_2_1|         array|
|output_2_1_ce1                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_we1                |  out|    1|   ap_memory|      output_2_1|         array|
|output_2_1_d1                 |  out|   32|   ap_memory|      output_2_1|         array|
|output_3_0_address0           |  out|   15|   ap_memory|      output_3_0|         array|
|output_3_0_ce0                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_we0                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_d0                 |  out|   32|   ap_memory|      output_3_0|         array|
|output_3_0_address1           |  out|   15|   ap_memory|      output_3_0|         array|
|output_3_0_ce1                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_we1                |  out|    1|   ap_memory|      output_3_0|         array|
|output_3_0_d1                 |  out|   32|   ap_memory|      output_3_0|         array|
|output_3_1_address0           |  out|   15|   ap_memory|      output_3_1|         array|
|output_3_1_ce0                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_we0                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_d0                 |  out|   32|   ap_memory|      output_3_1|         array|
|output_3_1_address1           |  out|   15|   ap_memory|      output_3_1|         array|
|output_3_1_ce1                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_we1                |  out|    1|   ap_memory|      output_3_1|         array|
|output_3_1_d1                 |  out|   32|   ap_memory|      output_3_1|         array|
|output_4_0_address0           |  out|   15|   ap_memory|      output_4_0|         array|
|output_4_0_ce0                |  out|    1|   ap_memory|      output_4_0|         array|
|output_4_0_we0                |  out|    1|   ap_memory|      output_4_0|         array|
|output_4_0_d0                 |  out|   32|   ap_memory|      output_4_0|         array|
|output_4_0_address1           |  out|   15|   ap_memory|      output_4_0|         array|
|output_4_0_ce1                |  out|    1|   ap_memory|      output_4_0|         array|
|output_4_0_we1                |  out|    1|   ap_memory|      output_4_0|         array|
|output_4_0_d1                 |  out|   32|   ap_memory|      output_4_0|         array|
|output_4_1_address0           |  out|   15|   ap_memory|      output_4_1|         array|
|output_4_1_ce0                |  out|    1|   ap_memory|      output_4_1|         array|
|output_4_1_we0                |  out|    1|   ap_memory|      output_4_1|         array|
|output_4_1_d0                 |  out|   32|   ap_memory|      output_4_1|         array|
|output_4_1_address1           |  out|   15|   ap_memory|      output_4_1|         array|
|output_4_1_ce1                |  out|    1|   ap_memory|      output_4_1|         array|
|output_4_1_we1                |  out|    1|   ap_memory|      output_4_1|         array|
|output_4_1_d1                 |  out|   32|   ap_memory|      output_4_1|         array|
|output_5_0_address0           |  out|   15|   ap_memory|      output_5_0|         array|
|output_5_0_ce0                |  out|    1|   ap_memory|      output_5_0|         array|
|output_5_0_we0                |  out|    1|   ap_memory|      output_5_0|         array|
|output_5_0_d0                 |  out|   32|   ap_memory|      output_5_0|         array|
|output_5_0_address1           |  out|   15|   ap_memory|      output_5_0|         array|
|output_5_0_ce1                |  out|    1|   ap_memory|      output_5_0|         array|
|output_5_0_we1                |  out|    1|   ap_memory|      output_5_0|         array|
|output_5_0_d1                 |  out|   32|   ap_memory|      output_5_0|         array|
|output_5_1_address0           |  out|   15|   ap_memory|      output_5_1|         array|
|output_5_1_ce0                |  out|    1|   ap_memory|      output_5_1|         array|
|output_5_1_we0                |  out|    1|   ap_memory|      output_5_1|         array|
|output_5_1_d0                 |  out|   32|   ap_memory|      output_5_1|         array|
|output_5_1_address1           |  out|   15|   ap_memory|      output_5_1|         array|
|output_5_1_ce1                |  out|    1|   ap_memory|      output_5_1|         array|
|output_5_1_we1                |  out|    1|   ap_memory|      output_5_1|         array|
|output_5_1_d1                 |  out|   32|   ap_memory|      output_5_1|         array|
|output_6_0_address0           |  out|   15|   ap_memory|      output_6_0|         array|
|output_6_0_ce0                |  out|    1|   ap_memory|      output_6_0|         array|
|output_6_0_we0                |  out|    1|   ap_memory|      output_6_0|         array|
|output_6_0_d0                 |  out|   32|   ap_memory|      output_6_0|         array|
|output_6_0_address1           |  out|   15|   ap_memory|      output_6_0|         array|
|output_6_0_ce1                |  out|    1|   ap_memory|      output_6_0|         array|
|output_6_0_we1                |  out|    1|   ap_memory|      output_6_0|         array|
|output_6_0_d1                 |  out|   32|   ap_memory|      output_6_0|         array|
|output_6_1_address0           |  out|   15|   ap_memory|      output_6_1|         array|
|output_6_1_ce0                |  out|    1|   ap_memory|      output_6_1|         array|
|output_6_1_we0                |  out|    1|   ap_memory|      output_6_1|         array|
|output_6_1_d0                 |  out|   32|   ap_memory|      output_6_1|         array|
|output_6_1_address1           |  out|   15|   ap_memory|      output_6_1|         array|
|output_6_1_ce1                |  out|    1|   ap_memory|      output_6_1|         array|
|output_6_1_we1                |  out|    1|   ap_memory|      output_6_1|         array|
|output_6_1_d1                 |  out|   32|   ap_memory|      output_6_1|         array|
|output_7_0_address0           |  out|   15|   ap_memory|      output_7_0|         array|
|output_7_0_ce0                |  out|    1|   ap_memory|      output_7_0|         array|
|output_7_0_we0                |  out|    1|   ap_memory|      output_7_0|         array|
|output_7_0_d0                 |  out|   32|   ap_memory|      output_7_0|         array|
|output_7_0_address1           |  out|   15|   ap_memory|      output_7_0|         array|
|output_7_0_ce1                |  out|    1|   ap_memory|      output_7_0|         array|
|output_7_0_we1                |  out|    1|   ap_memory|      output_7_0|         array|
|output_7_0_d1                 |  out|   32|   ap_memory|      output_7_0|         array|
|output_7_1_address0           |  out|   15|   ap_memory|      output_7_1|         array|
|output_7_1_ce0                |  out|    1|   ap_memory|      output_7_1|         array|
|output_7_1_we0                |  out|    1|   ap_memory|      output_7_1|         array|
|output_7_1_d0                 |  out|   32|   ap_memory|      output_7_1|         array|
|output_7_1_address1           |  out|   15|   ap_memory|      output_7_1|         array|
|output_7_1_ce1                |  out|    1|   ap_memory|      output_7_1|         array|
|output_7_1_we1                |  out|    1|   ap_memory|      output_7_1|         array|
|output_7_1_d1                 |  out|   32|   ap_memory|      output_7_1|         array|
|output_8_0_address0           |  out|   15|   ap_memory|      output_8_0|         array|
|output_8_0_ce0                |  out|    1|   ap_memory|      output_8_0|         array|
|output_8_0_we0                |  out|    1|   ap_memory|      output_8_0|         array|
|output_8_0_d0                 |  out|   32|   ap_memory|      output_8_0|         array|
|output_8_0_address1           |  out|   15|   ap_memory|      output_8_0|         array|
|output_8_0_ce1                |  out|    1|   ap_memory|      output_8_0|         array|
|output_8_0_we1                |  out|    1|   ap_memory|      output_8_0|         array|
|output_8_0_d1                 |  out|   32|   ap_memory|      output_8_0|         array|
|output_8_1_address0           |  out|   15|   ap_memory|      output_8_1|         array|
|output_8_1_ce0                |  out|    1|   ap_memory|      output_8_1|         array|
|output_8_1_we0                |  out|    1|   ap_memory|      output_8_1|         array|
|output_8_1_d0                 |  out|   32|   ap_memory|      output_8_1|         array|
|output_8_1_address1           |  out|   15|   ap_memory|      output_8_1|         array|
|output_8_1_ce1                |  out|    1|   ap_memory|      output_8_1|         array|
|output_8_1_we1                |  out|    1|   ap_memory|      output_8_1|         array|
|output_8_1_d1                 |  out|   32|   ap_memory|      output_8_1|         array|
|output_9_0_address0           |  out|   15|   ap_memory|      output_9_0|         array|
|output_9_0_ce0                |  out|    1|   ap_memory|      output_9_0|         array|
|output_9_0_we0                |  out|    1|   ap_memory|      output_9_0|         array|
|output_9_0_d0                 |  out|   32|   ap_memory|      output_9_0|         array|
|output_9_0_address1           |  out|   15|   ap_memory|      output_9_0|         array|
|output_9_0_ce1                |  out|    1|   ap_memory|      output_9_0|         array|
|output_9_0_we1                |  out|    1|   ap_memory|      output_9_0|         array|
|output_9_0_d1                 |  out|   32|   ap_memory|      output_9_0|         array|
|output_9_1_address0           |  out|   15|   ap_memory|      output_9_1|         array|
|output_9_1_ce0                |  out|    1|   ap_memory|      output_9_1|         array|
|output_9_1_we0                |  out|    1|   ap_memory|      output_9_1|         array|
|output_9_1_d0                 |  out|   32|   ap_memory|      output_9_1|         array|
|output_9_1_address1           |  out|   15|   ap_memory|      output_9_1|         array|
|output_9_1_ce1                |  out|    1|   ap_memory|      output_9_1|         array|
|output_9_1_we1                |  out|    1|   ap_memory|      output_9_1|         array|
|output_9_1_d1                 |  out|   32|   ap_memory|      output_9_1|         array|
|output_10_0_address0          |  out|   15|   ap_memory|     output_10_0|         array|
|output_10_0_ce0               |  out|    1|   ap_memory|     output_10_0|         array|
|output_10_0_we0               |  out|    1|   ap_memory|     output_10_0|         array|
|output_10_0_d0                |  out|   32|   ap_memory|     output_10_0|         array|
|output_10_0_address1          |  out|   15|   ap_memory|     output_10_0|         array|
|output_10_0_ce1               |  out|    1|   ap_memory|     output_10_0|         array|
|output_10_0_we1               |  out|    1|   ap_memory|     output_10_0|         array|
|output_10_0_d1                |  out|   32|   ap_memory|     output_10_0|         array|
|output_10_1_address0          |  out|   15|   ap_memory|     output_10_1|         array|
|output_10_1_ce0               |  out|    1|   ap_memory|     output_10_1|         array|
|output_10_1_we0               |  out|    1|   ap_memory|     output_10_1|         array|
|output_10_1_d0                |  out|   32|   ap_memory|     output_10_1|         array|
|output_10_1_address1          |  out|   15|   ap_memory|     output_10_1|         array|
|output_10_1_ce1               |  out|    1|   ap_memory|     output_10_1|         array|
|output_10_1_we1               |  out|    1|   ap_memory|     output_10_1|         array|
|output_10_1_d1                |  out|   32|   ap_memory|     output_10_1|         array|
|output_11_0_address0          |  out|   15|   ap_memory|     output_11_0|         array|
|output_11_0_ce0               |  out|    1|   ap_memory|     output_11_0|         array|
|output_11_0_we0               |  out|    1|   ap_memory|     output_11_0|         array|
|output_11_0_d0                |  out|   32|   ap_memory|     output_11_0|         array|
|output_11_0_address1          |  out|   15|   ap_memory|     output_11_0|         array|
|output_11_0_ce1               |  out|    1|   ap_memory|     output_11_0|         array|
|output_11_0_we1               |  out|    1|   ap_memory|     output_11_0|         array|
|output_11_0_d1                |  out|   32|   ap_memory|     output_11_0|         array|
|output_11_1_address0          |  out|   15|   ap_memory|     output_11_1|         array|
|output_11_1_ce0               |  out|    1|   ap_memory|     output_11_1|         array|
|output_11_1_we0               |  out|    1|   ap_memory|     output_11_1|         array|
|output_11_1_d0                |  out|   32|   ap_memory|     output_11_1|         array|
|output_11_1_address1          |  out|   15|   ap_memory|     output_11_1|         array|
|output_11_1_ce1               |  out|    1|   ap_memory|     output_11_1|         array|
|output_11_1_we1               |  out|    1|   ap_memory|     output_11_1|         array|
|output_11_1_d1                |  out|   32|   ap_memory|     output_11_1|         array|
|output_12_0_address0          |  out|   15|   ap_memory|     output_12_0|         array|
|output_12_0_ce0               |  out|    1|   ap_memory|     output_12_0|         array|
|output_12_0_we0               |  out|    1|   ap_memory|     output_12_0|         array|
|output_12_0_d0                |  out|   32|   ap_memory|     output_12_0|         array|
|output_12_0_address1          |  out|   15|   ap_memory|     output_12_0|         array|
|output_12_0_ce1               |  out|    1|   ap_memory|     output_12_0|         array|
|output_12_0_we1               |  out|    1|   ap_memory|     output_12_0|         array|
|output_12_0_d1                |  out|   32|   ap_memory|     output_12_0|         array|
|output_12_1_address0          |  out|   15|   ap_memory|     output_12_1|         array|
|output_12_1_ce0               |  out|    1|   ap_memory|     output_12_1|         array|
|output_12_1_we0               |  out|    1|   ap_memory|     output_12_1|         array|
|output_12_1_d0                |  out|   32|   ap_memory|     output_12_1|         array|
|output_12_1_address1          |  out|   15|   ap_memory|     output_12_1|         array|
|output_12_1_ce1               |  out|    1|   ap_memory|     output_12_1|         array|
|output_12_1_we1               |  out|    1|   ap_memory|     output_12_1|         array|
|output_12_1_d1                |  out|   32|   ap_memory|     output_12_1|         array|
|output_13_0_address0          |  out|   15|   ap_memory|     output_13_0|         array|
|output_13_0_ce0               |  out|    1|   ap_memory|     output_13_0|         array|
|output_13_0_we0               |  out|    1|   ap_memory|     output_13_0|         array|
|output_13_0_d0                |  out|   32|   ap_memory|     output_13_0|         array|
|output_13_0_address1          |  out|   15|   ap_memory|     output_13_0|         array|
|output_13_0_ce1               |  out|    1|   ap_memory|     output_13_0|         array|
|output_13_0_we1               |  out|    1|   ap_memory|     output_13_0|         array|
|output_13_0_d1                |  out|   32|   ap_memory|     output_13_0|         array|
|output_13_1_address0          |  out|   15|   ap_memory|     output_13_1|         array|
|output_13_1_ce0               |  out|    1|   ap_memory|     output_13_1|         array|
|output_13_1_we0               |  out|    1|   ap_memory|     output_13_1|         array|
|output_13_1_d0                |  out|   32|   ap_memory|     output_13_1|         array|
|output_13_1_address1          |  out|   15|   ap_memory|     output_13_1|         array|
|output_13_1_ce1               |  out|    1|   ap_memory|     output_13_1|         array|
|output_13_1_we1               |  out|    1|   ap_memory|     output_13_1|         array|
|output_13_1_d1                |  out|   32|   ap_memory|     output_13_1|         array|
|output_14_0_address0          |  out|   15|   ap_memory|     output_14_0|         array|
|output_14_0_ce0               |  out|    1|   ap_memory|     output_14_0|         array|
|output_14_0_we0               |  out|    1|   ap_memory|     output_14_0|         array|
|output_14_0_d0                |  out|   32|   ap_memory|     output_14_0|         array|
|output_14_0_address1          |  out|   15|   ap_memory|     output_14_0|         array|
|output_14_0_ce1               |  out|    1|   ap_memory|     output_14_0|         array|
|output_14_0_we1               |  out|    1|   ap_memory|     output_14_0|         array|
|output_14_0_d1                |  out|   32|   ap_memory|     output_14_0|         array|
|output_14_1_address0          |  out|   15|   ap_memory|     output_14_1|         array|
|output_14_1_ce0               |  out|    1|   ap_memory|     output_14_1|         array|
|output_14_1_we0               |  out|    1|   ap_memory|     output_14_1|         array|
|output_14_1_d0                |  out|   32|   ap_memory|     output_14_1|         array|
|output_14_1_address1          |  out|   15|   ap_memory|     output_14_1|         array|
|output_14_1_ce1               |  out|    1|   ap_memory|     output_14_1|         array|
|output_14_1_we1               |  out|    1|   ap_memory|     output_14_1|         array|
|output_14_1_d1                |  out|   32|   ap_memory|     output_14_1|         array|
|output_15_0_address0          |  out|   15|   ap_memory|     output_15_0|         array|
|output_15_0_ce0               |  out|    1|   ap_memory|     output_15_0|         array|
|output_15_0_we0               |  out|    1|   ap_memory|     output_15_0|         array|
|output_15_0_d0                |  out|   32|   ap_memory|     output_15_0|         array|
|output_15_0_address1          |  out|   15|   ap_memory|     output_15_0|         array|
|output_15_0_ce1               |  out|    1|   ap_memory|     output_15_0|         array|
|output_15_0_we1               |  out|    1|   ap_memory|     output_15_0|         array|
|output_15_0_d1                |  out|   32|   ap_memory|     output_15_0|         array|
|output_15_1_address0          |  out|   15|   ap_memory|     output_15_1|         array|
|output_15_1_ce0               |  out|    1|   ap_memory|     output_15_1|         array|
|output_15_1_we0               |  out|    1|   ap_memory|     output_15_1|         array|
|output_15_1_d0                |  out|   32|   ap_memory|     output_15_1|         array|
|output_15_1_address1          |  out|   15|   ap_memory|     output_15_1|         array|
|output_15_1_ce1               |  out|    1|   ap_memory|     output_15_1|         array|
|output_15_1_we1               |  out|    1|   ap_memory|     output_15_1|         array|
|output_15_1_d1                |  out|   32|   ap_memory|     output_15_1|         array|
|m_axi_kernel_output_AWVALID   |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|   32|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|   32|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RFIFONUM  |   in|    9|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|       m_axi|   kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|       m_axi|   kernel_output|       pointer|
|voutput                       |   in|   64|     ap_none|         voutput|        scalar|
|d0                            |   in|    4|     ap_none|              d0|        scalar|
+------------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%d0_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %d0" [cnn.cpp:670]   --->   Operation 76 'read' 'd0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %d0_read, i4 0" [cnn.cpp:670]   --->   Operation 77 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln681 = zext i8 %mul" [cnn.cpp:681]   --->   Operation 78 'zext' 'zext_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.08ns)   --->   "%mul_ln681 = mul i26 %zext_ln681, i26 200704" [cnn.cpp:681]   --->   Operation 79 'mul' 'mul_ln681' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%voutput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutput" [cnn.cpp:670]   --->   Operation 80 'read' 'voutput_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln681_1 = zext i26 %mul_ln681" [cnn.cpp:681]   --->   Operation 81 'zext' 'zext_ln681_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.14ns)   --->   "%add_ln681 = add i64 %zext_ln681_1, i64 %voutput_read" [cnn.cpp:681]   --->   Operation 82 'add' 'add_ln681' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln681_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln681, i32 6, i32 63" [cnn.cpp:681]   --->   Operation 83 'partselect' 'trunc_ln681_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln681 = sext i58 %trunc_ln681_1" [cnn.cpp:681]   --->   Operation 84 'sext' 'sext_ln681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_output_addr = getelementptr i512 %kernel_output, i64 %sext_ln681" [cnn.cpp:681]   --->   Operation 85 'getelementptr' 'kernel_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [71/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 87 [70/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 88 [69/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 89 [68/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 90 [67/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 91 [66/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 92 [65/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 93 [64/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 94 [63/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 95 [62/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 96 [61/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 97 [60/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 98 [59/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 99 [58/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 100 [57/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 101 [56/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 102 [55/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 102 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 103 [54/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 104 [53/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 105 [52/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 106 [51/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 107 [50/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 108 [49/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 109 [48/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 110 [47/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 111 [46/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 112 [45/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 113 [44/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 114 [43/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 115 [42/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 116 [41/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 117 [40/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 118 [39/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 119 [38/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 120 [37/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 121 [36/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 122 [35/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 123 [34/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 124 [33/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 125 [32/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 126 [31/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 127 [30/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 128 [29/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 129 [28/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 130 [27/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 131 [26/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 132 [25/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 133 [24/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 134 [23/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 135 [22/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 136 [21/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 137 [20/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 138 [19/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 139 [18/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 140 [17/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 141 [16/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 142 [15/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 143 [14/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 144 [13/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 145 [12/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 146 [11/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 147 [10/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 148 [9/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 149 [8/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 150 [7/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 151 [6/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 152 [5/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 153 [4/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 154 [3/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 155 [2/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.92>
ST_73 : Operation 156 [1/71] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %kernel_output_addr, i32 50176" [cnn.cpp:681]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln681 = call void @load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3, i512 %kernel_output, i58 %trunc_ln681_1, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1" [cnn.cpp:681]   --->   Operation 157 'call' 'call_ln681' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_7, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln681 = call void @load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3, i512 %kernel_output, i58 %trunc_ln681_1, i32 %output_0_0, i32 %output_0_1, i32 %output_1_0, i32 %output_1_1, i32 %output_2_0, i32 %output_2_1, i32 %output_3_0, i32 %output_3_1, i32 %output_4_0, i32 %output_4_1, i32 %output_5_0, i32 %output_5_1, i32 %output_6_0, i32 %output_6_1, i32 %output_7_0, i32 %output_7_1, i32 %output_8_0, i32 %output_8_1, i32 %output_9_0, i32 %output_9_1, i32 %output_10_0, i32 %output_10_1, i32 %output_11_0, i32 %output_11_1, i32 %output_12_0, i32 %output_12_1, i32 %output_13_0, i32 %output_13_1, i32 %output_14_0, i32 %output_14_1, i32 %output_15_0, i32 %output_15_1" [cnn.cpp:681]   --->   Operation 159 'call' 'call_ln681' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln721 = ret" [cnn.cpp:721]   --->   Operation 160 'ret' 'ret_ln721' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_8_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_9_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_10_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_10_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_11_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_11_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_12_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_12_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_13_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_13_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_14_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_14_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_15_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_15_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ kernel_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ voutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d0_read            (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln681         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln681          (mul           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
voutput_read       (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln681_1       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln681          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln681_1      (partselect    ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln681         (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
kernel_output_addr (getelementptr ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111100]
empty              (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln681         (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln721          (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_3_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_3_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_4_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_4_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_5_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_5_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_6_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_6_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_7_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_7_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_8_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_8_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_9_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_9_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_10_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_10_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_11_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_11_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_12_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_12_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_13_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_13_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_14_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_14_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_15_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_15_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_output">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_output"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="voutput">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voutput"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="d0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="d0_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d0_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="voutput_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="voutput_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="512" slack="0"/>
<pin id="125" dir="0" index="2" bw="17" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="512" slack="0"/>
<pin id="132" dir="0" index="2" bw="58" slack="72"/>
<pin id="133" dir="0" index="3" bw="32" slack="0"/>
<pin id="134" dir="0" index="4" bw="32" slack="0"/>
<pin id="135" dir="0" index="5" bw="32" slack="0"/>
<pin id="136" dir="0" index="6" bw="32" slack="0"/>
<pin id="137" dir="0" index="7" bw="32" slack="0"/>
<pin id="138" dir="0" index="8" bw="32" slack="0"/>
<pin id="139" dir="0" index="9" bw="32" slack="0"/>
<pin id="140" dir="0" index="10" bw="32" slack="0"/>
<pin id="141" dir="0" index="11" bw="32" slack="0"/>
<pin id="142" dir="0" index="12" bw="32" slack="0"/>
<pin id="143" dir="0" index="13" bw="32" slack="0"/>
<pin id="144" dir="0" index="14" bw="32" slack="0"/>
<pin id="145" dir="0" index="15" bw="32" slack="0"/>
<pin id="146" dir="0" index="16" bw="32" slack="0"/>
<pin id="147" dir="0" index="17" bw="32" slack="0"/>
<pin id="148" dir="0" index="18" bw="32" slack="0"/>
<pin id="149" dir="0" index="19" bw="32" slack="0"/>
<pin id="150" dir="0" index="20" bw="32" slack="0"/>
<pin id="151" dir="0" index="21" bw="32" slack="0"/>
<pin id="152" dir="0" index="22" bw="32" slack="0"/>
<pin id="153" dir="0" index="23" bw="32" slack="0"/>
<pin id="154" dir="0" index="24" bw="32" slack="0"/>
<pin id="155" dir="0" index="25" bw="32" slack="0"/>
<pin id="156" dir="0" index="26" bw="32" slack="0"/>
<pin id="157" dir="0" index="27" bw="32" slack="0"/>
<pin id="158" dir="0" index="28" bw="32" slack="0"/>
<pin id="159" dir="0" index="29" bw="32" slack="0"/>
<pin id="160" dir="0" index="30" bw="32" slack="0"/>
<pin id="161" dir="0" index="31" bw="32" slack="0"/>
<pin id="162" dir="0" index="32" bw="32" slack="0"/>
<pin id="163" dir="0" index="33" bw="32" slack="0"/>
<pin id="164" dir="0" index="34" bw="32" slack="0"/>
<pin id="165" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln681/74 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mul_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln681_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln681/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln681_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="19" slack="0"/>
<pin id="215" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln681/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln681_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="26" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln681_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln681_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="26" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln681/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln681_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="58" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln681_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln681_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="58" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln681/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_output_addr_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_output_addr/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="mul_ln681_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="26" slack="1"/>
<pin id="249" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln681 "/>
</bind>
</comp>

<comp id="252" class="1005" name="trunc_ln681_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="58" slack="1"/>
<pin id="254" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln681_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="kernel_output_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="512" slack="1"/>
<pin id="260" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="kernel_output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="86" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="88" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="166"><net_src comp="90" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="129" pin=5"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="129" pin=6"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="129" pin=7"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="129" pin=8"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="129" pin=9"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="129" pin=10"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="129" pin=11"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="129" pin=12"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="129" pin=13"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="129" pin=14"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="129" pin=15"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="129" pin=16"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="129" pin=17"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="129" pin=18"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="129" pin=19"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="129" pin=20"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="129" pin=21"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="129" pin=22"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="129" pin=23"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="129" pin=24"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="129" pin=25"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="129" pin=26"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="129" pin=27"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="129" pin=28"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="129" pin=29"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="129" pin=30"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="129" pin=31"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="129" pin=32"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="129" pin=33"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="129" pin=34"/></net>

<net id="205"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="110" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="116" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="84" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="250"><net_src comp="212" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="255"><net_src comp="227" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="261"><net_src comp="240" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_0 | {74 75 }
	Port: output_0_1 | {74 75 }
	Port: output_1_0 | {74 75 }
	Port: output_1_1 | {74 75 }
	Port: output_2_0 | {74 75 }
	Port: output_2_1 | {74 75 }
	Port: output_3_0 | {74 75 }
	Port: output_3_1 | {74 75 }
	Port: output_4_0 | {74 75 }
	Port: output_4_1 | {74 75 }
	Port: output_5_0 | {74 75 }
	Port: output_5_1 | {74 75 }
	Port: output_6_0 | {74 75 }
	Port: output_6_1 | {74 75 }
	Port: output_7_0 | {74 75 }
	Port: output_7_1 | {74 75 }
	Port: output_8_0 | {74 75 }
	Port: output_8_1 | {74 75 }
	Port: output_9_0 | {74 75 }
	Port: output_9_1 | {74 75 }
	Port: output_10_0 | {74 75 }
	Port: output_10_1 | {74 75 }
	Port: output_11_0 | {74 75 }
	Port: output_11_1 | {74 75 }
	Port: output_12_0 | {74 75 }
	Port: output_12_1 | {74 75 }
	Port: output_13_0 | {74 75 }
	Port: output_13_1 | {74 75 }
	Port: output_14_0 | {74 75 }
	Port: output_14_1 | {74 75 }
	Port: output_15_0 | {74 75 }
	Port: output_15_1 | {74 75 }
	Port: kernel_output | {}
 - Input state : 
	Port: load_output_S0 : output_0_0 | {}
	Port: load_output_S0 : output_0_1 | {}
	Port: load_output_S0 : output_1_0 | {}
	Port: load_output_S0 : output_1_1 | {}
	Port: load_output_S0 : output_2_0 | {}
	Port: load_output_S0 : output_2_1 | {}
	Port: load_output_S0 : output_3_0 | {}
	Port: load_output_S0 : output_3_1 | {}
	Port: load_output_S0 : output_4_0 | {}
	Port: load_output_S0 : output_4_1 | {}
	Port: load_output_S0 : output_5_0 | {}
	Port: load_output_S0 : output_5_1 | {}
	Port: load_output_S0 : output_6_0 | {}
	Port: load_output_S0 : output_6_1 | {}
	Port: load_output_S0 : output_7_0 | {}
	Port: load_output_S0 : output_7_1 | {}
	Port: load_output_S0 : output_8_0 | {}
	Port: load_output_S0 : output_8_1 | {}
	Port: load_output_S0 : output_9_0 | {}
	Port: load_output_S0 : output_9_1 | {}
	Port: load_output_S0 : output_10_0 | {}
	Port: load_output_S0 : output_10_1 | {}
	Port: load_output_S0 : output_11_0 | {}
	Port: load_output_S0 : output_11_1 | {}
	Port: load_output_S0 : output_12_0 | {}
	Port: load_output_S0 : output_12_1 | {}
	Port: load_output_S0 : output_13_0 | {}
	Port: load_output_S0 : output_13_1 | {}
	Port: load_output_S0 : output_14_0 | {}
	Port: load_output_S0 : output_14_1 | {}
	Port: load_output_S0 : output_15_0 | {}
	Port: load_output_S0 : output_15_1 | {}
	Port: load_output_S0 : kernel_output | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
	Port: load_output_S0 : voutput | {2 }
	Port: load_output_S0 : d0 | {1 }
  - Chain level:
	State 1
		zext_ln681 : 1
		mul_ln681 : 2
	State 2
		add_ln681 : 1
		trunc_ln681_1 : 2
	State 3
		kernel_output_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3_fu_129 |    0    | 57.9474 |   699   |   2959  |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                    add_ln681_fu_221                                   |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                    mul_ln681_fu_212                                   |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                                  d0_read_read_fu_110                                  |    0    |    0    |    0    |    0    |
|          |                                voutput_read_read_fu_116                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                   grp_readreq_fu_122                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                       mul_fu_200                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                   zext_ln681_fu_208                                   |    0    |    0    |    0    |    0    |
|          |                                  zext_ln681_1_fu_218                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                  trunc_ln681_1_fu_227                                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                   sext_ln681_fu_237                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                       |    1    | 57.9474 |   699   |   3036  |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|kernel_output_addr_reg_258|   512  |
|     mul_ln681_reg_247    |   26   |
|   trunc_ln681_1_reg_252  |   58   |
+--------------------------+--------+
|           Total          |   596  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_122 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.387  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   57   |   699  |  3036  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   596  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   58   |  1295  |  3045  |
+-----------+--------+--------+--------+--------+
