===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.6807 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2209 ( 17.3%)    4.2209 ( 21.4%)  FIR Parser
   10.4712 ( 43.0%)    7.3698 ( 37.4%)  'firrtl.circuit' Pipeline
    0.7299 (  3.0%)    0.7299 (  3.7%)    CreateSiFiveMetadata
    1.8416 (  7.6%)    0.9220 (  4.7%)    'firrtl.module' Pipeline
    1.6703 (  6.9%)    0.8418 (  4.3%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1668 (  0.7%)    0.0915 (  0.5%)      LowerCHIRRTL
    0.1133 (  0.5%)    0.1133 (  0.6%)    InferWidths
    0.7712 (  3.2%)    0.7712 (  3.9%)    InferResets
    0.0386 (  0.2%)    0.0386 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0382 (  0.2%)    0.0382 (  0.2%)    PrefixModules
    0.6538 (  2.7%)    0.6538 (  3.3%)    LowerFIRRTLTypes
    2.8911 ( 11.9%)    1.4490 (  7.4%)    'firrtl.module' Pipeline
    1.1247 (  4.6%)    0.5740 (  2.9%)      ExpandWhens
    1.7617 (  7.2%)    0.8887 (  4.5%)      Canonicalizer
    0.4974 (  2.0%)    0.4974 (  2.5%)    Inliner
    1.4486 (  5.9%)    1.4486 (  7.4%)    IMConstProp
    0.0382 (  0.2%)    0.0382 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.4778 (  6.1%)    0.7404 (  3.8%)    'firrtl.module' Pipeline
    1.4753 (  6.1%)    0.7393 (  3.8%)      Canonicalizer
    1.1340 (  4.7%)    1.1340 (  5.8%)  LowerFIRRTLToHW
    0.2651 (  1.1%)    0.2651 (  1.3%)  HWMemSimImpl
    2.6658 ( 10.9%)    1.3334 (  6.8%)  'hw.module' Pipeline
    0.0738 (  0.3%)    0.0387 (  0.2%)    HWCleanup
    0.8293 (  3.4%)    0.4304 (  2.2%)    CSE
    0.0016 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.7371 (  7.1%)    0.8862 (  4.5%)    Canonicalizer
    0.0158 (  0.1%)    0.0080 (  0.0%)    HWLegalizeModules
    0.4489 (  1.8%)    0.4489 (  2.3%)  HWLegalizeNames
    0.4865 (  2.0%)    0.2437 (  1.2%)  'hw.module' Pipeline
    0.4832 (  2.0%)    0.2423 (  1.2%)    PrettifyVerilog
    4.6546 ( 19.1%)    4.6546 ( 23.7%)  ExportVerilog emission
    0.0057 (  0.0%)    0.0057 (  0.0%)  Rest
   24.3583 (100.0%)   19.6807 (100.0%)  Total

{
  totalTime: 19.71,
  maxMemory: 806449152
}
