

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_56_5'
================================================================
* Date:           Thu May  9 22:10:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_28 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_5  |       28|       28|        17|          6|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 6, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.63>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 20 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 22 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln29_1_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln29_1"   --->   Operation 23 'read' 'sext_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1"   --->   Operation 24 'read' 'arg1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln29_1_cast = sext i61 %sext_ln29_1_read"   --->   Operation 25 'sext' 'sext_ln29_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 9, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %indvar"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %arr"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc84"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_load = load i2 %indvar" [d6.cpp:56]   --->   Operation 31 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.54ns)   --->   "%icmp_ln56 = icmp_eq  i2 %indvar_load, i2 3" [d6.cpp:56]   --->   Operation 33 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.54ns)   --->   "%add_ln56_1 = add i2 %indvar_load, i2 1" [d6.cpp:56]   --->   Operation 34 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc84.split, void %for.inc131.3.3.preheader.exitStub" [d6.cpp:56]   --->   Operation 35 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %indvar_load, i5 0" [d6.cpp:56]   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %indvar_load, i3 0" [d6.cpp:56]   --->   Operation 37 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i5 %p_shl1" [d6.cpp:56]   --->   Operation 38 'zext' 'p_shl19_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%empty = sub i7 %p_shl19_cast, i7 %p_shl" [d6.cpp:56]   --->   Operation 39 'sub' 'empty' <Predicate = (!icmp_ln56)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = sext i7 %empty" [d6.cpp:56]   --->   Operation 40 'sext' 'p_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.77ns)   --->   "%tmp1 = add i8 %p_cast, i8 48" [d6.cpp:56]   --->   Operation 41 'add' 'tmp1' <Predicate = (!icmp_ln56)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i8 %tmp1" [d6.cpp:56]   --->   Operation 42 'sext' 'tmp1_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.08ns)   --->   "%empty_32 = add i64 %tmp1_cast, i64 %arg1_read" [d6.cpp:56]   --->   Operation 43 'add' 'empty_32' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %empty_32, i32 3, i32 63" [d6.cpp:62]   --->   Operation 44 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln56 = store i2 %add_ln56_1, i2 %indvar" [d6.cpp:56]   --->   Operation 45 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i61 %trunc_ln1" [d6.cpp:62]   --->   Operation 46 'sext' 'sext_ln62' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i61 %trunc_ln1" [d6.cpp:62]   --->   Operation 47 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln62" [d6.cpp:62]   --->   Operation 48 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 49 [8/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 49 'readreq' 'mem_load_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 50 [1/1] (1.08ns)   --->   "%add_ln62 = add i62 %sext_ln62_1, i62 1" [d6.cpp:62]   --->   Operation 50 'add' 'add_ln62' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [7/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 51 'readreq' 'mem_load_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i62 %add_ln62" [d6.cpp:62]   --->   Operation 52 'sext' 'sext_ln62_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln62_2" [d6.cpp:62]   --->   Operation 53 'getelementptr' 'mem_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 54 [8/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 54 'readreq' 'mem_load_1_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 55 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i62 %sext_ln62_1, i62 2" [d6.cpp:62]   --->   Operation 55 'add' 'add_ln62_1' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [d6.cpp:56]   --->   Operation 56 'load' 'i_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i_load" [d6.cpp:56]   --->   Operation 57 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 58 [6/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 58 'readreq' 'mem_load_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 59 [7/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 59 'readreq' 'mem_load_1_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i62 %add_ln62_1" [d6.cpp:62]   --->   Operation 60 'sext' 'sext_ln62_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i64 %mem, i64 %sext_ln62_3" [d6.cpp:62]   --->   Operation 61 'getelementptr' 'mem_addr_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 62 [8/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 62 'readreq' 'mem_load_2_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [1/1] (1.08ns)   --->   "%add_ln62_2 = add i62 %zext_ln56, i62 %sext_ln29_1_cast" [d6.cpp:62]   --->   Operation 63 'add' 'add_ln62_2' <Predicate = (!icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.79ns)   --->   "%add_ln56 = add i4 %i_load, i4 3" [d6.cpp:56]   --->   Operation 64 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln56 = store i4 %add_ln56, i4 %i" [d6.cpp:56]   --->   Operation 65 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 66 [5/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 66 'readreq' 'mem_load_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 67 [6/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 67 'readreq' 'mem_load_1_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 68 [7/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 68 'readreq' 'mem_load_2_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i62 %add_ln62_2" [d6.cpp:62]   --->   Operation 69 'sext' 'sext_ln62_4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%mem_addr_3 = getelementptr i64 %mem, i64 %sext_ln62_4" [d6.cpp:62]   --->   Operation 70 'getelementptr' 'mem_addr_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 71 [8/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 71 'readreq' 'mem_load_3_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i62 %sext_ln29_1_cast, i62 1" [d6.cpp:62]   --->   Operation 72 'add' 'add_ln62_5' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i62 %add_ln62_5, i62 %zext_ln56" [d6.cpp:62]   --->   Operation 73 'add' 'add_ln62_3' <Predicate = (!icmp_ln56)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_6 = add i62 %sext_ln29_1_cast, i62 2" [d6.cpp:62]   --->   Operation 74 'add' 'add_ln62_6' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_4 = add i62 %add_ln62_6, i62 %zext_ln56" [d6.cpp:62]   --->   Operation 75 'add' 'add_ln62_4' <Predicate = (!icmp_ln56)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [4/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 76 'readreq' 'mem_load_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 77 [5/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 77 'readreq' 'mem_load_1_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 78 [6/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 78 'readreq' 'mem_load_2_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 79 [7/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 79 'readreq' 'mem_load_3_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln62_5 = sext i62 %add_ln62_3" [d6.cpp:62]   --->   Operation 80 'sext' 'sext_ln62_5' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i64 %mem, i64 %sext_ln62_5" [d6.cpp:62]   --->   Operation 81 'getelementptr' 'mem_addr_4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 82 [8/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 82 'readreq' 'mem_load_4_req' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 83 [3/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 83 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 84 [4/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 84 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 85 [5/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 85 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 86 [6/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 86 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 87 [7/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 87 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln62_6 = sext i62 %add_ln62_4" [d6.cpp:62]   --->   Operation 88 'sext' 'sext_ln62_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i64 %mem, i64 %sext_ln62_6" [d6.cpp:62]   --->   Operation 89 'getelementptr' 'mem_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [8/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 90 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [2/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 91 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [3/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 92 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 93 [4/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 93 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 94 [5/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 94 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 95 [6/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 95 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 96 [7/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 96 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [1/8] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr, i32 1" [d6.cpp:62]   --->   Operation 97 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 98 [2/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 98 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 99 [3/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 99 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 100 [4/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 100 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 101 [5/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 101 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [6/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 102 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [1/1] (7.30ns)   --->   "%mem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr" [d6.cpp:62]   --->   Operation 103 'read' 'mem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 104 [1/8] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_1, i32 1" [d6.cpp:62]   --->   Operation 104 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 105 [2/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 105 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 106 [3/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 106 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 107 [4/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 107 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 108 [5/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 108 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [1/1] (7.30ns)   --->   "%mem_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_1" [d6.cpp:62]   --->   Operation 109 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [1/8] (7.30ns)   --->   "%mem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_2, i32 1" [d6.cpp:62]   --->   Operation 110 'readreq' 'mem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [2/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 111 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 112 [3/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 112 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 113 [4/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 113 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%arr_load = load i128 %arr"   --->   Operation 142 'load' 'arr_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add83_2127_out, i128 %arr_load"   --->   Operation 143 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 114 [1/1] (7.30ns)   --->   "%mem_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_2" [d6.cpp:62]   --->   Operation 114 'read' 'mem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 115 [1/8] (7.30ns)   --->   "%mem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_3, i32 1" [d6.cpp:62]   --->   Operation 115 'readreq' 'mem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 116 [2/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 116 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 117 [3/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 117 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 118 [1/1] (7.30ns)   --->   "%mem_addr_3_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_3" [d6.cpp:62]   --->   Operation 118 'read' 'mem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 119 [1/8] (7.30ns)   --->   "%mem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_4, i32 1" [d6.cpp:62]   --->   Operation 119 'readreq' 'mem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 120 [2/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 120 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i64 %mem_addr_2_read" [d6.cpp:62]   --->   Operation 121 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (7.30ns)   --->   "%mem_addr_4_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_4" [d6.cpp:62]   --->   Operation 122 'read' 'mem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 123 [1/8] (7.30ns)   --->   "%mem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %mem_addr_5, i32 1" [d6.cpp:62]   --->   Operation 123 'readreq' 'mem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i64 %mem_addr_3_read" [d6.cpp:62]   --->   Operation 124 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.82ns)   --->   Input mux for Operation 125 '%mul_ln62_1 = mul i128 %zext_ln62_1, i128 %zext_ln62'
ST_14 : Operation 125 [1/1] (3.70ns)   --->   "%mul_ln62_1 = mul i128 %zext_ln62_1, i128 %zext_ln62" [d6.cpp:62]   --->   Operation 125 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 3.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 126 [1/1] (7.30ns)   --->   "%mem_addr_5_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %mem_addr_5" [d6.cpp:62]   --->   Operation 126 'read' 'mem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i64 %mem_addr_1_read" [d6.cpp:62]   --->   Operation 127 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i64 %mem_addr_4_read" [d6.cpp:62]   --->   Operation 128 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.82ns)   --->   Input mux for Operation 129 '%mul_ln62_2 = mul i128 %zext_ln62_3, i128 %zext_ln62_2'
ST_15 : Operation 129 [1/1] (3.70ns)   --->   "%mul_ln62_2 = mul i128 %zext_ln62_3, i128 %zext_ln62_2" [d6.cpp:62]   --->   Operation 129 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 3.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.10>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i64 %mem_addr_read" [d6.cpp:62]   --->   Operation 130 'zext' 'zext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i64 %mem_addr_5_read" [d6.cpp:62]   --->   Operation 131 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.82ns)   --->   Input mux for Operation 132 '%mul_ln62 = mul i128 %zext_ln62_5, i128 %zext_ln62_4'
ST_16 : Operation 132 [1/1] (3.70ns)   --->   "%mul_ln62 = mul i128 %zext_ln62_5, i128 %zext_ln62_4" [d6.cpp:62]   --->   Operation 132 'mul' 'mul_ln62' <Predicate = true> <Delay = 3.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (1.57ns)   --->   "%add_ln62_7 = add i128 %mul_ln62_2, i128 %mul_ln62" [d6.cpp:62]   --->   Operation 133 'add' 'add_ln62_7' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%arr_load_1 = load i128 %arr" [d6.cpp:62]   --->   Operation 134 'load' 'arr_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d6.cpp:58]   --->   Operation 135 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d6.cpp:56]   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d6.cpp:56]   --->   Operation 137 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_8 = add i128 %add_ln62_7, i128 %mul_ln62_1" [d6.cpp:62]   --->   Operation 138 'add' 'add_ln62_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 139 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%arr_1 = add i128 %arr_load_1, i128 %add_ln62_8" [d6.cpp:62]   --->   Operation 139 'add' 'arr_1' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln56 = store i128 %arr_1, i128 %arr" [d6.cpp:56]   --->   Operation 140 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc84" [d6.cpp:56]   --->   Operation 141 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ arg1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln29_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add83_2127_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arr                    (alloca           ) [ 011111111111111111]
i                      (alloca           ) [ 011110000000000000]
indvar                 (alloca           ) [ 010000000000000000]
sext_ln29_1_read       (read             ) [ 000000000000000000]
arg1_read              (read             ) [ 000000000000000000]
sext_ln29_1_cast       (sext             ) [ 001111000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
store_ln0              (store            ) [ 000000000000000000]
br_ln0                 (br               ) [ 000000000000000000]
indvar_load            (load             ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
icmp_ln56              (icmp             ) [ 011111111111000000]
add_ln56_1             (add              ) [ 000000000000000000]
br_ln56                (br               ) [ 000000000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000000]
p_shl19_cast           (zext             ) [ 000000000000000000]
empty                  (sub              ) [ 000000000000000000]
p_cast                 (sext             ) [ 000000000000000000]
tmp1                   (add              ) [ 000000000000000000]
tmp1_cast              (sext             ) [ 000000000000000000]
empty_32               (add              ) [ 000000000000000000]
trunc_ln1              (partselect       ) [ 001000000000000000]
store_ln56             (store            ) [ 000000000000000000]
sext_ln62              (sext             ) [ 000000000000000000]
sext_ln62_1            (sext             ) [ 000100000000000000]
mem_addr               (getelementptr    ) [ 011111111110000000]
add_ln62               (add              ) [ 000100000000000000]
sext_ln62_2            (sext             ) [ 000000000000000000]
mem_addr_1             (getelementptr    ) [ 011111111111000000]
add_ln62_1             (add              ) [ 000010000000000000]
i_load                 (load             ) [ 000000000000000000]
zext_ln56              (zext             ) [ 000001000000000000]
sext_ln62_3            (sext             ) [ 000000000000000000]
mem_addr_2             (getelementptr    ) [ 011111111111100000]
add_ln62_2             (add              ) [ 000001000000000000]
add_ln56               (add              ) [ 000000000000000000]
store_ln56             (store            ) [ 000000000000000000]
sext_ln62_4            (sext             ) [ 000000000000000000]
mem_addr_3             (getelementptr    ) [ 011111111111110000]
add_ln62_5             (add              ) [ 000000000000000000]
add_ln62_3             (add              ) [ 000000100000000000]
add_ln62_6             (add              ) [ 000000000000000000]
add_ln62_4             (add              ) [ 010000110000000000]
sext_ln62_5            (sext             ) [ 000000000000000000]
mem_addr_4             (getelementptr    ) [ 011111111111111000]
sext_ln62_6            (sext             ) [ 000000000000000000]
mem_addr_5             (getelementptr    ) [ 011111101111111100]
mem_load_req           (readreq          ) [ 000000000000000000]
mem_addr_read          (read             ) [ 011111100001111110]
mem_load_1_req         (readreq          ) [ 000000000000000000]
mem_addr_1_read        (read             ) [ 011100100000111100]
mem_load_2_req         (readreq          ) [ 000000000000000000]
mem_addr_2_read        (read             ) [ 011000000000011000]
mem_load_3_req         (readreq          ) [ 000000000000000000]
mem_addr_3_read        (read             ) [ 001000000000001000]
mem_load_4_req         (readreq          ) [ 000000000000000000]
zext_ln62              (zext             ) [ 000000000000000000]
mem_addr_4_read        (read             ) [ 000100000000000100]
mem_load_5_req         (readreq          ) [ 000000000000000000]
zext_ln62_1            (zext             ) [ 000000000000000000]
mul_ln62_1             (mul              ) [ 000111000000000111]
mem_addr_5_read        (read             ) [ 000010000000000010]
zext_ln62_2            (zext             ) [ 000000000000000000]
zext_ln62_3            (zext             ) [ 000000000000000000]
mul_ln62_2             (mul              ) [ 000010000000000010]
zext_ln62_4            (zext             ) [ 000000000000000000]
zext_ln62_5            (zext             ) [ 000000000000000000]
mul_ln62               (mul              ) [ 000000000000000000]
add_ln62_7             (add              ) [ 000001000000000001]
arr_load_1             (load             ) [ 000000000000000000]
specpipeline_ln58      (specpipeline     ) [ 000000000000000000]
speclooptripcount_ln56 (speclooptripcount) [ 000000000000000000]
specloopname_ln56      (specloopname     ) [ 000000000000000000]
add_ln62_8             (add              ) [ 000000000000000000]
arr_1                  (add              ) [ 000000000000000000]
store_ln56             (store            ) [ 000000000000000000]
br_ln56                (br               ) [ 000000000000000000]
arr_load               (load             ) [ 000000000000000000]
write_ln0              (write            ) [ 000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln29_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add83_2127_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add83_2127_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="arr_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln29_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="61" slack="0"/>
<pin id="96" dir="0" index="1" bw="61" slack="0"/>
<pin id="97" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln29_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_readreq_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_1_req/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_2_req/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_readreq_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_3_req/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_4_req/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_readreq_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_5_req/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mem_addr_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="8"/>
<pin id="151" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mem_addr_1_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="8"/>
<pin id="156" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_1_read/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mem_addr_2_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="8"/>
<pin id="161" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_2_read/12 "/>
</bind>
</comp>

<comp id="163" class="1004" name="mem_addr_3_read_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="8"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_3_read/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mem_addr_4_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="8"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_4_read/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mem_addr_5_read_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="8"/>
<pin id="176" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_5_read/15 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln0_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="0" index="2" bw="128" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_1/14 mul_ln62_2/15 mul_ln62/16 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sext_ln29_1_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="61" slack="0"/>
<pin id="191" dir="1" index="1" bw="62" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="128" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="indvar_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln56_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln56_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_shl_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_shl1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_shl19_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="empty_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp1_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_32_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="61" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln56_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln62_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="61" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln62_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="61" slack="1"/>
<pin id="289" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mem_addr_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="61" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln62_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="61" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln62_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="62" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_2/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mem_addr_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="62" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln62_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="61" slack="1"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="3"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln56_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln62_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="62" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_3/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mem_addr_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="62" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln62_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="61" slack="3"/>
<pin id="338" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln56_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln56_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="3"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln62_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="62" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_4/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mem_addr_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="62" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_3/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln62_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="61" slack="4"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_5/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln62_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="62" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="1"/>
<pin id="369" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_3/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln62_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="61" slack="4"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_6/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln62_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="62" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="1"/>
<pin id="379" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_4/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln62_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="62" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_5/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mem_addr_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="62" slack="0"/>
<pin id="387" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_4/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln62_6_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="62" slack="2"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_6/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mem_addr_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="62" slack="0"/>
<pin id="397" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_5/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln62_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="2"/>
<pin id="403" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/14 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln62_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/14 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln62_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="4"/>
<pin id="411" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/15 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln62_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_3/15 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln62_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="6"/>
<pin id="419" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_4/16 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln62_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_5/16 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln62_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="128" slack="1"/>
<pin id="427" dir="0" index="1" bw="128" slack="0"/>
<pin id="428" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_7/16 "/>
</bind>
</comp>

<comp id="430" class="1004" name="arr_load_1_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="128" slack="16"/>
<pin id="432" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load_1/17 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln62_8_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="128" slack="1"/>
<pin id="435" dir="0" index="1" bw="128" slack="3"/>
<pin id="436" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_8/17 "/>
</bind>
</comp>

<comp id="437" class="1004" name="arr_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="128" slack="0"/>
<pin id="439" dir="0" index="1" bw="128" slack="0"/>
<pin id="440" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_1/17 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln56_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="128" slack="0"/>
<pin id="445" dir="0" index="1" bw="128" slack="16"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="arr_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="10"/>
<pin id="450" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load/11 "/>
</bind>
</comp>

<comp id="452" class="1005" name="arr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="0"/>
<pin id="454" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="467" class="1005" name="indvar_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="474" class="1005" name="sext_ln29_1_cast_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="62" slack="3"/>
<pin id="476" dir="1" index="1" bw="62" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln29_1_cast "/>
</bind>
</comp>

<comp id="481" class="1005" name="icmp_ln56_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="61" slack="1"/>
<pin id="487" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="sext_ln62_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="62" slack="1"/>
<pin id="493" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="mem_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln62_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="62" slack="1"/>
<pin id="504" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="507" class="1005" name="mem_addr_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="add_ln62_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="62" slack="1"/>
<pin id="515" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="zext_ln56_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="62" slack="1"/>
<pin id="520" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="524" class="1005" name="mem_addr_2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln62_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="62" slack="1"/>
<pin id="532" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="mem_addr_3_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_3 "/>
</bind>
</comp>

<comp id="541" class="1005" name="add_ln62_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="62" slack="1"/>
<pin id="543" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_ln62_4_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="62" slack="2"/>
<pin id="548" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="add_ln62_4 "/>
</bind>
</comp>

<comp id="551" class="1005" name="mem_addr_4_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="mem_addr_5_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="mem_addr_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="6"/>
<pin id="565" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="mem_addr_1_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="4"/>
<pin id="570" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="mem_addr_1_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="mem_addr_2_read_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="2"/>
<pin id="575" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_2_read "/>
</bind>
</comp>

<comp id="578" class="1005" name="mem_addr_3_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_3_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="mem_addr_4_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="1"/>
<pin id="585" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="mul_ln62_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="128" slack="3"/>
<pin id="590" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln62_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="mem_addr_5_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="mul_ln62_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="128" slack="1"/>
<pin id="600" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln62_7_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="128" slack="1"/>
<pin id="605" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="68" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="68" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="80" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="192"><net_src comp="94" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="208" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="208" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="223" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="100" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="217" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="284" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="301"><net_src comp="287" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="339"><net_src comp="321" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="318" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="354" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="0" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="398"><net_src comp="0" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="394" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="429"><net_src comp="185" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="455"><net_src comp="82" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="463"><net_src comp="86" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="470"><net_src comp="90" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="477"><net_src comp="189" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="484"><net_src comp="211" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="269" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="494"><net_src comp="287" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="499"><net_src comp="290" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="505"><net_src comp="297" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="510"><net_src comp="306" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="516"><net_src comp="313" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="521"><net_src comp="321" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="527"><net_src comp="328" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="533"><net_src comp="335" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="538"><net_src comp="354" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="544"><net_src comp="366" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="549"><net_src comp="376" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="554"><net_src comp="384" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="560"><net_src comp="394" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="566"><net_src comp="148" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="571"><net_src comp="153" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="576"><net_src comp="158" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="581"><net_src comp="163" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="586"><net_src comp="168" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="591"><net_src comp="185" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="596"><net_src comp="173" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="601"><net_src comp="185" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="606"><net_src comp="425" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="433" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add83_2127_out | {11 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_56_5 : mem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: test_Pipeline_VITIS_LOOP_56_5 : arg1 | {1 }
	Port: test_Pipeline_VITIS_LOOP_56_5 : sext_ln29_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_load : 1
		icmp_ln56 : 2
		add_ln56_1 : 2
		br_ln56 : 3
		p_shl : 2
		p_shl1 : 2
		p_shl19_cast : 3
		empty : 4
		p_cast : 5
		tmp1 : 6
		tmp1_cast : 7
		empty_32 : 8
		trunc_ln1 : 9
		store_ln56 : 3
	State 2
		mem_addr : 1
		mem_load_req : 2
		add_ln62 : 1
	State 3
		mem_addr_1 : 1
		mem_load_1_req : 2
	State 4
		zext_ln56 : 1
		mem_addr_2 : 1
		mem_load_2_req : 2
		add_ln62_2 : 2
		add_ln56 : 1
		store_ln56 : 2
	State 5
		mem_addr_3 : 1
		mem_load_3_req : 2
		add_ln62_3 : 1
		add_ln62_4 : 1
	State 6
		mem_addr_4 : 1
		mem_load_4_req : 2
	State 7
		mem_addr_5 : 1
		mem_load_5_req : 2
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
	State 12
	State 13
	State 14
		mul_ln62_1 : 1
	State 15
		mul_ln62_2 : 1
	State 16
		mul_ln62 : 1
		add_ln62_7 : 2
	State 17
		arr_1 : 1
		store_ln56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln56_1_fu_217      |    0    |    0    |    9    |
|          |         tmp1_fu_253         |    0    |    0    |    14   |
|          |       empty_32_fu_263       |    0    |    0    |    71   |
|          |       add_ln62_fu_297       |    0    |    0    |    68   |
|          |      add_ln62_1_fu_313      |    0    |    0    |    68   |
|          |      add_ln62_2_fu_335      |    0    |    0    |    68   |
|    add   |       add_ln56_fu_340       |    0    |    0    |    12   |
|          |      add_ln62_5_fu_361      |    0    |    0    |    61   |
|          |      add_ln62_3_fu_366      |    0    |    0    |    62   |
|          |      add_ln62_6_fu_371      |    0    |    0    |    61   |
|          |      add_ln62_4_fu_376      |    0    |    0    |    62   |
|          |      add_ln62_7_fu_425      |    0    |    0    |   135   |
|          |      add_ln62_8_fu_433      |    0    |    0    |   128   |
|          |         arr_1_fu_437        |    0    |    0    |   128   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_185         |    16   |    0    |    46   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         empty_fu_243        |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln56_fu_211      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln29_1_read_read_fu_94 |    0    |    0    |    0    |
|          |    arg1_read_read_fu_100    |    0    |    0    |    0    |
|          |  mem_addr_read_read_fu_148  |    0    |    0    |    0    |
|   read   | mem_addr_1_read_read_fu_153 |    0    |    0    |    0    |
|          | mem_addr_2_read_read_fu_158 |    0    |    0    |    0    |
|          | mem_addr_3_read_read_fu_163 |    0    |    0    |    0    |
|          | mem_addr_4_read_read_fu_168 |    0    |    0    |    0    |
|          | mem_addr_5_read_read_fu_173 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      grp_readreq_fu_106     |    0    |    0    |    0    |
|          |      grp_readreq_fu_113     |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_120     |    0    |    0    |    0    |
|          |      grp_readreq_fu_127     |    0    |    0    |    0    |
|          |      grp_readreq_fu_134     |    0    |    0    |    0    |
|          |      grp_readreq_fu_141     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_178   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   sext_ln29_1_cast_fu_189   |    0    |    0    |    0    |
|          |        p_cast_fu_249        |    0    |    0    |    0    |
|          |       tmp1_cast_fu_259      |    0    |    0    |    0    |
|          |       sext_ln62_fu_284      |    0    |    0    |    0    |
|   sext   |      sext_ln62_1_fu_287     |    0    |    0    |    0    |
|          |      sext_ln62_2_fu_303     |    0    |    0    |    0    |
|          |      sext_ln62_3_fu_325     |    0    |    0    |    0    |
|          |      sext_ln62_4_fu_351     |    0    |    0    |    0    |
|          |      sext_ln62_5_fu_381     |    0    |    0    |    0    |
|          |      sext_ln62_6_fu_391     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_223        |    0    |    0    |    0    |
|          |        p_shl1_fu_231        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_shl19_cast_fu_239     |    0    |    0    |    0    |
|          |       zext_ln56_fu_321      |    0    |    0    |    0    |
|          |       zext_ln62_fu_401      |    0    |    0    |    0    |
|   zext   |      zext_ln62_1_fu_405     |    0    |    0    |    0    |
|          |      zext_ln62_2_fu_409     |    0    |    0    |    0    |
|          |      zext_ln62_3_fu_413     |    0    |    0    |    0    |
|          |      zext_ln62_4_fu_417     |    0    |    0    |    0    |
|          |      zext_ln62_5_fu_421     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln1_fu_269      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |    0    |   1016  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln62_1_reg_513   |   62   |
|   add_ln62_2_reg_530   |   62   |
|   add_ln62_3_reg_541   |   62   |
|   add_ln62_4_reg_546   |   62   |
|   add_ln62_7_reg_603   |   128  |
|    add_ln62_reg_502    |   62   |
|       arr_reg_452      |   128  |
|        i_reg_460       |    4   |
|    icmp_ln56_reg_481   |    1   |
|     indvar_reg_467     |    2   |
| mem_addr_1_read_reg_568|   64   |
|   mem_addr_1_reg_507   |   64   |
| mem_addr_2_read_reg_573|   64   |
|   mem_addr_2_reg_524   |   64   |
| mem_addr_3_read_reg_578|   64   |
|   mem_addr_3_reg_535   |   64   |
| mem_addr_4_read_reg_583|   64   |
|   mem_addr_4_reg_551   |   64   |
| mem_addr_5_read_reg_593|   64   |
|   mem_addr_5_reg_557   |   64   |
|  mem_addr_read_reg_563 |   64   |
|    mem_addr_reg_496    |   64   |
|   mul_ln62_1_reg_588   |   128  |
|   mul_ln62_2_reg_598   |   128  |
|sext_ln29_1_cast_reg_474|   62   |
|   sext_ln62_1_reg_491  |   62   |
|    trunc_ln1_reg_485   |   61   |
|    zext_ln56_reg_518   |   62   |
+------------------------+--------+
|          Total         |  1844  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_106 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_113 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_120 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_127 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_134 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_141 |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_185     |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_185     |  p1  |   3  |  64  |   192  ||    14   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1152  ||  3.514  ||    82   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |  1016  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   82   |
|  Register |    -   |    -   |  1844  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |  1844  |  1098  |
+-----------+--------+--------+--------+--------+
