
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8438913 heartbeat IPC: 1.77808 cumulative IPC: 1.77808 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14058404 heartbeat IPC: 1.77952 cumulative IPC: 1.7788 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19672785 heartbeat IPC: 1.78114 cumulative IPC: 1.77958 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25326301 heartbeat IPC: 1.76881 cumulative IPC: 1.77687 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 30970105 heartbeat IPC: 1.77185 cumulative IPC: 1.77587 (Simulation time: 0 hr 3 min 55 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36577353 heartbeat IPC: 1.78341 cumulative IPC: 1.77712 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42191523 heartbeat IPC: 1.78121 cumulative IPC: 1.7777 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47848097 heartbeat IPC: 1.76786 cumulative IPC: 1.77647 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53467068 heartbeat IPC: 1.77968 cumulative IPC: 1.77682 (Simulation time: 0 hr 6 min 41 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 59041804 heartbeat IPC: 1.79381 cumulative IPC: 1.77851 (Simulation time: 0 hr 7 min 22 sec) 
Finished CPU 0 instructions: 100000003 cycles: 56226942 cumulative IPC: 1.77851 (Simulation time: 0 hr 7 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77851 instructions: 100000003 cycles: 56226942
cpu0_DTLB TOTAL     ACCESS:   16101909  HIT:   15018841  MISS:    1083068
cpu0_DTLB LOAD      ACCESS:   10873837  HIT:    9808520  MISS:    1065317
cpu0_DTLB RFO       ACCESS:    5228072  HIT:    5210321  MISS:      17751
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.4399 cycles
cpu0_ITLB TOTAL     ACCESS:    1806198  HIT:    1806198  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1806198  HIT:    1806198  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2750266  HIT:    2750266  MISS:          0
cpu0_L1I LOAD      ACCESS:    2750266  HIT:    2750266  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083068  HIT:    1076103  MISS:       6965
cpu0_STLB LOAD      ACCESS:    1065317  HIT:    1060405  MISS:       4912
cpu0_STLB RFO       ACCESS:      17751  HIT:      15698  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 199.097 cycles
cpu0_L1D TOTAL     ACCESS:   18600765  HIT:   17939969  MISS:     660796
cpu0_L1D LOAD      ACCESS:   10915182  HIT:   10434444  MISS:     480738
cpu0_L1D RFO       ACCESS:    7678938  HIT:    7503516  MISS:     175422
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6645  HIT:       2009  MISS:       4636
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.398 cycles
cpu0_L2C TOTAL     ACCESS:     838866  HIT:     409932  MISS:     428934
cpu0_L2C LOAD      ACCESS:     480709  HIT:     197404  MISS:     283305
cpu0_L2C RFO       ACCESS:     175375  HIT:      34911  MISS:     140464
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178146  HIT:     173215  MISS:       4931
cpu0_L2C TRANSLATION ACCESS:       4636  HIT:       4402  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.707 cycles
LLC TOTAL     ACCESS:     580554  HIT:     242408  MISS:     338146
LLC LOAD      ACCESS:     283305  HIT:      91124  MISS:     192181
LLC RFO       ACCESS:     140464  HIT:      64270  MISS:      76194
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156551  HIT:      86782  MISS:      69769
LLC TRANSLATION ACCESS:        234  HIT:        232  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.651 cycles
Insertion Distribution: 
	LOAD 5005 0 56452 152934 
	RFO 43 0 11936 74621 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 69796 
	 0 0 24 2 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      21058  ROW_BUFFER_MISS:     247319
 DBUS AVG_CONGESTED_CYCLE:    3.99452
 WQ ROW_BUFFER_HIT:       5549  ROW_BUFFER_MISS:      74275  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.939
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

