circuit CLBlut4N10Alu :
  module AluMul8 :
    input clock : Clock
    input reset : Reset
    output io : { flip i0 : UInt<16>, flip i1 : UInt<16>, flip ib32 : UInt<32>, flip ctrl : UInt<8>, q : UInt<16>, ob32 : UInt<32>, flip config : UInt<32>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    node _i0FF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Alu.scala 103:44]
    reg i0FF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _i0FF_T : @[Reg.scala 29:18]
      i0FF <= io.i0 @[Reg.scala 29:22]
    node _i1FF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Alu.scala 104:36]
    reg i1FF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _i1FF_T : @[Reg.scala 29:18]
      i1FF <= io.i1 @[Reg.scala 29:22]
    node _ib32FF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Alu.scala 105:40]
    reg ib32FF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _ib32FF_T : @[Reg.scala 29:18]
      ib32FF <= io.ib32 @[Reg.scala 29:22]
    node _in0_T = bits(io.config, 0, 0) @[CLBlut4N10Alu.scala 107:26]
    node _in0_T_1 = mux(_in0_T, io.i0, i0FF) @[CLBlut4N10Alu.scala 107:16]
    node in0 = asSInt(_in0_T_1) @[CLBlut4N10Alu.scala 107:44]
    node _in1_T = bits(io.config, 1, 1) @[CLBlut4N10Alu.scala 108:26]
    node _in1_T_1 = mux(_in1_T, io.i1, i1FF) @[CLBlut4N10Alu.scala 108:16]
    node in1 = asSInt(_in1_T_1) @[CLBlut4N10Alu.scala 108:44]
    node _ib32_T = bits(io.config, 2, 2) @[CLBlut4N10Alu.scala 109:27]
    node _ib32_T_1 = mux(_ib32_T, io.ib32, ib32FF) @[CLBlut4N10Alu.scala 109:17]
    node ib32 = asSInt(_ib32_T_1) @[CLBlut4N10Alu.scala 109:49]
    node _add_T = add(in0, in1) @[CLBlut4N10Alu.scala 111:17]
    node _add_T_1 = tail(_add_T, 1) @[CLBlut4N10Alu.scala 111:17]
    node _add_T_2 = asSInt(_add_T_1) @[CLBlut4N10Alu.scala 111:17]
    node _add_T_3 = add(_add_T_2, ib32) @[CLBlut4N10Alu.scala 111:23]
    node _add_T_4 = tail(_add_T_3, 1) @[CLBlut4N10Alu.scala 111:23]
    node add = asSInt(_add_T_4) @[CLBlut4N10Alu.scala 111:23]
    wire mul16 : SInt<32> @[CLBlut4N10Alu.scala 112:19]
    node _mul16_T = bits(in0, 8, 0) @[CLBlut4N10Alu.scala 113:15]
    node _mul16_T_1 = asSInt(_mul16_T) @[CLBlut4N10Alu.scala 113:21]
    node _mul16_T_2 = bits(in1, 8, 0) @[CLBlut4N10Alu.scala 113:33]
    node _mul16_T_3 = asSInt(_mul16_T_2) @[CLBlut4N10Alu.scala 113:39]
    node _mul16_T_4 = mul(_mul16_T_1, _mul16_T_3) @[CLBlut4N10Alu.scala 113:28]
    mul16 <= _mul16_T_4 @[CLBlut4N10Alu.scala 113:9]
    node _mux_T = bits(io.ctrl, 3, 3) @[CLBlut4N10Alu.scala 114:44]
    node _mux_T_1 = mux(_mux_T, in1, in0) @[CLBlut4N10Alu.scala 114:36]
    node mux_lo = asUInt(_mux_T_1) @[Cat.scala 31:58]
    node mux_hi = asUInt(asSInt(UInt<16>("h0"))) @[Cat.scala 31:58]
    node _mux_T_2 = cat(mux_hi, mux_lo) @[Cat.scala 31:58]
    node mux = asSInt(_mux_T_2) @[CLBlut4N10Alu.scala 114:60]
    wire accFF : SInt<32> @[CLBlut4N10Alu.scala 115:19]
    node _mac_T = add(mul16, ib32) @[CLBlut4N10Alu.scala 116:19]
    node _mac_T_1 = tail(_mac_T, 1) @[CLBlut4N10Alu.scala 116:19]
    node _mac_T_2 = asSInt(_mac_T_1) @[CLBlut4N10Alu.scala 116:19]
    node _mac_T_3 = bits(io.config, 4, 4) @[CLBlut4N10Alu.scala 116:45]
    node _mac_T_4 = bits(io.config, 3, 3) @[CLBlut4N10Alu.scala 116:59]
    node _mac_T_5 = cat(_mac_T_3, _mac_T_4) @[Cat.scala 31:58]
    node _mac_T_6 = eq(_mac_T_5, UInt<2>("h2")) @[CLBlut4N10Alu.scala 116:63]
    node _mac_T_7 = mux(_mac_T_6, accFF, asSInt(UInt<1>("h0"))) @[CLBlut4N10Alu.scala 116:31]
    node _mac_T_8 = add(_mac_T_2, _mac_T_7) @[CLBlut4N10Alu.scala 116:26]
    node _mac_T_9 = tail(_mac_T_8, 1) @[CLBlut4N10Alu.scala 116:26]
    node mac = asSInt(_mac_T_9) @[CLBlut4N10Alu.scala 116:26]
    node _combOut_T = bits(io.config, 4, 4) @[CLBlut4N10Alu.scala 117:40]
    node _combOut_T_1 = bits(io.config, 3, 3) @[CLBlut4N10Alu.scala 117:54]
    node _combOut_T_2 = cat(_combOut_T, _combOut_T_1) @[Cat.scala 31:58]
    node _combOut_T_3 = eq(UInt<1>("h1"), _combOut_T_2) @[Mux.scala 81:61]
    node _combOut_T_4 = mux(_combOut_T_3, mul16, add) @[Mux.scala 81:58]
    node _combOut_T_5 = eq(UInt<2>("h2"), _combOut_T_2) @[Mux.scala 81:61]
    node _combOut_T_6 = mux(_combOut_T_5, mac, _combOut_T_4) @[Mux.scala 81:58]
    node _combOut_T_7 = eq(UInt<2>("h3"), _combOut_T_2) @[Mux.scala 81:61]
    node combOut = mux(_combOut_T_7, mux, _combOut_T_6) @[Mux.scala 81:58]
    node _accFF_T = bits(io.ctrl, 0, 0) @[CLBlut4N10Alu.scala 119:33]
    node _accFF_T_1 = mux(_accFF_T, asSInt(UInt<1>("h0")), combOut) @[CLBlut4N10Alu.scala 119:25]
    node _accFF_T_2 = bits(io.ctrl, 1, 1) @[CLBlut4N10Alu.scala 119:65]
    node _accFF_T_3 = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Alu.scala 119:71]
    node _accFF_T_4 = and(_accFF_T_2, _accFF_T_3) @[CLBlut4N10Alu.scala 119:69]
    reg accFF_r : SInt, clock with :
      reset => (reset, asSInt(UInt<1>("h0"))) @[Reg.scala 28:20]
    when _accFF_T_4 : @[Reg.scala 29:18]
      accFF_r <= _accFF_T_1 @[Reg.scala 29:22]
    accFF <= accFF_r @[CLBlut4N10Alu.scala 119:9]
    node _out_T = bits(io.config, 7, 7) @[CLBlut4N10Alu.scala 122:47]
    node _out_T_1 = or(_out_T, io.loopBreak) @[CLBlut4N10Alu.scala 122:51]
    node _out_T_2 = mux(_out_T_1, accFF, combOut) @[CLBlut4N10Alu.scala 122:37]
    node _out_T_3 = asUInt(_out_T_2) @[CLBlut4N10Alu.scala 122:83]
    node out = mux(io.gndOuts, UInt<1>("h0"), _out_T_3) @[CLBlut4N10Alu.scala 122:16]
    io.ob32 <= out @[CLBlut4N10Alu.scala 123:11]
    node _io_q_T = bits(io.ctrl, 2, 2) @[CLBlut4N10Alu.scala 124:22]
    node _io_q_T_1 = bits(out, 31, 16) @[CLBlut4N10Alu.scala 124:30]
    node _io_q_T_2 = bits(out, 15, 0) @[CLBlut4N10Alu.scala 124:42]
    node _io_q_T_3 = mux(_io_q_T, _io_q_T_1, _io_q_T_2) @[CLBlut4N10Alu.scala 124:14]
    io.q <= _io_q_T_3 @[CLBlut4N10Alu.scala 124:8]

  extmodule Mux16C :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  extmodule Mux16C_1 :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C_1 @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  extmodule Mux16C_2 :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C_2 @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  extmodule Mux16C_3 :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C_3 @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  extmodule Mux16C_4 :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C_4 @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  extmodule Mux16C_5 :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C_5 @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  extmodule Mux16C_6 :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C_6 @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  extmodule Mux16C_7 :
    input in : UInt<16>
    input sel : UInt<4>
    output o : UInt<1>
    defname = Mux16C

  module Ble4_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip config : UInt<20>, flip in : UInt<1>[4], outR : UInt<1>, outT : UInt<1>, flip gndOuts : UInt<1>, flip clkEnb : UInt<1>, flip loopBreak : UInt<1>}

    inst lut of Mux16C_7 @[CLBlut4N10Clb.scala 76:27]
    lut.o is invalid
    lut.sel is invalid
    lut.in is invalid
    node _lut_io_in_T = bits(io.config, 15, 0) @[CLBlut4N10Clb.scala 77:25]
    lut.in <= _lut_io_in_T @[CLBlut4N10Clb.scala 77:13]
    node lut_io_sel_lo = cat(io.in[1], io.in[0]) @[CLBlut4N10Clb.scala 78:23]
    node lut_io_sel_hi = cat(io.in[3], io.in[2]) @[CLBlut4N10Clb.scala 78:23]
    node _lut_io_sel_T = cat(lut_io_sel_hi, lut_io_sel_lo) @[CLBlut4N10Clb.scala 78:23]
    lut.sel <= _lut_io_sel_T @[CLBlut4N10Clb.scala 78:14]
    node _bleFF_T = eq(io.clkEnb, UInt<1>("h0")) @[CLBlut4N10Clb.scala 80:48]
    reg bleFF : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when _bleFF_T : @[Reg.scala 29:18]
      bleFF <= lut.o @[Reg.scala 29:22]
    node _io_outR_T = bits(io.config, 16, 16) @[CLBlut4N10Clb.scala 83:27]
    node _io_outR_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:34]
    node _io_outR_T_2 = and(_io_outR_T, _io_outR_T_1) @[CLBlut4N10Clb.scala 83:32]
    node _io_outR_T_3 = mux(_io_outR_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 83:17]
    node _io_outR_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 83:68]
    node _io_outR_T_5 = and(_io_outR_T_3, _io_outR_T_4) @[CLBlut4N10Clb.scala 83:66]
    io.outR <= _io_outR_T_5 @[CLBlut4N10Clb.scala 83:11]
    node _io_outT_T = bits(io.config, 17, 17) @[CLBlut4N10Clb.scala 84:27]
    node _io_outT_T_1 = eq(io.loopBreak, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:34]
    node _io_outT_T_2 = and(_io_outT_T, _io_outT_T_1) @[CLBlut4N10Clb.scala 84:32]
    node _io_outT_T_3 = mux(_io_outT_T_2, lut.o, bleFF) @[CLBlut4N10Clb.scala 84:17]
    node _io_outT_T_4 = eq(io.gndOuts, UInt<1>("h0")) @[CLBlut4N10Clb.scala 84:68]
    node _io_outT_T_5 = and(_io_outT_T_3, _io_outT_T_4) @[CLBlut4N10Clb.scala 84:66]
    io.outT <= _io_outT_T_5 @[CLBlut4N10Clb.scala 84:11]

  module CLBlut4N10Alu :
    input IPIN_0 : UInt<1>
    input IPIN_1 : UInt<1>
    input IPIN_2 : UInt<1>
    input IPIN_3 : UInt<1>
    input IPIN_4 : UInt<1>
    input IPIN_5 : UInt<1>
    input IPIN_6 : UInt<1>
    input IPIN_7 : UInt<1>
    input IPIN_8 : UInt<1>
    input IPIN_9 : UInt<1>
    input IPIN_10 : UInt<1>
    input IPIN_11 : UInt<1>
    input IPIN_12 : UInt<1>
    input IPIN_13 : UInt<1>
    input IPIN_14 : UInt<1>
    input IPIN_15 : UInt<1>
    input IPIN_16 : UInt<1>
    input IPIN_17 : UInt<1>
    input IPIN_18 : UInt<1>
    input IPIN_19 : UInt<1>
    input IPIN_20 : UInt<1>
    input IPIN_21 : UInt<1>
    input IPIN_22 : UInt<1>
    input IPIN_23 : UInt<1>
    input IPIN_24 : UInt<1>
    input IPIN_25 : UInt<1>
    input IPIN_26 : UInt<1>
    input IPIN_27 : UInt<1>
    input IPIN_28 : UInt<1>
    input IPIN_29 : UInt<1>
    input IPIN_30 : UInt<1>
    input IPIN_31 : UInt<1>
    input IPIN_32 : UInt<1>
    input IPIN_33 : UInt<1>
    input IPIN_34 : UInt<1>
    input IPIN_35 : UInt<1>
    input IPIN_36 : UInt<1>
    input IPIN_37 : UInt<1>
    input IPIN_38 : UInt<1>
    input IPIN_39 : UInt<1>
    input IPIN_40 : UInt<1>
    input IPIN_41 : UInt<1>
    input IPIN_42 : UInt<1>
    input IPIN_43 : UInt<1>
    input IPIN_44 : UInt<1>
    input IPIN_45 : UInt<1>
    input IPIN_46 : UInt<1>
    input IPIN_47 : UInt<1>
    input IPIN_48 : UInt<1>
    input IPIN_49 : UInt<1>
    input IPIN_50 : UInt<1>
    input IPIN_51 : UInt<1>
    input IPIN_52 : UInt<1>
    input IPIN_53 : UInt<1>
    input IPIN_54 : UInt<1>
    input IPIN_55 : UInt<1>
    input IPIN_56 : UInt<1>
    input IPIN_57 : UInt<1>
    input IPIN_58 : UInt<1>
    input IPIN_59 : UInt<1>
    input IPIN_60 : UInt<1>
    input IPIN_61 : UInt<1>
    input IPIN_62 : UInt<1>
    input IPIN_63 : UInt<1>
    input IPIN_64 : UInt<1>
    input IPIN_65 : UInt<1>
    input IPIN_66 : UInt<1>
    input IPIN_67 : UInt<1>
    input IPIN_68 : UInt<1>
    input IPIN_69 : UInt<1>
    input IPIN_70 : UInt<1>
    input IPIN_71 : UInt<1>
    output OPIN_73 : UInt<1>
    output OPIN_74 : UInt<1>
    output OPIN_75 : UInt<1>
    output OPIN_76 : UInt<1>
    output OPIN_77 : UInt<1>
    output OPIN_78 : UInt<1>
    output OPIN_79 : UInt<1>
    output OPIN_80 : UInt<1>
    output OPIN_81 : UInt<1>
    output OPIN_82 : UInt<1>
    output OPIN_83 : UInt<1>
    output OPIN_84 : UInt<1>
    output OPIN_85 : UInt<1>
    output OPIN_86 : UInt<1>
    output OPIN_87 : UInt<1>
    output OPIN_88 : UInt<1>
    output OPIN_89 : UInt<1>
    output OPIN_90 : UInt<1>
    output OPIN_91 : UInt<1>
    output OPIN_92 : UInt<1>
    output OPIN_93 : UInt<1>
    output OPIN_94 : UInt<1>
    output OPIN_95 : UInt<1>
    output OPIN_96 : UInt<1>
    output OPIN_97 : UInt<1>
    output OPIN_98 : UInt<1>
    output OPIN_99 : UInt<1>
    output OPIN_100 : UInt<1>
    output OPIN_101 : UInt<1>
    output OPIN_102 : UInt<1>
    output OPIN_103 : UInt<1>
    output OPIN_104 : UInt<1>
    output OPIN_105 : UInt<1>
    output OPIN_106 : UInt<1>
    output OPIN_107 : UInt<1>
    output OPIN_108 : UInt<1>
    output OPIN_109 : UInt<1>
    output OPIN_110 : UInt<1>
    output OPIN_111 : UInt<1>
    output OPIN_112 : UInt<1>
    output OPIN_113 : UInt<1>
    output OPIN_114 : UInt<1>
    output OPIN_115 : UInt<1>
    output OPIN_116 : UInt<1>
    output OPIN_117 : UInt<1>
    output OPIN_118 : UInt<1>
    output OPIN_119 : UInt<1>
    output OPIN_120 : UInt<1>
    input clock : Clock
    input reset : UInt<1>
    input configBits : UInt<194>
    input loopBreak : UInt<1>
    input gndLBouts : UInt<1>

    wire _I_WIRE : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[0] <= IPIN_0 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[1] <= IPIN_1 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[2] <= IPIN_2 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[3] <= IPIN_3 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[4] <= IPIN_4 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[5] <= IPIN_5 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[6] <= IPIN_6 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE[7] <= IPIN_7 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo = cat(_I_WIRE[1], _I_WIRE[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi = cat(_I_WIRE[3], _I_WIRE[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo = cat(I_lo_hi, I_lo_lo) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo = cat(_I_WIRE[5], _I_WIRE[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi = cat(_I_WIRE[7], _I_WIRE[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi = cat(I_hi_hi, I_hi_lo) @[CLBlut4N10Alu.scala 35:92]
    node I_0 = cat(I_hi, I_lo) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_1 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[0] <= IPIN_8 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[1] <= IPIN_9 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[2] <= IPIN_10 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[3] <= IPIN_11 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[4] <= IPIN_12 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[5] <= IPIN_13 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[6] <= IPIN_14 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_1[7] <= IPIN_15 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_1 = cat(_I_WIRE_1[1], _I_WIRE_1[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_1 = cat(_I_WIRE_1[3], _I_WIRE_1[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_1 = cat(I_lo_hi_1, I_lo_lo_1) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_1 = cat(_I_WIRE_1[5], _I_WIRE_1[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_1 = cat(_I_WIRE_1[7], _I_WIRE_1[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_1 = cat(I_hi_hi_1, I_hi_lo_1) @[CLBlut4N10Alu.scala 35:92]
    node I_1 = cat(I_hi_1, I_lo_1) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_2 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[0] <= IPIN_16 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[1] <= IPIN_17 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[2] <= IPIN_18 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[3] <= IPIN_19 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[4] <= IPIN_20 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[5] <= IPIN_21 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[6] <= IPIN_22 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_2[7] <= IPIN_23 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_2 = cat(_I_WIRE_2[1], _I_WIRE_2[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_2 = cat(_I_WIRE_2[3], _I_WIRE_2[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_2 = cat(I_lo_hi_2, I_lo_lo_2) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_2 = cat(_I_WIRE_2[5], _I_WIRE_2[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_2 = cat(_I_WIRE_2[7], _I_WIRE_2[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_2 = cat(I_hi_hi_2, I_hi_lo_2) @[CLBlut4N10Alu.scala 35:92]
    node I_2 = cat(I_hi_2, I_lo_2) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_3 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[0] <= IPIN_24 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[1] <= IPIN_25 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[2] <= IPIN_26 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[3] <= IPIN_27 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[4] <= IPIN_28 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[5] <= IPIN_29 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[6] <= IPIN_30 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_3[7] <= IPIN_31 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_3 = cat(_I_WIRE_3[1], _I_WIRE_3[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_3 = cat(_I_WIRE_3[3], _I_WIRE_3[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_3 = cat(I_lo_hi_3, I_lo_lo_3) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_3 = cat(_I_WIRE_3[5], _I_WIRE_3[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_3 = cat(_I_WIRE_3[7], _I_WIRE_3[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_3 = cat(I_hi_hi_3, I_hi_lo_3) @[CLBlut4N10Alu.scala 35:92]
    node I_3 = cat(I_hi_3, I_lo_3) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_4 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[0] <= IPIN_32 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[1] <= IPIN_33 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[2] <= IPIN_34 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[3] <= IPIN_35 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[4] <= IPIN_36 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[5] <= IPIN_37 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[6] <= IPIN_38 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_4[7] <= IPIN_39 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_4 = cat(_I_WIRE_4[1], _I_WIRE_4[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_4 = cat(_I_WIRE_4[3], _I_WIRE_4[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_4 = cat(I_lo_hi_4, I_lo_lo_4) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_4 = cat(_I_WIRE_4[5], _I_WIRE_4[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_4 = cat(_I_WIRE_4[7], _I_WIRE_4[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_4 = cat(I_hi_hi_4, I_hi_lo_4) @[CLBlut4N10Alu.scala 35:92]
    node I_4 = cat(I_hi_4, I_lo_4) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_5 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[0] <= IPIN_40 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[1] <= IPIN_41 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[2] <= IPIN_42 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[3] <= IPIN_43 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[4] <= IPIN_44 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[5] <= IPIN_45 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[6] <= IPIN_46 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_5[7] <= IPIN_47 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_5 = cat(_I_WIRE_5[1], _I_WIRE_5[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_5 = cat(_I_WIRE_5[3], _I_WIRE_5[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_5 = cat(I_lo_hi_5, I_lo_lo_5) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_5 = cat(_I_WIRE_5[5], _I_WIRE_5[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_5 = cat(_I_WIRE_5[7], _I_WIRE_5[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_5 = cat(I_hi_hi_5, I_hi_lo_5) @[CLBlut4N10Alu.scala 35:92]
    node I_5 = cat(I_hi_5, I_lo_5) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_6 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[0] <= IPIN_48 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[1] <= IPIN_49 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[2] <= IPIN_50 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[3] <= IPIN_51 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[4] <= IPIN_52 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[5] <= IPIN_53 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[6] <= IPIN_54 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_6[7] <= IPIN_55 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_6 = cat(_I_WIRE_6[1], _I_WIRE_6[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_6 = cat(_I_WIRE_6[3], _I_WIRE_6[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_6 = cat(I_lo_hi_6, I_lo_lo_6) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_6 = cat(_I_WIRE_6[5], _I_WIRE_6[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_6 = cat(_I_WIRE_6[7], _I_WIRE_6[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_6 = cat(I_hi_hi_6, I_hi_lo_6) @[CLBlut4N10Alu.scala 35:92]
    node I_6 = cat(I_hi_6, I_lo_6) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_7 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[0] <= IPIN_56 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[1] <= IPIN_57 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[2] <= IPIN_58 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[3] <= IPIN_59 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[4] <= IPIN_60 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[5] <= IPIN_61 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[6] <= IPIN_62 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_7[7] <= IPIN_63 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_7 = cat(_I_WIRE_7[1], _I_WIRE_7[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_7 = cat(_I_WIRE_7[3], _I_WIRE_7[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_7 = cat(I_lo_hi_7, I_lo_lo_7) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_7 = cat(_I_WIRE_7[5], _I_WIRE_7[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_7 = cat(_I_WIRE_7[7], _I_WIRE_7[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_7 = cat(I_hi_hi_7, I_hi_lo_7) @[CLBlut4N10Alu.scala 35:92]
    node I_7 = cat(I_hi_7, I_lo_7) @[CLBlut4N10Alu.scala 35:92]
    wire _I_WIRE_8 : UInt<1>[8] @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[0] <= IPIN_64 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[1] <= IPIN_65 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[2] <= IPIN_66 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[3] <= IPIN_67 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[4] <= IPIN_68 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[5] <= IPIN_69 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[6] <= IPIN_70 @[CLBlut4N10Alu.scala 35:82]
    _I_WIRE_8[7] <= IPIN_71 @[CLBlut4N10Alu.scala 35:82]
    node I_lo_lo_8 = cat(_I_WIRE_8[1], _I_WIRE_8[0]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_hi_8 = cat(_I_WIRE_8[3], _I_WIRE_8[2]) @[CLBlut4N10Alu.scala 35:92]
    node I_lo_8 = cat(I_lo_hi_8, I_lo_lo_8) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_lo_8 = cat(_I_WIRE_8[5], _I_WIRE_8[4]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_hi_8 = cat(_I_WIRE_8[7], _I_WIRE_8[6]) @[CLBlut4N10Alu.scala 35:92]
    node I_hi_8 = cat(I_hi_hi_8, I_hi_lo_8) @[CLBlut4N10Alu.scala 35:92]
    node I_8 = cat(I_hi_8, I_lo_8) @[CLBlut4N10Alu.scala 35:92]
    wire OAlu : UInt<1>[48] @[CLBlut4N10Alu.scala 37:18]
    wire OClb : UInt<1>[48] @[CLBlut4N10Alu.scala 38:18]
    node _OPIN_73_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_73_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_73_T_2 = and(OAlu[0], _OPIN_73_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_73_T_3 = mux(_OPIN_73_T, _OPIN_73_T_2, OClb[0]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_73 <= _OPIN_73_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_74_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_74_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_74_T_2 = and(OAlu[1], _OPIN_74_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_74_T_3 = mux(_OPIN_74_T, _OPIN_74_T_2, OClb[1]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_74 <= _OPIN_74_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_75_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_75_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_75_T_2 = and(OAlu[2], _OPIN_75_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_75_T_3 = mux(_OPIN_75_T, _OPIN_75_T_2, OClb[2]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_75 <= _OPIN_75_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_76_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_76_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_76_T_2 = and(OAlu[3], _OPIN_76_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_76_T_3 = mux(_OPIN_76_T, _OPIN_76_T_2, OClb[3]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_76 <= _OPIN_76_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_77_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_77_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_77_T_2 = and(OAlu[4], _OPIN_77_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_77_T_3 = mux(_OPIN_77_T, _OPIN_77_T_2, OClb[4]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_77 <= _OPIN_77_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_78_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_78_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_78_T_2 = and(OAlu[5], _OPIN_78_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_78_T_3 = mux(_OPIN_78_T, _OPIN_78_T_2, OClb[5]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_78 <= _OPIN_78_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_79_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_79_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_79_T_2 = and(OAlu[6], _OPIN_79_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_79_T_3 = mux(_OPIN_79_T, _OPIN_79_T_2, OClb[6]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_79 <= _OPIN_79_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_80_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_80_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_80_T_2 = and(OAlu[7], _OPIN_80_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_80_T_3 = mux(_OPIN_80_T, _OPIN_80_T_2, OClb[7]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_80 <= _OPIN_80_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_81_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_81_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_81_T_2 = and(OAlu[8], _OPIN_81_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_81_T_3 = mux(_OPIN_81_T, _OPIN_81_T_2, OClb[8]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_81 <= _OPIN_81_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_82_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_82_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_82_T_2 = and(OAlu[9], _OPIN_82_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_82_T_3 = mux(_OPIN_82_T, _OPIN_82_T_2, OClb[9]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_82 <= _OPIN_82_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_83_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_83_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_83_T_2 = and(OAlu[10], _OPIN_83_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_83_T_3 = mux(_OPIN_83_T, _OPIN_83_T_2, OClb[10]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_83 <= _OPIN_83_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_84_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_84_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_84_T_2 = and(OAlu[11], _OPIN_84_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_84_T_3 = mux(_OPIN_84_T, _OPIN_84_T_2, OClb[11]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_84 <= _OPIN_84_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_85_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_85_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_85_T_2 = and(OAlu[12], _OPIN_85_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_85_T_3 = mux(_OPIN_85_T, _OPIN_85_T_2, OClb[12]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_85 <= _OPIN_85_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_86_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_86_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_86_T_2 = and(OAlu[13], _OPIN_86_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_86_T_3 = mux(_OPIN_86_T, _OPIN_86_T_2, OClb[13]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_86 <= _OPIN_86_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_87_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_87_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_87_T_2 = and(OAlu[14], _OPIN_87_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_87_T_3 = mux(_OPIN_87_T, _OPIN_87_T_2, OClb[14]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_87 <= _OPIN_87_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_88_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_88_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_88_T_2 = and(OAlu[15], _OPIN_88_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_88_T_3 = mux(_OPIN_88_T, _OPIN_88_T_2, OClb[15]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_88 <= _OPIN_88_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_89_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_89_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_89_T_2 = and(OAlu[16], _OPIN_89_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_89_T_3 = mux(_OPIN_89_T, _OPIN_89_T_2, OClb[16]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_89 <= _OPIN_89_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_90_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_90_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_90_T_2 = and(OAlu[17], _OPIN_90_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_90_T_3 = mux(_OPIN_90_T, _OPIN_90_T_2, OClb[17]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_90 <= _OPIN_90_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_91_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_91_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_91_T_2 = and(OAlu[18], _OPIN_91_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_91_T_3 = mux(_OPIN_91_T, _OPIN_91_T_2, OClb[18]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_91 <= _OPIN_91_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_92_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_92_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_92_T_2 = and(OAlu[19], _OPIN_92_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_92_T_3 = mux(_OPIN_92_T, _OPIN_92_T_2, OClb[19]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_92 <= _OPIN_92_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_93_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_93_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_93_T_2 = and(OAlu[20], _OPIN_93_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_93_T_3 = mux(_OPIN_93_T, _OPIN_93_T_2, OClb[20]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_93 <= _OPIN_93_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_94_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_94_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_94_T_2 = and(OAlu[21], _OPIN_94_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_94_T_3 = mux(_OPIN_94_T, _OPIN_94_T_2, OClb[21]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_94 <= _OPIN_94_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_95_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_95_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_95_T_2 = and(OAlu[22], _OPIN_95_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_95_T_3 = mux(_OPIN_95_T, _OPIN_95_T_2, OClb[22]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_95 <= _OPIN_95_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_96_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_96_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_96_T_2 = and(OAlu[23], _OPIN_96_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_96_T_3 = mux(_OPIN_96_T, _OPIN_96_T_2, OClb[23]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_96 <= _OPIN_96_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_97_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_97_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_97_T_2 = and(OAlu[24], _OPIN_97_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_97_T_3 = mux(_OPIN_97_T, _OPIN_97_T_2, OClb[24]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_97 <= _OPIN_97_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_98_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_98_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_98_T_2 = and(OAlu[25], _OPIN_98_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_98_T_3 = mux(_OPIN_98_T, _OPIN_98_T_2, OClb[25]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_98 <= _OPIN_98_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_99_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_99_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_99_T_2 = and(OAlu[26], _OPIN_99_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_99_T_3 = mux(_OPIN_99_T, _OPIN_99_T_2, OClb[26]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_99 <= _OPIN_99_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_100_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_100_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_100_T_2 = and(OAlu[27], _OPIN_100_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_100_T_3 = mux(_OPIN_100_T, _OPIN_100_T_2, OClb[27]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_100 <= _OPIN_100_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_101_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_101_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_101_T_2 = and(OAlu[28], _OPIN_101_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_101_T_3 = mux(_OPIN_101_T, _OPIN_101_T_2, OClb[28]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_101 <= _OPIN_101_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_102_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_102_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_102_T_2 = and(OAlu[29], _OPIN_102_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_102_T_3 = mux(_OPIN_102_T, _OPIN_102_T_2, OClb[29]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_102 <= _OPIN_102_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_103_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_103_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_103_T_2 = and(OAlu[30], _OPIN_103_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_103_T_3 = mux(_OPIN_103_T, _OPIN_103_T_2, OClb[30]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_103 <= _OPIN_103_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_104_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_104_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_104_T_2 = and(OAlu[31], _OPIN_104_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_104_T_3 = mux(_OPIN_104_T, _OPIN_104_T_2, OClb[31]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_104 <= _OPIN_104_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_105_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_105_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_105_T_2 = and(OAlu[32], _OPIN_105_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_105_T_3 = mux(_OPIN_105_T, _OPIN_105_T_2, OClb[32]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_105 <= _OPIN_105_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_106_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_106_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_106_T_2 = and(OAlu[33], _OPIN_106_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_106_T_3 = mux(_OPIN_106_T, _OPIN_106_T_2, OClb[33]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_106 <= _OPIN_106_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_107_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_107_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_107_T_2 = and(OAlu[34], _OPIN_107_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_107_T_3 = mux(_OPIN_107_T, _OPIN_107_T_2, OClb[34]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_107 <= _OPIN_107_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_108_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_108_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_108_T_2 = and(OAlu[35], _OPIN_108_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_108_T_3 = mux(_OPIN_108_T, _OPIN_108_T_2, OClb[35]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_108 <= _OPIN_108_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_109_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_109_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_109_T_2 = and(OAlu[36], _OPIN_109_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_109_T_3 = mux(_OPIN_109_T, _OPIN_109_T_2, OClb[36]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_109 <= _OPIN_109_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_110_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_110_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_110_T_2 = and(OAlu[37], _OPIN_110_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_110_T_3 = mux(_OPIN_110_T, _OPIN_110_T_2, OClb[37]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_110 <= _OPIN_110_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_111_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_111_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_111_T_2 = and(OAlu[38], _OPIN_111_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_111_T_3 = mux(_OPIN_111_T, _OPIN_111_T_2, OClb[38]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_111 <= _OPIN_111_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_112_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_112_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_112_T_2 = and(OAlu[39], _OPIN_112_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_112_T_3 = mux(_OPIN_112_T, _OPIN_112_T_2, OClb[39]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_112 <= _OPIN_112_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_113_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_113_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_113_T_2 = and(OAlu[40], _OPIN_113_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_113_T_3 = mux(_OPIN_113_T, _OPIN_113_T_2, OClb[40]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_113 <= _OPIN_113_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_114_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_114_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_114_T_2 = and(OAlu[41], _OPIN_114_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_114_T_3 = mux(_OPIN_114_T, _OPIN_114_T_2, OClb[41]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_114 <= _OPIN_114_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_115_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_115_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_115_T_2 = and(OAlu[42], _OPIN_115_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_115_T_3 = mux(_OPIN_115_T, _OPIN_115_T_2, OClb[42]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_115 <= _OPIN_115_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_116_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_116_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_116_T_2 = and(OAlu[43], _OPIN_116_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_116_T_3 = mux(_OPIN_116_T, _OPIN_116_T_2, OClb[43]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_116 <= _OPIN_116_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_117_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_117_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_117_T_2 = and(OAlu[44], _OPIN_117_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_117_T_3 = mux(_OPIN_117_T, _OPIN_117_T_2, OClb[44]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_117 <= _OPIN_117_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_118_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_118_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_118_T_2 = and(OAlu[45], _OPIN_118_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_118_T_3 = mux(_OPIN_118_T, _OPIN_118_T_2, OClb[45]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_118 <= _OPIN_118_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_119_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_119_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_119_T_2 = and(OAlu[46], _OPIN_119_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_119_T_3 = mux(_OPIN_119_T, _OPIN_119_T_2, OClb[46]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_119 <= _OPIN_119_T_3 @[CLBlut4N10Alu.scala 40:9]
    node _OPIN_120_T = bits(configBits, 192, 192) @[CLBlut4N10Alu.scala 40:26]
    node _OPIN_120_T_1 = eq(gndLBouts, UInt<1>("h0")) @[CLBlut4N10Alu.scala 40:58]
    node _OPIN_120_T_2 = and(OAlu[47], _OPIN_120_T_1) @[CLBlut4N10Alu.scala 40:56]
    node _OPIN_120_T_3 = mux(_OPIN_120_T, _OPIN_120_T_2, OClb[47]) @[CLBlut4N10Alu.scala 40:15]
    OPIN_120 <= _OPIN_120_T_3 @[CLBlut4N10Alu.scala 40:9]
    wire _IPINsasUint_WIRE : UInt<1>[72] @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[0] <= IPIN_0 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[1] <= IPIN_1 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[2] <= IPIN_2 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[3] <= IPIN_3 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[4] <= IPIN_4 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[5] <= IPIN_5 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[6] <= IPIN_6 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[7] <= IPIN_7 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[8] <= IPIN_8 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[9] <= IPIN_9 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[10] <= IPIN_10 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[11] <= IPIN_11 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[12] <= IPIN_12 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[13] <= IPIN_13 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[14] <= IPIN_14 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[15] <= IPIN_15 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[16] <= IPIN_16 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[17] <= IPIN_17 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[18] <= IPIN_18 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[19] <= IPIN_19 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[20] <= IPIN_20 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[21] <= IPIN_21 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[22] <= IPIN_22 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[23] <= IPIN_23 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[24] <= IPIN_24 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[25] <= IPIN_25 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[26] <= IPIN_26 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[27] <= IPIN_27 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[28] <= IPIN_28 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[29] <= IPIN_29 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[30] <= IPIN_30 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[31] <= IPIN_31 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[32] <= IPIN_32 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[33] <= IPIN_33 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[34] <= IPIN_34 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[35] <= IPIN_35 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[36] <= IPIN_36 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[37] <= IPIN_37 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[38] <= IPIN_38 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[39] <= IPIN_39 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[40] <= IPIN_40 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[41] <= IPIN_41 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[42] <= IPIN_42 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[43] <= IPIN_43 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[44] <= IPIN_44 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[45] <= IPIN_45 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[46] <= IPIN_46 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[47] <= IPIN_47 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[48] <= IPIN_48 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[49] <= IPIN_49 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[50] <= IPIN_50 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[51] <= IPIN_51 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[52] <= IPIN_52 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[53] <= IPIN_53 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[54] <= IPIN_54 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[55] <= IPIN_55 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[56] <= IPIN_56 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[57] <= IPIN_57 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[58] <= IPIN_58 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[59] <= IPIN_59 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[60] <= IPIN_60 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[61] <= IPIN_61 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[62] <= IPIN_62 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[63] <= IPIN_63 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[64] <= IPIN_64 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[65] <= IPIN_65 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[66] <= IPIN_66 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[67] <= IPIN_67 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[68] <= IPIN_68 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[69] <= IPIN_69 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[70] <= IPIN_70 @[CLBlut4N10Alu.scala 44:28]
    _IPINsasUint_WIRE[71] <= IPIN_71 @[CLBlut4N10Alu.scala 44:28]
    node IPINsasUint_lo_lo_lo_lo_lo = cat(_IPINsasUint_WIRE[1], _IPINsasUint_WIRE[0]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_lo_lo_hi = cat(_IPINsasUint_WIRE[3], _IPINsasUint_WIRE[2]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_lo_lo = cat(IPINsasUint_lo_lo_lo_lo_hi, IPINsasUint_lo_lo_lo_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_lo_hi_lo = cat(_IPINsasUint_WIRE[5], _IPINsasUint_WIRE[4]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_lo_hi_hi_hi = cat(_IPINsasUint_WIRE[8], _IPINsasUint_WIRE[7]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_lo_hi_hi = cat(IPINsasUint_lo_lo_lo_hi_hi_hi, _IPINsasUint_WIRE[6]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_lo_hi = cat(IPINsasUint_lo_lo_lo_hi_hi, IPINsasUint_lo_lo_lo_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_lo = cat(IPINsasUint_lo_lo_lo_hi, IPINsasUint_lo_lo_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi_lo_lo = cat(_IPINsasUint_WIRE[10], _IPINsasUint_WIRE[9]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi_lo_hi = cat(_IPINsasUint_WIRE[12], _IPINsasUint_WIRE[11]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi_lo = cat(IPINsasUint_lo_lo_hi_lo_hi, IPINsasUint_lo_lo_hi_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi_hi_lo = cat(_IPINsasUint_WIRE[14], _IPINsasUint_WIRE[13]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi_hi_hi_hi = cat(_IPINsasUint_WIRE[17], _IPINsasUint_WIRE[16]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi_hi_hi = cat(IPINsasUint_lo_lo_hi_hi_hi_hi, _IPINsasUint_WIRE[15]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi_hi = cat(IPINsasUint_lo_lo_hi_hi_hi, IPINsasUint_lo_lo_hi_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo_hi = cat(IPINsasUint_lo_lo_hi_hi, IPINsasUint_lo_lo_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_lo = cat(IPINsasUint_lo_lo_hi, IPINsasUint_lo_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo_lo_lo = cat(_IPINsasUint_WIRE[19], _IPINsasUint_WIRE[18]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo_lo_hi = cat(_IPINsasUint_WIRE[21], _IPINsasUint_WIRE[20]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo_lo = cat(IPINsasUint_lo_hi_lo_lo_hi, IPINsasUint_lo_hi_lo_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo_hi_lo = cat(_IPINsasUint_WIRE[23], _IPINsasUint_WIRE[22]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo_hi_hi_hi = cat(_IPINsasUint_WIRE[26], _IPINsasUint_WIRE[25]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo_hi_hi = cat(IPINsasUint_lo_hi_lo_hi_hi_hi, _IPINsasUint_WIRE[24]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo_hi = cat(IPINsasUint_lo_hi_lo_hi_hi, IPINsasUint_lo_hi_lo_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_lo = cat(IPINsasUint_lo_hi_lo_hi, IPINsasUint_lo_hi_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi_lo_lo = cat(_IPINsasUint_WIRE[28], _IPINsasUint_WIRE[27]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi_lo_hi = cat(_IPINsasUint_WIRE[30], _IPINsasUint_WIRE[29]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi_lo = cat(IPINsasUint_lo_hi_hi_lo_hi, IPINsasUint_lo_hi_hi_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi_hi_lo = cat(_IPINsasUint_WIRE[32], _IPINsasUint_WIRE[31]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi_hi_hi_hi = cat(_IPINsasUint_WIRE[35], _IPINsasUint_WIRE[34]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi_hi_hi = cat(IPINsasUint_lo_hi_hi_hi_hi_hi, _IPINsasUint_WIRE[33]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi_hi = cat(IPINsasUint_lo_hi_hi_hi_hi, IPINsasUint_lo_hi_hi_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi_hi = cat(IPINsasUint_lo_hi_hi_hi, IPINsasUint_lo_hi_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo_hi = cat(IPINsasUint_lo_hi_hi, IPINsasUint_lo_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_lo = cat(IPINsasUint_lo_hi, IPINsasUint_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo_lo_lo = cat(_IPINsasUint_WIRE[37], _IPINsasUint_WIRE[36]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo_lo_hi = cat(_IPINsasUint_WIRE[39], _IPINsasUint_WIRE[38]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo_lo = cat(IPINsasUint_hi_lo_lo_lo_hi, IPINsasUint_hi_lo_lo_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo_hi_lo = cat(_IPINsasUint_WIRE[41], _IPINsasUint_WIRE[40]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo_hi_hi_hi = cat(_IPINsasUint_WIRE[44], _IPINsasUint_WIRE[43]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo_hi_hi = cat(IPINsasUint_hi_lo_lo_hi_hi_hi, _IPINsasUint_WIRE[42]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo_hi = cat(IPINsasUint_hi_lo_lo_hi_hi, IPINsasUint_hi_lo_lo_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_lo = cat(IPINsasUint_hi_lo_lo_hi, IPINsasUint_hi_lo_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi_lo_lo = cat(_IPINsasUint_WIRE[46], _IPINsasUint_WIRE[45]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi_lo_hi = cat(_IPINsasUint_WIRE[48], _IPINsasUint_WIRE[47]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi_lo = cat(IPINsasUint_hi_lo_hi_lo_hi, IPINsasUint_hi_lo_hi_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi_hi_lo = cat(_IPINsasUint_WIRE[50], _IPINsasUint_WIRE[49]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi_hi_hi_hi = cat(_IPINsasUint_WIRE[53], _IPINsasUint_WIRE[52]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi_hi_hi = cat(IPINsasUint_hi_lo_hi_hi_hi_hi, _IPINsasUint_WIRE[51]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi_hi = cat(IPINsasUint_hi_lo_hi_hi_hi, IPINsasUint_hi_lo_hi_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo_hi = cat(IPINsasUint_hi_lo_hi_hi, IPINsasUint_hi_lo_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_lo = cat(IPINsasUint_hi_lo_hi, IPINsasUint_hi_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo_lo_lo = cat(_IPINsasUint_WIRE[55], _IPINsasUint_WIRE[54]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo_lo_hi = cat(_IPINsasUint_WIRE[57], _IPINsasUint_WIRE[56]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo_lo = cat(IPINsasUint_hi_hi_lo_lo_hi, IPINsasUint_hi_hi_lo_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo_hi_lo = cat(_IPINsasUint_WIRE[59], _IPINsasUint_WIRE[58]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo_hi_hi_hi = cat(_IPINsasUint_WIRE[62], _IPINsasUint_WIRE[61]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo_hi_hi = cat(IPINsasUint_hi_hi_lo_hi_hi_hi, _IPINsasUint_WIRE[60]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo_hi = cat(IPINsasUint_hi_hi_lo_hi_hi, IPINsasUint_hi_hi_lo_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_lo = cat(IPINsasUint_hi_hi_lo_hi, IPINsasUint_hi_hi_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi_lo_lo = cat(_IPINsasUint_WIRE[64], _IPINsasUint_WIRE[63]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi_lo_hi = cat(_IPINsasUint_WIRE[66], _IPINsasUint_WIRE[65]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi_lo = cat(IPINsasUint_hi_hi_hi_lo_hi, IPINsasUint_hi_hi_hi_lo_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi_hi_lo = cat(_IPINsasUint_WIRE[68], _IPINsasUint_WIRE[67]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi_hi_hi_hi = cat(_IPINsasUint_WIRE[71], _IPINsasUint_WIRE[70]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi_hi_hi = cat(IPINsasUint_hi_hi_hi_hi_hi_hi, _IPINsasUint_WIRE[69]) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi_hi = cat(IPINsasUint_hi_hi_hi_hi_hi, IPINsasUint_hi_hi_hi_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi_hi = cat(IPINsasUint_hi_hi_hi_hi, IPINsasUint_hi_hi_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi_hi = cat(IPINsasUint_hi_hi_hi, IPINsasUint_hi_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint_hi = cat(IPINsasUint_hi_hi, IPINsasUint_hi_lo) @[CLBlut4N10Alu.scala 44:50]
    node IPINsasUint = cat(IPINsasUint_hi, IPINsasUint_lo) @[CLBlut4N10Alu.scala 44:50]
    inst alu of AluMul8 @[CLBlut4N10Alu.scala 45:53]
    alu.clock <= clock
    alu.reset <= reset
    alu.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 46:20]
    node _alu_io_i0_T = bits(IPINsasUint, 15, 0) @[CLBlut4N10Alu.scala 47:27]
    alu.io.i0 <= _alu_io_i0_T @[CLBlut4N10Alu.scala 47:13]
    node _alu_io_i1_T = bits(IPINsasUint, 31, 16) @[CLBlut4N10Alu.scala 48:27]
    alu.io.i1 <= _alu_io_i1_T @[CLBlut4N10Alu.scala 48:13]
    node _alu_io_ctrl_T = bits(IPINsasUint, 39, 32) @[CLBlut4N10Alu.scala 49:29]
    alu.io.ctrl <= _alu_io_ctrl_T @[CLBlut4N10Alu.scala 49:15]
    node _alu_io_ib32_T = bits(IPINsasUint, 71, 40) @[CLBlut4N10Alu.scala 50:29]
    alu.io.ib32 <= _alu_io_ib32_T @[CLBlut4N10Alu.scala 50:15]
    node _OAlu_0_T = bits(alu.io.q, 0, 0) @[CLBlut4N10Alu.scala 51:50]
    OAlu[0] <= _OAlu_0_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_1_T = bits(alu.io.q, 1, 1) @[CLBlut4N10Alu.scala 51:50]
    OAlu[1] <= _OAlu_1_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_2_T = bits(alu.io.q, 2, 2) @[CLBlut4N10Alu.scala 51:50]
    OAlu[2] <= _OAlu_2_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_3_T = bits(alu.io.q, 3, 3) @[CLBlut4N10Alu.scala 51:50]
    OAlu[3] <= _OAlu_3_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_4_T = bits(alu.io.q, 4, 4) @[CLBlut4N10Alu.scala 51:50]
    OAlu[4] <= _OAlu_4_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_5_T = bits(alu.io.q, 5, 5) @[CLBlut4N10Alu.scala 51:50]
    OAlu[5] <= _OAlu_5_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_6_T = bits(alu.io.q, 6, 6) @[CLBlut4N10Alu.scala 51:50]
    OAlu[6] <= _OAlu_6_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_7_T = bits(alu.io.q, 7, 7) @[CLBlut4N10Alu.scala 51:50]
    OAlu[7] <= _OAlu_7_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_8_T = bits(alu.io.q, 8, 8) @[CLBlut4N10Alu.scala 51:50]
    OAlu[8] <= _OAlu_8_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_9_T = bits(alu.io.q, 9, 9) @[CLBlut4N10Alu.scala 51:50]
    OAlu[9] <= _OAlu_9_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_10_T = bits(alu.io.q, 10, 10) @[CLBlut4N10Alu.scala 51:50]
    OAlu[10] <= _OAlu_10_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_11_T = bits(alu.io.q, 11, 11) @[CLBlut4N10Alu.scala 51:50]
    OAlu[11] <= _OAlu_11_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_12_T = bits(alu.io.q, 12, 12) @[CLBlut4N10Alu.scala 51:50]
    OAlu[12] <= _OAlu_12_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_13_T = bits(alu.io.q, 13, 13) @[CLBlut4N10Alu.scala 51:50]
    OAlu[13] <= _OAlu_13_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_14_T = bits(alu.io.q, 14, 14) @[CLBlut4N10Alu.scala 51:50]
    OAlu[14] <= _OAlu_14_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_15_T = bits(alu.io.q, 15, 15) @[CLBlut4N10Alu.scala 51:50]
    OAlu[15] <= _OAlu_15_T @[CLBlut4N10Alu.scala 51:39]
    node _OAlu_16_T = bits(alu.io.ob32, 0, 0) @[CLBlut4N10Alu.scala 52:54]
    OAlu[16] <= _OAlu_16_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_17_T = bits(alu.io.ob32, 1, 1) @[CLBlut4N10Alu.scala 52:54]
    OAlu[17] <= _OAlu_17_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_18_T = bits(alu.io.ob32, 2, 2) @[CLBlut4N10Alu.scala 52:54]
    OAlu[18] <= _OAlu_18_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_19_T = bits(alu.io.ob32, 3, 3) @[CLBlut4N10Alu.scala 52:54]
    OAlu[19] <= _OAlu_19_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_20_T = bits(alu.io.ob32, 4, 4) @[CLBlut4N10Alu.scala 52:54]
    OAlu[20] <= _OAlu_20_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_21_T = bits(alu.io.ob32, 5, 5) @[CLBlut4N10Alu.scala 52:54]
    OAlu[21] <= _OAlu_21_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_22_T = bits(alu.io.ob32, 6, 6) @[CLBlut4N10Alu.scala 52:54]
    OAlu[22] <= _OAlu_22_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_23_T = bits(alu.io.ob32, 7, 7) @[CLBlut4N10Alu.scala 52:54]
    OAlu[23] <= _OAlu_23_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_24_T = bits(alu.io.ob32, 8, 8) @[CLBlut4N10Alu.scala 52:54]
    OAlu[24] <= _OAlu_24_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_25_T = bits(alu.io.ob32, 9, 9) @[CLBlut4N10Alu.scala 52:54]
    OAlu[25] <= _OAlu_25_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_26_T = bits(alu.io.ob32, 10, 10) @[CLBlut4N10Alu.scala 52:54]
    OAlu[26] <= _OAlu_26_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_27_T = bits(alu.io.ob32, 11, 11) @[CLBlut4N10Alu.scala 52:54]
    OAlu[27] <= _OAlu_27_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_28_T = bits(alu.io.ob32, 12, 12) @[CLBlut4N10Alu.scala 52:54]
    OAlu[28] <= _OAlu_28_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_29_T = bits(alu.io.ob32, 13, 13) @[CLBlut4N10Alu.scala 52:54]
    OAlu[29] <= _OAlu_29_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_30_T = bits(alu.io.ob32, 14, 14) @[CLBlut4N10Alu.scala 52:54]
    OAlu[30] <= _OAlu_30_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_31_T = bits(alu.io.ob32, 15, 15) @[CLBlut4N10Alu.scala 52:54]
    OAlu[31] <= _OAlu_31_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_32_T = bits(alu.io.ob32, 16, 16) @[CLBlut4N10Alu.scala 52:54]
    OAlu[32] <= _OAlu_32_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_33_T = bits(alu.io.ob32, 17, 17) @[CLBlut4N10Alu.scala 52:54]
    OAlu[33] <= _OAlu_33_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_34_T = bits(alu.io.ob32, 18, 18) @[CLBlut4N10Alu.scala 52:54]
    OAlu[34] <= _OAlu_34_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_35_T = bits(alu.io.ob32, 19, 19) @[CLBlut4N10Alu.scala 52:54]
    OAlu[35] <= _OAlu_35_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_36_T = bits(alu.io.ob32, 20, 20) @[CLBlut4N10Alu.scala 52:54]
    OAlu[36] <= _OAlu_36_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_37_T = bits(alu.io.ob32, 21, 21) @[CLBlut4N10Alu.scala 52:54]
    OAlu[37] <= _OAlu_37_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_38_T = bits(alu.io.ob32, 22, 22) @[CLBlut4N10Alu.scala 52:54]
    OAlu[38] <= _OAlu_38_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_39_T = bits(alu.io.ob32, 23, 23) @[CLBlut4N10Alu.scala 52:54]
    OAlu[39] <= _OAlu_39_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_40_T = bits(alu.io.ob32, 24, 24) @[CLBlut4N10Alu.scala 52:54]
    OAlu[40] <= _OAlu_40_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_41_T = bits(alu.io.ob32, 25, 25) @[CLBlut4N10Alu.scala 52:54]
    OAlu[41] <= _OAlu_41_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_42_T = bits(alu.io.ob32, 26, 26) @[CLBlut4N10Alu.scala 52:54]
    OAlu[42] <= _OAlu_42_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_43_T = bits(alu.io.ob32, 27, 27) @[CLBlut4N10Alu.scala 52:54]
    OAlu[43] <= _OAlu_43_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_44_T = bits(alu.io.ob32, 28, 28) @[CLBlut4N10Alu.scala 52:54]
    OAlu[44] <= _OAlu_44_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_45_T = bits(alu.io.ob32, 29, 29) @[CLBlut4N10Alu.scala 52:54]
    OAlu[45] <= _OAlu_45_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_46_T = bits(alu.io.ob32, 30, 30) @[CLBlut4N10Alu.scala 52:54]
    OAlu[46] <= _OAlu_46_T @[CLBlut4N10Alu.scala 52:40]
    node _OAlu_47_T = bits(alu.io.ob32, 31, 31) @[CLBlut4N10Alu.scala 52:54]
    OAlu[47] <= _OAlu_47_T @[CLBlut4N10Alu.scala 52:40]
    node _alu_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 53:30]
    alu.io.clkEnb <= _alu_io_clkEnb_T @[CLBlut4N10Alu.scala 53:17]
    alu.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 54:18]
    node _alu_io_config_T = bits(configBits, 33, 2) @[CLBlut4N10Alu.scala 55:30]
    alu.io.config <= _alu_io_config_T @[CLBlut4N10Alu.scala 55:17]
    inst BLE_0 of Ble4 @[CLBlut4N10Alu.scala 65:48]
    BLE_0.clock <= clock
    BLE_0.reset <= reset
    inst BLE_1 of Ble4_1 @[CLBlut4N10Alu.scala 65:48]
    BLE_1.clock <= clock
    BLE_1.reset <= reset
    inst BLE_2 of Ble4_2 @[CLBlut4N10Alu.scala 65:48]
    BLE_2.clock <= clock
    BLE_2.reset <= reset
    inst BLE_3 of Ble4_3 @[CLBlut4N10Alu.scala 65:48]
    BLE_3.clock <= clock
    BLE_3.reset <= reset
    inst BLE_4 of Ble4_4 @[CLBlut4N10Alu.scala 65:48]
    BLE_4.clock <= clock
    BLE_4.reset <= reset
    inst BLE_5 of Ble4_5 @[CLBlut4N10Alu.scala 65:48]
    BLE_5.clock <= clock
    BLE_5.reset <= reset
    inst BLE_6 of Ble4_6 @[CLBlut4N10Alu.scala 65:48]
    BLE_6.clock <= clock
    BLE_6.reset <= reset
    inst BLE_7 of Ble4_7 @[CLBlut4N10Alu.scala 65:48]
    BLE_7.clock <= clock
    BLE_7.reset <= reset
    node _BLE_0_io_config_T = bits(configBits, 19, 0) @[CLBlut4N10Alu.scala 67:38]
    BLE_0.io.config <= _BLE_0_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_0_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_0_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_0_io_in_0_T_2 = cat(_BLE_0_io_in_0_T, _BLE_0_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_0_io_in_0_T_3 = bits(I_0, 2, 2) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_0_io_in_0_T_4 = bits(I_0, 2, 2) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_0_io_in_0_T_5 = bits(I_0, 1, 1) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_0_io_in_0_T_6 = bits(I_0, 0, 0) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_0_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_0_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_0_T_8 = mux(_BLE_0_io_in_0_T_7, _BLE_0_io_in_0_T_4, _BLE_0_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_0_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_0_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_0_T_10 = mux(_BLE_0_io_in_0_T_9, _BLE_0_io_in_0_T_5, _BLE_0_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_0_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_0_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_0_T_12 = mux(_BLE_0_io_in_0_T_11, _BLE_0_io_in_0_T_6, _BLE_0_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_0.io.in[0] <= _BLE_0_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_0_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_0_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_0_io_in_1_T_2 = cat(_BLE_0_io_in_1_T, _BLE_0_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_0_io_in_1_T_3 = bits(I_1, 2, 2) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_0_io_in_1_T_4 = bits(I_1, 2, 2) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_0_io_in_1_T_5 = bits(I_1, 1, 1) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_0_io_in_1_T_6 = bits(I_1, 0, 0) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_0_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_0_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_1_T_8 = mux(_BLE_0_io_in_1_T_7, _BLE_0_io_in_1_T_4, _BLE_0_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_0_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_0_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_1_T_10 = mux(_BLE_0_io_in_1_T_9, _BLE_0_io_in_1_T_5, _BLE_0_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_0_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_0_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_1_T_12 = mux(_BLE_0_io_in_1_T_11, _BLE_0_io_in_1_T_6, _BLE_0_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_0.io.in[1] <= _BLE_0_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_0_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_0_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_0_io_in_2_T_2 = cat(_BLE_0_io_in_2_T, _BLE_0_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_0_io_in_2_T_3 = bits(I_2, 2, 2) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_0_io_in_2_T_4 = bits(I_2, 2, 2) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_0_io_in_2_T_5 = bits(I_2, 1, 1) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_0_io_in_2_T_6 = bits(I_2, 0, 0) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_0_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_0_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_2_T_8 = mux(_BLE_0_io_in_2_T_7, _BLE_0_io_in_2_T_4, _BLE_0_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_0_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_0_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_2_T_10 = mux(_BLE_0_io_in_2_T_9, _BLE_0_io_in_2_T_5, _BLE_0_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_0_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_0_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_2_T_12 = mux(_BLE_0_io_in_2_T_11, _BLE_0_io_in_2_T_6, _BLE_0_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_0.io.in[2] <= _BLE_0_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_0_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_0_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_0_io_in_3_T_2 = cat(_BLE_0_io_in_3_T, _BLE_0_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_0_io_in_3_T_3 = bits(I_3, 2, 2) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_0_io_in_3_T_4 = bits(I_3, 2, 2) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_0_io_in_3_T_5 = bits(I_3, 1, 1) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_0_io_in_3_T_6 = bits(I_3, 0, 0) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_0_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_0_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_3_T_8 = mux(_BLE_0_io_in_3_T_7, _BLE_0_io_in_3_T_4, _BLE_0_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_0_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_0_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_3_T_10 = mux(_BLE_0_io_in_3_T_9, _BLE_0_io_in_3_T_5, _BLE_0_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_0_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_0_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_0_io_in_3_T_12 = mux(_BLE_0_io_in_3_T_11, _BLE_0_io_in_3_T_6, _BLE_0_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_0.io.in[3] <= _BLE_0_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[0] <= BLE_0.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[8] <= BLE_0.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_0.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_0_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_0.io.clkEnb <= _BLE_0_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_0.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    node _BLE_1_io_config_T = bits(configBits, 39, 20) @[CLBlut4N10Alu.scala 67:38]
    BLE_1.io.config <= _BLE_1_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_1_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_1_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_1_io_in_0_T_2 = cat(_BLE_1_io_in_0_T, _BLE_1_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_1_io_in_0_T_3 = bits(I_0, 3, 3) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_1_io_in_0_T_4 = bits(I_0, 3, 3) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_1_io_in_0_T_5 = bits(I_0, 2, 2) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_1_io_in_0_T_6 = bits(I_0, 1, 1) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_1_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_1_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_0_T_8 = mux(_BLE_1_io_in_0_T_7, _BLE_1_io_in_0_T_4, _BLE_1_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_1_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_1_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_0_T_10 = mux(_BLE_1_io_in_0_T_9, _BLE_1_io_in_0_T_5, _BLE_1_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_1_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_1_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_0_T_12 = mux(_BLE_1_io_in_0_T_11, _BLE_1_io_in_0_T_6, _BLE_1_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_1.io.in[0] <= _BLE_1_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_1_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_1_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_1_io_in_1_T_2 = cat(_BLE_1_io_in_1_T, _BLE_1_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_1_io_in_1_T_3 = bits(I_1, 3, 3) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_1_io_in_1_T_4 = bits(I_1, 3, 3) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_1_io_in_1_T_5 = bits(I_1, 2, 2) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_1_io_in_1_T_6 = bits(I_1, 1, 1) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_1_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_1_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_1_T_8 = mux(_BLE_1_io_in_1_T_7, _BLE_1_io_in_1_T_4, _BLE_1_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_1_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_1_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_1_T_10 = mux(_BLE_1_io_in_1_T_9, _BLE_1_io_in_1_T_5, _BLE_1_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_1_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_1_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_1_T_12 = mux(_BLE_1_io_in_1_T_11, _BLE_1_io_in_1_T_6, _BLE_1_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_1.io.in[1] <= _BLE_1_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_1_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_1_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_1_io_in_2_T_2 = cat(_BLE_1_io_in_2_T, _BLE_1_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_1_io_in_2_T_3 = bits(I_2, 3, 3) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_1_io_in_2_T_4 = bits(I_2, 3, 3) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_1_io_in_2_T_5 = bits(I_2, 2, 2) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_1_io_in_2_T_6 = bits(I_2, 1, 1) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_1_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_1_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_2_T_8 = mux(_BLE_1_io_in_2_T_7, _BLE_1_io_in_2_T_4, _BLE_1_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_1_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_1_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_2_T_10 = mux(_BLE_1_io_in_2_T_9, _BLE_1_io_in_2_T_5, _BLE_1_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_1_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_1_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_2_T_12 = mux(_BLE_1_io_in_2_T_11, _BLE_1_io_in_2_T_6, _BLE_1_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_1.io.in[2] <= _BLE_1_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_1_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_1_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_1_io_in_3_T_2 = cat(_BLE_1_io_in_3_T, _BLE_1_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_1_io_in_3_T_3 = bits(I_3, 3, 3) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_1_io_in_3_T_4 = bits(I_3, 3, 3) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_1_io_in_3_T_5 = bits(I_3, 2, 2) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_1_io_in_3_T_6 = bits(I_3, 1, 1) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_1_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_1_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_3_T_8 = mux(_BLE_1_io_in_3_T_7, _BLE_1_io_in_3_T_4, _BLE_1_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_1_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_1_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_3_T_10 = mux(_BLE_1_io_in_3_T_9, _BLE_1_io_in_3_T_5, _BLE_1_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_1_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_1_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_1_io_in_3_T_12 = mux(_BLE_1_io_in_3_T_11, _BLE_1_io_in_3_T_6, _BLE_1_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_1.io.in[3] <= _BLE_1_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[1] <= BLE_1.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[9] <= BLE_1.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_1.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_1_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_1.io.clkEnb <= _BLE_1_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_1.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    node _BLE_2_io_config_T = bits(configBits, 59, 40) @[CLBlut4N10Alu.scala 67:38]
    BLE_2.io.config <= _BLE_2_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_2_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_2_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_2_io_in_0_T_2 = cat(_BLE_2_io_in_0_T, _BLE_2_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_2_io_in_0_T_3 = bits(I_0, 4, 4) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_2_io_in_0_T_4 = bits(I_0, 4, 4) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_2_io_in_0_T_5 = bits(I_0, 3, 3) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_2_io_in_0_T_6 = bits(I_0, 2, 2) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_2_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_2_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_0_T_8 = mux(_BLE_2_io_in_0_T_7, _BLE_2_io_in_0_T_4, _BLE_2_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_2_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_2_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_0_T_10 = mux(_BLE_2_io_in_0_T_9, _BLE_2_io_in_0_T_5, _BLE_2_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_2_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_2_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_0_T_12 = mux(_BLE_2_io_in_0_T_11, _BLE_2_io_in_0_T_6, _BLE_2_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_2.io.in[0] <= _BLE_2_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_2_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_2_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_2_io_in_1_T_2 = cat(_BLE_2_io_in_1_T, _BLE_2_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_2_io_in_1_T_3 = bits(I_1, 4, 4) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_2_io_in_1_T_4 = bits(I_1, 4, 4) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_2_io_in_1_T_5 = bits(I_1, 3, 3) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_2_io_in_1_T_6 = bits(I_1, 2, 2) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_2_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_2_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_1_T_8 = mux(_BLE_2_io_in_1_T_7, _BLE_2_io_in_1_T_4, _BLE_2_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_2_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_2_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_1_T_10 = mux(_BLE_2_io_in_1_T_9, _BLE_2_io_in_1_T_5, _BLE_2_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_2_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_2_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_1_T_12 = mux(_BLE_2_io_in_1_T_11, _BLE_2_io_in_1_T_6, _BLE_2_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_2.io.in[1] <= _BLE_2_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_2_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_2_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_2_io_in_2_T_2 = cat(_BLE_2_io_in_2_T, _BLE_2_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_2_io_in_2_T_3 = bits(I_2, 4, 4) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_2_io_in_2_T_4 = bits(I_2, 4, 4) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_2_io_in_2_T_5 = bits(I_2, 3, 3) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_2_io_in_2_T_6 = bits(I_2, 2, 2) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_2_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_2_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_2_T_8 = mux(_BLE_2_io_in_2_T_7, _BLE_2_io_in_2_T_4, _BLE_2_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_2_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_2_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_2_T_10 = mux(_BLE_2_io_in_2_T_9, _BLE_2_io_in_2_T_5, _BLE_2_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_2_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_2_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_2_T_12 = mux(_BLE_2_io_in_2_T_11, _BLE_2_io_in_2_T_6, _BLE_2_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_2.io.in[2] <= _BLE_2_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_2_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_2_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_2_io_in_3_T_2 = cat(_BLE_2_io_in_3_T, _BLE_2_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_2_io_in_3_T_3 = bits(I_3, 4, 4) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_2_io_in_3_T_4 = bits(I_3, 4, 4) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_2_io_in_3_T_5 = bits(I_3, 3, 3) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_2_io_in_3_T_6 = bits(I_3, 2, 2) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_2_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_2_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_3_T_8 = mux(_BLE_2_io_in_3_T_7, _BLE_2_io_in_3_T_4, _BLE_2_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_2_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_2_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_3_T_10 = mux(_BLE_2_io_in_3_T_9, _BLE_2_io_in_3_T_5, _BLE_2_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_2_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_2_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_2_io_in_3_T_12 = mux(_BLE_2_io_in_3_T_11, _BLE_2_io_in_3_T_6, _BLE_2_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_2.io.in[3] <= _BLE_2_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[2] <= BLE_2.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[10] <= BLE_2.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_2.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_2_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_2.io.clkEnb <= _BLE_2_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_2.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    node _BLE_3_io_config_T = bits(configBits, 79, 60) @[CLBlut4N10Alu.scala 67:38]
    BLE_3.io.config <= _BLE_3_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_3_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_3_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_3_io_in_0_T_2 = cat(_BLE_3_io_in_0_T, _BLE_3_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_3_io_in_0_T_3 = bits(I_0, 5, 5) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_3_io_in_0_T_4 = bits(I_0, 5, 5) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_3_io_in_0_T_5 = bits(I_0, 4, 4) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_3_io_in_0_T_6 = bits(I_0, 3, 3) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_3_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_3_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_0_T_8 = mux(_BLE_3_io_in_0_T_7, _BLE_3_io_in_0_T_4, _BLE_3_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_3_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_3_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_0_T_10 = mux(_BLE_3_io_in_0_T_9, _BLE_3_io_in_0_T_5, _BLE_3_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_3_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_3_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_0_T_12 = mux(_BLE_3_io_in_0_T_11, _BLE_3_io_in_0_T_6, _BLE_3_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_3.io.in[0] <= _BLE_3_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_3_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_3_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_3_io_in_1_T_2 = cat(_BLE_3_io_in_1_T, _BLE_3_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_3_io_in_1_T_3 = bits(I_1, 5, 5) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_3_io_in_1_T_4 = bits(I_1, 5, 5) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_3_io_in_1_T_5 = bits(I_1, 4, 4) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_3_io_in_1_T_6 = bits(I_1, 3, 3) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_3_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_3_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_1_T_8 = mux(_BLE_3_io_in_1_T_7, _BLE_3_io_in_1_T_4, _BLE_3_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_3_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_3_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_1_T_10 = mux(_BLE_3_io_in_1_T_9, _BLE_3_io_in_1_T_5, _BLE_3_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_3_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_3_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_1_T_12 = mux(_BLE_3_io_in_1_T_11, _BLE_3_io_in_1_T_6, _BLE_3_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_3.io.in[1] <= _BLE_3_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_3_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_3_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_3_io_in_2_T_2 = cat(_BLE_3_io_in_2_T, _BLE_3_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_3_io_in_2_T_3 = bits(I_2, 5, 5) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_3_io_in_2_T_4 = bits(I_2, 5, 5) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_3_io_in_2_T_5 = bits(I_2, 4, 4) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_3_io_in_2_T_6 = bits(I_2, 3, 3) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_3_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_3_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_2_T_8 = mux(_BLE_3_io_in_2_T_7, _BLE_3_io_in_2_T_4, _BLE_3_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_3_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_3_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_2_T_10 = mux(_BLE_3_io_in_2_T_9, _BLE_3_io_in_2_T_5, _BLE_3_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_3_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_3_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_2_T_12 = mux(_BLE_3_io_in_2_T_11, _BLE_3_io_in_2_T_6, _BLE_3_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_3.io.in[2] <= _BLE_3_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_3_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_3_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_3_io_in_3_T_2 = cat(_BLE_3_io_in_3_T, _BLE_3_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_3_io_in_3_T_3 = bits(I_3, 5, 5) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_3_io_in_3_T_4 = bits(I_3, 5, 5) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_3_io_in_3_T_5 = bits(I_3, 4, 4) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_3_io_in_3_T_6 = bits(I_3, 3, 3) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_3_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_3_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_3_T_8 = mux(_BLE_3_io_in_3_T_7, _BLE_3_io_in_3_T_4, _BLE_3_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_3_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_3_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_3_T_10 = mux(_BLE_3_io_in_3_T_9, _BLE_3_io_in_3_T_5, _BLE_3_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_3_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_3_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_3_io_in_3_T_12 = mux(_BLE_3_io_in_3_T_11, _BLE_3_io_in_3_T_6, _BLE_3_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_3.io.in[3] <= _BLE_3_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[3] <= BLE_3.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[11] <= BLE_3.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_3.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_3_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_3.io.clkEnb <= _BLE_3_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_3.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    node _BLE_4_io_config_T = bits(configBits, 99, 80) @[CLBlut4N10Alu.scala 67:38]
    BLE_4.io.config <= _BLE_4_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_4_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_4_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_4_io_in_0_T_2 = cat(_BLE_4_io_in_0_T, _BLE_4_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_4_io_in_0_T_3 = bits(I_0, 6, 6) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_4_io_in_0_T_4 = bits(I_0, 6, 6) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_4_io_in_0_T_5 = bits(I_0, 5, 5) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_4_io_in_0_T_6 = bits(I_0, 4, 4) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_4_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_4_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_0_T_8 = mux(_BLE_4_io_in_0_T_7, _BLE_4_io_in_0_T_4, _BLE_4_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_4_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_4_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_0_T_10 = mux(_BLE_4_io_in_0_T_9, _BLE_4_io_in_0_T_5, _BLE_4_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_4_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_4_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_0_T_12 = mux(_BLE_4_io_in_0_T_11, _BLE_4_io_in_0_T_6, _BLE_4_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_4.io.in[0] <= _BLE_4_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_4_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_4_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_4_io_in_1_T_2 = cat(_BLE_4_io_in_1_T, _BLE_4_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_4_io_in_1_T_3 = bits(I_1, 6, 6) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_4_io_in_1_T_4 = bits(I_1, 6, 6) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_4_io_in_1_T_5 = bits(I_1, 5, 5) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_4_io_in_1_T_6 = bits(I_1, 4, 4) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_4_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_4_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_1_T_8 = mux(_BLE_4_io_in_1_T_7, _BLE_4_io_in_1_T_4, _BLE_4_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_4_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_4_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_1_T_10 = mux(_BLE_4_io_in_1_T_9, _BLE_4_io_in_1_T_5, _BLE_4_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_4_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_4_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_1_T_12 = mux(_BLE_4_io_in_1_T_11, _BLE_4_io_in_1_T_6, _BLE_4_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_4.io.in[1] <= _BLE_4_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_4_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_4_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_4_io_in_2_T_2 = cat(_BLE_4_io_in_2_T, _BLE_4_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_4_io_in_2_T_3 = bits(I_2, 6, 6) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_4_io_in_2_T_4 = bits(I_2, 6, 6) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_4_io_in_2_T_5 = bits(I_2, 5, 5) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_4_io_in_2_T_6 = bits(I_2, 4, 4) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_4_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_4_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_2_T_8 = mux(_BLE_4_io_in_2_T_7, _BLE_4_io_in_2_T_4, _BLE_4_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_4_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_4_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_2_T_10 = mux(_BLE_4_io_in_2_T_9, _BLE_4_io_in_2_T_5, _BLE_4_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_4_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_4_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_2_T_12 = mux(_BLE_4_io_in_2_T_11, _BLE_4_io_in_2_T_6, _BLE_4_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_4.io.in[2] <= _BLE_4_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_4_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_4_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_4_io_in_3_T_2 = cat(_BLE_4_io_in_3_T, _BLE_4_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_4_io_in_3_T_3 = bits(I_3, 6, 6) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_4_io_in_3_T_4 = bits(I_3, 6, 6) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_4_io_in_3_T_5 = bits(I_3, 5, 5) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_4_io_in_3_T_6 = bits(I_3, 4, 4) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_4_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_4_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_3_T_8 = mux(_BLE_4_io_in_3_T_7, _BLE_4_io_in_3_T_4, _BLE_4_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_4_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_4_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_3_T_10 = mux(_BLE_4_io_in_3_T_9, _BLE_4_io_in_3_T_5, _BLE_4_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_4_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_4_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_4_io_in_3_T_12 = mux(_BLE_4_io_in_3_T_11, _BLE_4_io_in_3_T_6, _BLE_4_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_4.io.in[3] <= _BLE_4_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[4] <= BLE_4.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[12] <= BLE_4.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_4.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_4_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_4.io.clkEnb <= _BLE_4_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_4.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    node _BLE_5_io_config_T = bits(configBits, 119, 100) @[CLBlut4N10Alu.scala 67:38]
    BLE_5.io.config <= _BLE_5_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_5_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_5_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_5_io_in_0_T_2 = cat(_BLE_5_io_in_0_T, _BLE_5_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_5_io_in_0_T_3 = bits(I_0, 7, 7) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_5_io_in_0_T_4 = bits(I_0, 7, 7) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_5_io_in_0_T_5 = bits(I_0, 6, 6) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_5_io_in_0_T_6 = bits(I_0, 5, 5) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_5_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_5_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_0_T_8 = mux(_BLE_5_io_in_0_T_7, _BLE_5_io_in_0_T_4, _BLE_5_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_5_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_5_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_0_T_10 = mux(_BLE_5_io_in_0_T_9, _BLE_5_io_in_0_T_5, _BLE_5_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_5_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_5_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_0_T_12 = mux(_BLE_5_io_in_0_T_11, _BLE_5_io_in_0_T_6, _BLE_5_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_5.io.in[0] <= _BLE_5_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_5_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_5_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_5_io_in_1_T_2 = cat(_BLE_5_io_in_1_T, _BLE_5_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_5_io_in_1_T_3 = bits(I_1, 7, 7) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_5_io_in_1_T_4 = bits(I_1, 7, 7) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_5_io_in_1_T_5 = bits(I_1, 6, 6) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_5_io_in_1_T_6 = bits(I_1, 5, 5) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_5_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_5_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_1_T_8 = mux(_BLE_5_io_in_1_T_7, _BLE_5_io_in_1_T_4, _BLE_5_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_5_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_5_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_1_T_10 = mux(_BLE_5_io_in_1_T_9, _BLE_5_io_in_1_T_5, _BLE_5_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_5_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_5_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_1_T_12 = mux(_BLE_5_io_in_1_T_11, _BLE_5_io_in_1_T_6, _BLE_5_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_5.io.in[1] <= _BLE_5_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_5_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_5_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_5_io_in_2_T_2 = cat(_BLE_5_io_in_2_T, _BLE_5_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_5_io_in_2_T_3 = bits(I_2, 7, 7) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_5_io_in_2_T_4 = bits(I_2, 7, 7) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_5_io_in_2_T_5 = bits(I_2, 6, 6) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_5_io_in_2_T_6 = bits(I_2, 5, 5) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_5_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_5_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_2_T_8 = mux(_BLE_5_io_in_2_T_7, _BLE_5_io_in_2_T_4, _BLE_5_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_5_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_5_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_2_T_10 = mux(_BLE_5_io_in_2_T_9, _BLE_5_io_in_2_T_5, _BLE_5_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_5_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_5_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_2_T_12 = mux(_BLE_5_io_in_2_T_11, _BLE_5_io_in_2_T_6, _BLE_5_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_5.io.in[2] <= _BLE_5_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_5_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_5_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_5_io_in_3_T_2 = cat(_BLE_5_io_in_3_T, _BLE_5_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_5_io_in_3_T_3 = bits(I_3, 7, 7) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_5_io_in_3_T_4 = bits(I_3, 7, 7) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_5_io_in_3_T_5 = bits(I_3, 6, 6) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_5_io_in_3_T_6 = bits(I_3, 5, 5) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_5_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_5_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_3_T_8 = mux(_BLE_5_io_in_3_T_7, _BLE_5_io_in_3_T_4, _BLE_5_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_5_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_5_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_3_T_10 = mux(_BLE_5_io_in_3_T_9, _BLE_5_io_in_3_T_5, _BLE_5_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_5_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_5_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_5_io_in_3_T_12 = mux(_BLE_5_io_in_3_T_11, _BLE_5_io_in_3_T_6, _BLE_5_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_5.io.in[3] <= _BLE_5_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[5] <= BLE_5.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[13] <= BLE_5.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_5.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_5_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_5.io.clkEnb <= _BLE_5_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_5.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    node _BLE_6_io_config_T = bits(configBits, 139, 120) @[CLBlut4N10Alu.scala 67:38]
    BLE_6.io.config <= _BLE_6_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_6_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_6_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_6_io_in_0_T_2 = cat(_BLE_6_io_in_0_T, _BLE_6_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_6_io_in_0_T_3 = bits(I_0, 0, 0) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_6_io_in_0_T_4 = bits(I_0, 0, 0) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_6_io_in_0_T_5 = bits(I_0, 7, 7) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_6_io_in_0_T_6 = bits(I_0, 6, 6) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_6_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_6_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_0_T_8 = mux(_BLE_6_io_in_0_T_7, _BLE_6_io_in_0_T_4, _BLE_6_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_6_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_6_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_0_T_10 = mux(_BLE_6_io_in_0_T_9, _BLE_6_io_in_0_T_5, _BLE_6_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_6_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_6_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_0_T_12 = mux(_BLE_6_io_in_0_T_11, _BLE_6_io_in_0_T_6, _BLE_6_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_6.io.in[0] <= _BLE_6_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_6_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_6_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_6_io_in_1_T_2 = cat(_BLE_6_io_in_1_T, _BLE_6_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_6_io_in_1_T_3 = bits(I_1, 0, 0) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_6_io_in_1_T_4 = bits(I_1, 0, 0) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_6_io_in_1_T_5 = bits(I_1, 7, 7) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_6_io_in_1_T_6 = bits(I_1, 6, 6) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_6_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_6_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_1_T_8 = mux(_BLE_6_io_in_1_T_7, _BLE_6_io_in_1_T_4, _BLE_6_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_6_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_6_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_1_T_10 = mux(_BLE_6_io_in_1_T_9, _BLE_6_io_in_1_T_5, _BLE_6_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_6_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_6_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_1_T_12 = mux(_BLE_6_io_in_1_T_11, _BLE_6_io_in_1_T_6, _BLE_6_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_6.io.in[1] <= _BLE_6_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_6_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_6_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_6_io_in_2_T_2 = cat(_BLE_6_io_in_2_T, _BLE_6_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_6_io_in_2_T_3 = bits(I_2, 0, 0) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_6_io_in_2_T_4 = bits(I_2, 0, 0) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_6_io_in_2_T_5 = bits(I_2, 7, 7) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_6_io_in_2_T_6 = bits(I_2, 6, 6) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_6_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_6_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_2_T_8 = mux(_BLE_6_io_in_2_T_7, _BLE_6_io_in_2_T_4, _BLE_6_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_6_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_6_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_2_T_10 = mux(_BLE_6_io_in_2_T_9, _BLE_6_io_in_2_T_5, _BLE_6_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_6_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_6_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_2_T_12 = mux(_BLE_6_io_in_2_T_11, _BLE_6_io_in_2_T_6, _BLE_6_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_6.io.in[2] <= _BLE_6_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_6_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_6_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_6_io_in_3_T_2 = cat(_BLE_6_io_in_3_T, _BLE_6_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_6_io_in_3_T_3 = bits(I_3, 0, 0) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_6_io_in_3_T_4 = bits(I_3, 0, 0) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_6_io_in_3_T_5 = bits(I_3, 7, 7) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_6_io_in_3_T_6 = bits(I_3, 6, 6) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_6_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_6_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_3_T_8 = mux(_BLE_6_io_in_3_T_7, _BLE_6_io_in_3_T_4, _BLE_6_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_6_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_6_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_3_T_10 = mux(_BLE_6_io_in_3_T_9, _BLE_6_io_in_3_T_5, _BLE_6_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_6_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_6_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_6_io_in_3_T_12 = mux(_BLE_6_io_in_3_T_11, _BLE_6_io_in_3_T_6, _BLE_6_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_6.io.in[3] <= _BLE_6_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[6] <= BLE_6.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[14] <= BLE_6.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_6.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_6_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_6.io.clkEnb <= _BLE_6_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_6.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    node _BLE_7_io_config_T = bits(configBits, 159, 140) @[CLBlut4N10Alu.scala 67:38]
    BLE_7.io.config <= _BLE_7_io_config_T @[CLBlut4N10Alu.scala 67:25]
    node _BLE_7_io_in_0_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_7_io_in_0_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_7_io_in_0_T_2 = cat(_BLE_7_io_in_0_T, _BLE_7_io_in_0_T_1) @[Cat.scala 31:58]
    node _BLE_7_io_in_0_T_3 = bits(I_0, 1, 1) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_7_io_in_0_T_4 = bits(I_0, 1, 1) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_7_io_in_0_T_5 = bits(I_0, 0, 0) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_7_io_in_0_T_6 = bits(I_0, 7, 7) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_7_io_in_0_T_7 = eq(UInt<2>("h2"), _BLE_7_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_0_T_8 = mux(_BLE_7_io_in_0_T_7, _BLE_7_io_in_0_T_4, _BLE_7_io_in_0_T_3) @[Mux.scala 81:58]
    node _BLE_7_io_in_0_T_9 = eq(UInt<1>("h1"), _BLE_7_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_0_T_10 = mux(_BLE_7_io_in_0_T_9, _BLE_7_io_in_0_T_5, _BLE_7_io_in_0_T_8) @[Mux.scala 81:58]
    node _BLE_7_io_in_0_T_11 = eq(UInt<1>("h0"), _BLE_7_io_in_0_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_0_T_12 = mux(_BLE_7_io_in_0_T_11, _BLE_7_io_in_0_T_6, _BLE_7_io_in_0_T_10) @[Mux.scala 81:58]
    BLE_7.io.in[0] <= _BLE_7_io_in_0_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_7_io_in_1_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_7_io_in_1_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_7_io_in_1_T_2 = cat(_BLE_7_io_in_1_T, _BLE_7_io_in_1_T_1) @[Cat.scala 31:58]
    node _BLE_7_io_in_1_T_3 = bits(I_1, 1, 1) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_7_io_in_1_T_4 = bits(I_1, 1, 1) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_7_io_in_1_T_5 = bits(I_1, 0, 0) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_7_io_in_1_T_6 = bits(I_1, 7, 7) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_7_io_in_1_T_7 = eq(UInt<2>("h2"), _BLE_7_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_1_T_8 = mux(_BLE_7_io_in_1_T_7, _BLE_7_io_in_1_T_4, _BLE_7_io_in_1_T_3) @[Mux.scala 81:58]
    node _BLE_7_io_in_1_T_9 = eq(UInt<1>("h1"), _BLE_7_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_1_T_10 = mux(_BLE_7_io_in_1_T_9, _BLE_7_io_in_1_T_5, _BLE_7_io_in_1_T_8) @[Mux.scala 81:58]
    node _BLE_7_io_in_1_T_11 = eq(UInt<1>("h0"), _BLE_7_io_in_1_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_1_T_12 = mux(_BLE_7_io_in_1_T_11, _BLE_7_io_in_1_T_6, _BLE_7_io_in_1_T_10) @[Mux.scala 81:58]
    BLE_7.io.in[1] <= _BLE_7_io_in_1_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_7_io_in_2_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_7_io_in_2_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_7_io_in_2_T_2 = cat(_BLE_7_io_in_2_T, _BLE_7_io_in_2_T_1) @[Cat.scala 31:58]
    node _BLE_7_io_in_2_T_3 = bits(I_2, 1, 1) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_7_io_in_2_T_4 = bits(I_2, 1, 1) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_7_io_in_2_T_5 = bits(I_2, 0, 0) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_7_io_in_2_T_6 = bits(I_2, 7, 7) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_7_io_in_2_T_7 = eq(UInt<2>("h2"), _BLE_7_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_2_T_8 = mux(_BLE_7_io_in_2_T_7, _BLE_7_io_in_2_T_4, _BLE_7_io_in_2_T_3) @[Mux.scala 81:58]
    node _BLE_7_io_in_2_T_9 = eq(UInt<1>("h1"), _BLE_7_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_2_T_10 = mux(_BLE_7_io_in_2_T_9, _BLE_7_io_in_2_T_5, _BLE_7_io_in_2_T_8) @[Mux.scala 81:58]
    node _BLE_7_io_in_2_T_11 = eq(UInt<1>("h0"), _BLE_7_io_in_2_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_2_T_12 = mux(_BLE_7_io_in_2_T_11, _BLE_7_io_in_2_T_6, _BLE_7_io_in_2_T_10) @[Mux.scala 81:58]
    BLE_7.io.in[2] <= _BLE_7_io_in_2_T_12 @[CLBlut4N10Alu.scala 68:53]
    node _BLE_7_io_in_3_T = bits(configBits, 19, 19) @[CLBlut4N10Alu.scala 68:80]
    node _BLE_7_io_in_3_T_1 = bits(configBits, 18, 18) @[CLBlut4N10Alu.scala 68:96]
    node _BLE_7_io_in_3_T_2 = cat(_BLE_7_io_in_3_T, _BLE_7_io_in_3_T_1) @[Cat.scala 31:58]
    node _BLE_7_io_in_3_T_3 = bits(I_3, 1, 1) @[CLBlut4N10Alu.scala 69:28]
    node _BLE_7_io_in_3_T_4 = bits(I_3, 1, 1) @[CLBlut4N10Alu.scala 69:61]
    node _BLE_7_io_in_3_T_5 = bits(I_3, 0, 0) @[CLBlut4N10Alu.scala 69:94]
    node _BLE_7_io_in_3_T_6 = bits(I_3, 7, 7) @[CLBlut4N10Alu.scala 69:127]
    node _BLE_7_io_in_3_T_7 = eq(UInt<2>("h2"), _BLE_7_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_3_T_8 = mux(_BLE_7_io_in_3_T_7, _BLE_7_io_in_3_T_4, _BLE_7_io_in_3_T_3) @[Mux.scala 81:58]
    node _BLE_7_io_in_3_T_9 = eq(UInt<1>("h1"), _BLE_7_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_3_T_10 = mux(_BLE_7_io_in_3_T_9, _BLE_7_io_in_3_T_5, _BLE_7_io_in_3_T_8) @[Mux.scala 81:58]
    node _BLE_7_io_in_3_T_11 = eq(UInt<1>("h0"), _BLE_7_io_in_3_T_2) @[Mux.scala 81:61]
    node _BLE_7_io_in_3_T_12 = mux(_BLE_7_io_in_3_T_11, _BLE_7_io_in_3_T_6, _BLE_7_io_in_3_T_10) @[Mux.scala 81:58]
    BLE_7.io.in[3] <= _BLE_7_io_in_3_T_12 @[CLBlut4N10Alu.scala 68:53]
    OClb[7] <= BLE_7.io.outR @[CLBlut4N10Alu.scala 70:15]
    OClb[15] <= BLE_7.io.outT @[CLBlut4N10Alu.scala 71:17]
    BLE_7.io.gndOuts <= gndLBouts @[CLBlut4N10Alu.scala 72:26]
    node _BLE_7_io_clkEnb_T = bits(configBits, 193, 193) @[CLBlut4N10Alu.scala 73:38]
    BLE_7.io.clkEnb <= _BLE_7_io_clkEnb_T @[CLBlut4N10Alu.scala 73:25]
    BLE_7.io.loopBreak <= loopBreak @[CLBlut4N10Alu.scala 74:28]
    OClb[16] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[17] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[18] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[19] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[20] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[21] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[22] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[23] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[24] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[25] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[26] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[27] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[28] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[29] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[30] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[31] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[32] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[33] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[34] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[35] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[36] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[37] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[38] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[39] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[40] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[41] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[42] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[43] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[44] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[45] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[46] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]
    OClb[47] <= UInt<1>("h0") @[CLBlut4N10Alu.scala 77:45]

