================================================================================
BIT WIDTH REQUIREMENTS (from actual test data)
================================================================================

input:
  Range: [0, 3]
  Bits needed: 2 (unsigned)
  Verilog: [1:0]

layer1_acc:
  Range: [-39, 42]
  Bits needed: 7 (signed)
  Verilog: signed [6:0]

layer1_bias:
  Range: [-36, 40]
  Bits needed: 7 (signed)
  Verilog: signed [6:0]

layer1_act:
  Range: [-1, 1]
  Bits needed: 2 (signed)
  Verilog: signed [1:0]

layer2_acc:
  Range: [-18, 18]
  Bits needed: 6 (signed)
  Verilog: signed [5:0]

layer2_bias:
  Range: [-20, 16]
  Bits needed: 6 (signed)
  Verilog: signed [5:0]

