// Seed: 3590090773
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13,
    input tri1 id_14,
    output supply0 id_15,
    input wand id_16,
    input uwire id_17,
    output supply0 id_18
);
  assign id_0 = 1'b0;
  module_0(
      id_4, id_18, id_6, id_17, id_3, id_3
  );
endmodule
