NOP
RET
IRET
INCM REGS
DECM REGS
IMM
MOV REG_DST, REG_SRC
ADD REG_DST, REG_SRC
ADC REG_DST, REG_SRC
SUB REG_DST, REG_SRC
SBB REG_DST, REG_SRC
AND REG_DST, REG_SRC
OR  REG_DST, REG_SRC
XOR REG_DST, REG_SRC
ASR REG_DST, REG_SRC
LSR REG_DST, REG_SRC
LSL REG_DST, REG_SRC
ROLC REG_DST, REG_SRC
RORC REG_DST, REG_SRC
ROL REG_DST, REG_SRC
CC
SC
CZ
SZ
CS
SS
MOV REG_DST, IMM
ADD REG_DST, IMM
ADC REG_DST, IMM
SUB REG_DST, IMM
SBB REG_DST, IMM
AND REG_DST, IMM
OR  REG_DST, IMM
XOR REG_DST, IMM
BZ [REG]
BZ IMM
BNZ [REG]
BNZ IMM
BS [REG]
BS IMM
BNS [REG]
BNS IMM
BC [REG]
BC IMM
BNC [REG]
BNC IMM
BA [REG]
BA IMM
BL [REG]
BL IMM
BZ [PC + REG]
BZ PC + IMM
BNZ [PC + REG]
BNZ PC + IMM
BS [PC + REG]
BS PC + IMM
BNS [PC + REG]
BNS PC + IMM
BC [PC +REG]
BC PC +IMM
BNC [PC + REG]
BNC PC + IMM
BA [PC + REG]
BA PC + IMM
BL [PC + REG]
BL PC + IMM
LD REG_DST, [REG_IDX]
LD REG_DST, [REG_IDX+]
LD REG_DST, [REG_IDX-]
ST [REG_IDX], REG_SRC
ST [REG_IDX+], REG_SRC
ST [REG_IDX-], REG_SRC
LD REG_DST, [IMM]
ST [IMM], REG_DST
LD REG_DST, [REG_IDX + IMM]
ST [REG_IDX + IMM], REG_SRC
ADD REG_DEST, REG_SRC2, REG_SRC1
ADC REG_DEST, REG_SRC2, REG_SRC1
SUB REG_DEST, REG_SRC2, REG_SRC1
SBB REG_DEST, REG_SRC2, REG_SRC1
AND REG_DEST, REG_SRC2, REG_SRC1
OR  REG_DEST, REG_SRC2, REG_SRC1
XOR REG_DEST, REG_SRC2, REG_SRC1
