Timing Report Max Delay Analysis

SmartTime Version v11.6
Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.34)
Date: Tue Apr 12 20:54:56 2016


Design: full_system
Family: ProASIC3L
Die: M1A3P1000L
Package: 484 FBGA
Temperature Range: 0 - 70 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK_26MHZ_0/Core:GLA
Period (ns):                10.692
Frequency (MHz):            93.528
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        14.342
External Hold (ns):         -1.878
Min Clock-To-Out (ns):      2.376
Max Clock-To-Out (ns):      10.003

Clock Domain:               clock_div_1MHZ_100KHZ_0/clk_out:Q
Period (ns):                11.407
Frequency (MHz):            87.665
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        4.597
External Hold (ns):         1.553
Min Clock-To-Out (ns):      4.059
Max Clock-To-Out (ns):      16.660

Clock Domain:               clock_div_1MHZ_10HZ_0/clk_out:Q
Period (ns):                9.983
Frequency (MHz):            100.170
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               clock_div_26MHZ_1MHZ_0/clk_out:Q
Period (ns):                8.138
Frequency (MHz):            122.880
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      5.230
Max Clock-To-Out (ns):      14.059

Clock Domain:               memory_controller_0/next_read/U1:Q
Period (ns):                9.420
Frequency (MHz):            106.157
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               memory_controller_0/next_write/U1:Q
Period (ns):                8.480
Frequency (MHz):            117.925
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               spi_mode_config2_0/next_b/U1:Q
Period (ns):                4.683
Frequency (MHz):            213.538
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               spi_mode_config2_0/ss_b/U1:Q
Period (ns):                5.870
Frequency (MHz):            170.358
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        10.617
External Hold (ns):         0.264
Min Clock-To-Out (ns):      4.246
Max Clock-To-Out (ns):      11.243

                            Input to Output
Min Delay (ns):             N/A
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CLK_26MHZ_0/Core:GLA

SET Register to Register

Path 1
  From:                        spi_mode_config2_0/tx_ss_counter[2]:CLK
  To:                          spi_mode_config2_0/tx_ss_counter[24]:D
  Delay (ns):                  10.256
  Slack (ns):
  Arrival (ns):                11.108
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.692

Path 2
  From:                        spi_mode_config2_0/rst_cntr[4]/U1:CLK
  To:                          spi_mode_config2_0/byte_out_b[4]/U1:D
  Delay (ns):                  10.182
  Slack (ns):
  Arrival (ns):                11.049
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.668

Path 3
  From:                        spi_mode_config2_0/tx_ss_counter[1]:CLK
  To:                          spi_mode_config2_0/tx_ss_counter[24]:D
  Delay (ns):                  10.202
  Slack (ns):
  Arrival (ns):                11.054
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.638

Path 4
  From:                        spi_mode_config2_0/rst_cntr[5]/U1:CLK
  To:                          spi_mode_config2_0/byte_out_b[4]/U1:D
  Delay (ns):                  10.146
  Slack (ns):
  Arrival (ns):                11.013
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.632

Path 5
  From:                        spi_mode_config2_0/miso_high_counter[12]:CLK
  To:                          spi_mode_config2_0/miso_high_counter[14]:D
  Delay (ns):                  10.115
  Slack (ns):
  Arrival (ns):                10.970
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.577


Expanded Path 1
  From: spi_mode_config2_0/tx_ss_counter[2]:CLK
  To: spi_mode_config2_0/tx_ss_counter[24]:D
  data required time                             N/C
  data arrival time                          -   11.108
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_26MHZ_0/Core:GLA (r)
               +     0.852          net: GLA
  0.852                        spi_mode_config2_0/tx_ss_counter[2]:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  1.370                        spi_mode_config2_0/tx_ss_counter[2]:Q (r)
               +     1.355          net: spi_mode_config2_0/tx_ss_counter[2]
  2.725                        spi_mode_config2_0/tx_ss_counter_RNIQG3O[0]:B (r)
               +     0.460          cell: ADLIB:NOR2B
  3.185                        spi_mode_config2_0/tx_ss_counter_RNIQG3O[0]:Y (r)
               +     0.305          net: spi_mode_config2_0/tx_m3_0_a2_2
  3.490                        spi_mode_config2_0/tx_ss_counter_RNINRA82[1]:C (r)
               +     0.669          cell: ADLIB:NOR3C
  4.159                        spi_mode_config2_0/tx_ss_counter_RNINRA82[1]:Y (r)
               +     1.580          net: spi_mode_config2_0/tx_m3_0_a2_4
  5.739                        spi_mode_config2_0/tx_ss_counter_RNI94Q67[13]:B (r)
               +     0.556          cell: ADLIB:NOR3C
  6.295                        spi_mode_config2_0/tx_ss_counter_RNI94Q67[13]:Y (r)
               +     1.213          net: spi_mode_config2_0/tx_N_7_mux_0_1
  7.508                        spi_mode_config2_0/tx_ss_counter_RNIH20U8[21]:A (r)
               +     0.479          cell: ADLIB:OR2A
  7.987                        spi_mode_config2_0/tx_ss_counter_RNIH20U8[21]:Y (f)
               +     1.391          net: spi_mode_config2_0/N_842
  9.378                        spi_mode_config2_0/tx_ss_counter_RNO_0[24]:B (f)
               +     0.435          cell: ADLIB:NOR2A
  9.813                        spi_mode_config2_0/tx_ss_counter_RNO_0[24]:Y (r)
               +     0.300          net: spi_mode_config2_0/N_1197
  10.113                       spi_mode_config2_0/tx_ss_counter_RNO[24]:C (r)
               +     0.685          cell: ADLIB:AO1A
  10.798                       spi_mode_config2_0/tx_ss_counter_RNO[24]:Y (r)
               +     0.310          net: spi_mode_config2_0/tx_ss_counter_n24
  11.108                       spi_mode_config2_0/tx_ss_counter[24]:D (r)
                                    
  11.108                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.896          net: GLA
  N/C                          spi_mode_config2_0/tx_ss_counter[24]:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          spi_mode_config2_0/tx_ss_counter[24]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[1]/U1:D
  Delay (ns):                  14.752
  Slack (ns):
  Arrival (ns):                14.752
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         14.342

Path 2
  From:                        MISO
  To:                          spi_mode_config2_0/ss_b/U1:D
  Delay (ns):                  14.314
  Slack (ns):
  Arrival (ns):                14.314
  Required (ns):
  Setup (ns):                  0.511
  External Setup (ns):         13.941

Path 3
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[18]:D
  Delay (ns):                  14.306
  Slack (ns):
  Arrival (ns):                14.306
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         13.894

Path 4
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[3]/U1:D
  Delay (ns):                  14.185
  Slack (ns):
  Arrival (ns):                14.185
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         13.792

Path 5
  From:                        MISO
  To:                          spi_mode_config2_0/miso_ss_counter[3]/U1:D
  Delay (ns):                  14.067
  Slack (ns):
  Arrival (ns):                14.067
  Required (ns):
  Setup (ns):                  0.511
  External Setup (ns):         13.686


Expanded Path 1
  From: MISO
  To: spi_mode_config2_0/miso_high_counter[1]/U1:D
  data required time                             N/C
  data arrival time                          -   14.752
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MISO (f)
               +     0.000          net: MISO
  0.000                        MISO_pad/U0/U0:PAD (f)
               +     0.592          cell: ADLIB:IOPAD_IN
  0.592                        MISO_pad/U0/U0:Y (f)
               +     0.000          net: MISO_pad/U0/NET1
  0.592                        MISO_pad/U0/U1:YIN (f)
               +     0.036          cell: ADLIB:IOIN_IB
  0.628                        MISO_pad/U0/U1:Y (f)
               +     5.068          net: MISO_c
  5.696                        MISO_pad_RNIC06:A (f)
               +     0.479          cell: ADLIB:BUFF
  6.175                        MISO_pad_RNIC06:Y (f)
               +     3.130          net: MISO_c_0
  9.305                        spi_mode_config2_0/miso_high_counter_RNIVPSP[15]:B (f)
               +     0.572          cell: ADLIB:NOR3C
  9.877                        spi_mode_config2_0/miso_high_counter_RNIVPSP[15]:Y (f)
               +     0.598          net: spi_mode_config2_0/miso_m2_0_a2_2
  10.475                       spi_mode_config2_0/miso_high_counter_RNICI898[15]:A (f)
               +     0.414          cell: ADLIB:NOR3C
  10.889                       spi_mode_config2_0/miso_high_counter_RNICI898[15]:Y (f)
               +     0.313          net: spi_mode_config2_0/miso_m2_0_a2_4
  11.202                       spi_mode_config2_0/state_b_RNI9SEF9[0]:A (f)
               +     0.459          cell: ADLIB:NOR2B
  11.661                       spi_mode_config2_0/state_b_RNI9SEF9[0]:Y (f)
               +     1.713          net: spi_mode_config2_0/miso_N_5_mux_0_0
  13.374                       spi_mode_config2_0/miso_high_counter[1]/U0:S (f)
               +     0.428          cell: ADLIB:MX2
  13.802                       spi_mode_config2_0/miso_high_counter[1]/U0:Y (r)
               +     0.950          net: spi_mode_config2_0/miso_high_counter[1]/Y
  14.752                       spi_mode_config2_0/miso_high_counter[1]/U1:D (r)
                                    
  14.752                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.890          net: GLA
  N/C                          spi_mode_config2_0/miso_high_counter[1]/U1:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          spi_mode_config2_0/miso_high_counter[1]/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        spi_master_0/state_q[0]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  9.159
  Slack (ns):
  Arrival (ns):                10.003
  Required (ns):
  Clock to Out (ns):           10.003

Path 2
  From:                        spi_master_0/sck_q[1]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  9.063
  Slack (ns):
  Arrival (ns):                9.907
  Required (ns):
  Clock to Out (ns):           9.907

Path 3
  From:                        spi_master_0/state_q[1]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  7.977
  Slack (ns):
  Arrival (ns):                8.838
  Required (ns):
  Clock to Out (ns):           8.838

Path 4
  From:                        spi_mode_config2_0/ss_b/U1:CLK
  To:                          SS
  Delay (ns):                  5.953
  Slack (ns):
  Arrival (ns):                6.837
  Required (ns):
  Clock to Out (ns):           6.837

Path 5
  From:                        spi_master_0/mosi_q/U1:CLK
  To:                          MOSI
  Delay (ns):                  5.791
  Slack (ns):
  Arrival (ns):                6.652
  Required (ns):
  Clock to Out (ns):           6.652


Expanded Path 1
  From: spi_master_0/state_q[0]/U1:CLK
  To: SPI_SCK
  data required time                             N/C
  data arrival time                          -   10.003
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_26MHZ_0/Core:GLA (r)
               +     0.844          net: GLA
  0.844                        spi_master_0/state_q[0]/U1:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  1.362                        spi_master_0/state_q[0]/U1:Q (r)
               +     1.779          net: spi_master_0/state_q[0]
  3.141                        spi_master_0/sck_q_RNIRD6G[1]:B (r)
               +     0.459          cell: ADLIB:OR2A
  3.600                        spi_master_0/sck_q_RNIRD6G[1]:Y (r)
               +     0.362          net: spi_master_0/N_59
  3.962                        spi_master_0/state_q_RNIU1R21[1]:C (r)
               +     0.541          cell: ADLIB:NOR3A
  4.503                        spi_master_0/state_q_RNIU1R21[1]:Y (f)
               +     3.189          net: SPI_SCK_c
  7.692                        SPI_SCK_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  8.279                        SPI_SCK_pad/U0/U1:DOUT (f)
               +     0.000          net: SPI_SCK_pad/U0/NET1
  8.279                        SPI_SCK_pad/U0/U0:D (f)
               +     1.724          cell: ADLIB:IOPAD_TRI
  10.003                       SPI_SCK_pad/U0/U0:PAD (f)
               +     0.000          net: SPI_SCK
  10.003                       SPI_SCK (f)
                                    
  10.003                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
                                    
  N/C                          SPI_SCK (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          spi_mode_config2_0/miso_high_counter[1]/U1:CLR
  Delay (ns):                  14.103
  Slack (ns):
  Arrival (ns):                14.103
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.478

Path 2
  From:                        CLK_48MHZ
  To:                          spi_mode_config2_0/miso_high_counter[14]:CLR
  Delay (ns):                  13.996
  Slack (ns):
  Arrival (ns):                13.996
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.388

Path 3
  From:                        CLK_48MHZ
  To:                          spi_mode_config2_0/miso_high_counter[3]/U1:CLR
  Delay (ns):                  13.898
  Slack (ns):
  Arrival (ns):                13.898
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.290

Path 4
  From:                        CLK_48MHZ
  To:                          spi_mode_config2_0/miso_high_counter[2]/U1:CLR
  Delay (ns):                  13.719
  Slack (ns):
  Arrival (ns):                13.719
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.101

Path 5
  From:                        CLK_48MHZ
  To:                          spi_mode_config2_0/miso_high_counter[4]/U1:CLR
  Delay (ns):                  13.674
  Slack (ns):
  Arrival (ns):                13.674
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.049


Expanded Path 1
  From: CLK_48MHZ
  To: spi_mode_config2_0/miso_high_counter[1]/U1:CLR
  data required time                             N/C
  data arrival time                          -   14.103
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     4.239          net: CLK_48MHZ_c
  5.146                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.561                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.451          net: CLK_48MHZ_c_0
  9.012                        reset_pulse_0/RESET_21:B (r)
               +     0.527          cell: ADLIB:OR2
  9.539                        reset_pulse_0/RESET_21:Y (r)
               +     4.564          net: reset_pulse_0_RESET_21
  14.103                       spi_mode_config2_0/miso_high_counter[1]/U1:CLR (r)
                                    
  14.103                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.890          net: GLA
  N/C                          spi_mode_config2_0/miso_high_counter[1]/U1:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          spi_mode_config2_0/miso_high_counter[1]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_100KHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        i2c_interface2_0/wait_ctr[13]/U1:CLK
  To:                          i2c_interface2_0/wait_ctr[16]/U1:D
  Delay (ns):                  10.764
  Slack (ns):
  Arrival (ns):                17.887
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         11.407

Path 2
  From:                        i2c_interface2_0/wait_ctr[3]/U1:CLK
  To:                          i2c_interface2_0/wait_ctr[16]/U1:D
  Delay (ns):                  10.671
  Slack (ns):
  Arrival (ns):                17.794
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         11.314

Path 3
  From:                        i2c_interface2_0/wait_ctr[13]/U1:CLK
  To:                          i2c_interface2_0/wait_ctr[17]/U1:D
  Delay (ns):                  10.659
  Slack (ns):
  Arrival (ns):                17.782
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         11.302

Path 4
  From:                        i2c_interface2_0/data_cntr[2]:CLK
  To:                          i2c_interface2_0/ctr_a[1]/U1:D
  Delay (ns):                  10.641
  Slack (ns):
  Arrival (ns):                17.767
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         11.272

Path 5
  From:                        i2c_interface2_0/wait_ctr[14]/U1:CLK
  To:                          i2c_interface2_0/wait_ctr[16]/U1:D
  Delay (ns):                  10.584
  Slack (ns):
  Arrival (ns):                17.721
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         11.241


Expanded Path 1
  From: i2c_interface2_0/wait_ctr[13]/U1:CLK
  To: i2c_interface2_0/wait_ctr[16]/U1:D
  data required time                             N/C
  data arrival time                          -   17.887
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     5.558          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  5.558                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  6.241                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.882          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  7.123                        i2c_interface2_0/wait_ctr[13]/U1:CLK (f)
               +     0.583          cell: ADLIB:DFN0C0
  7.706                        i2c_interface2_0/wait_ctr[13]/U1:Q (f)
               +     0.483          net: i2c_interface2_0/wait_ctr[13]
  8.189                        i2c_interface2_0/wait_ctr_RNID4C6[14]:B (f)
               +     0.559          cell: ADLIB:OR2B
  8.748                        i2c_interface2_0/wait_ctr_RNID4C6[14]:Y (r)
               +     1.418          net: i2c_interface2_0/N_127
  10.166                       i2c_interface2_0/wait_ctr_RNI25I9[12]:B (r)
               +     0.459          cell: ADLIB:OR2A
  10.625                       i2c_interface2_0/wait_ctr_RNI25I9[12]:Y (r)
               +     0.300          net: i2c_interface2_0/N_150
  10.925                       i2c_interface2_0/wait_ctr_RNIU0VL[8]:C (r)
               +     0.685          cell: ADLIB:AO1D
  11.610                       i2c_interface2_0/wait_ctr_RNIU0VL[8]:Y (r)
               +     1.429          net: i2c_interface2_0/N_206
  13.039                       i2c_interface2_0/state_a_0_RNI7E311[3]:A (r)
               +     0.592          cell: ADLIB:NOR3A
  13.631                       i2c_interface2_0/state_a_0_RNI7E311[3]:Y (r)
               +     0.299          net: i2c_interface2_0/N_283
  13.930                       i2c_interface2_0/state_a_0_RNISAFU3[3]:A (r)
               +     0.324          cell: ADLIB:OR2
  14.254                       i2c_interface2_0/state_a_0_RNISAFU3[3]:Y (r)
               +     1.795          net: i2c_interface2_0/N_495_i_0
  16.049                       i2c_interface2_0/wait_ctr_RNO[16]:C (r)
               +     0.629          cell: ADLIB:XA1A
  16.678                       i2c_interface2_0/wait_ctr_RNO[16]:Y (r)
               +     0.303          net: i2c_interface2_0/wait_ctr_n16
  16.981                       i2c_interface2_0/wait_ctr[16]/U0:A (r)
               +     0.593          cell: ADLIB:MX2
  17.574                       i2c_interface2_0/wait_ctr[16]/U0:Y (r)
               +     0.313          net: i2c_interface2_0/wait_ctr[16]/Y
  17.887                       i2c_interface2_0/wait_ctr[16]/U1:D (r)
                                    
  17.887                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     5.558          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.874          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/wait_ctr[16]/U1:CLK (f)
               -     0.635          Library setup time: ADLIB:DFN0C0
  N/C                          i2c_interface2_0/wait_ctr[16]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        I2C_SDA
  To:                          i2c_interface2_0/sda_a/U1:D
  Delay (ns):                  11.092
  Slack (ns):
  Arrival (ns):                11.092
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         4.597

Path 2
  From:                        I2C_SDA
  To:                          i2c_interface2_0/state_hold[0]/U1:D
  Delay (ns):                  9.022
  Slack (ns):
  Arrival (ns):                9.022
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         2.516

Path 3
  From:                        I2C_SDA
  To:                          i2c_interface2_0/state_hold[2]/U1:D
  Delay (ns):                  9.018
  Slack (ns):
  Arrival (ns):                9.018
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         2.512

Path 4
  From:                        I2C_SDA
  To:                          i2c_interface2_0/data_cntr[3]:D
  Delay (ns):                  8.970
  Slack (ns):
  Arrival (ns):                8.970
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         2.479

Path 5
  From:                        I2C_SDA
  To:                          i2c_interface2_0/state_hold[1]/U1:D
  Delay (ns):                  8.579
  Slack (ns):
  Arrival (ns):                8.579
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         2.073


Expanded Path 1
  From: I2C_SDA
  To: i2c_interface2_0/sda_a/U1:D
  data required time                             N/C
  data arrival time                          -   11.092
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (f)
               +     0.000          net: I2C_SDA
  0.000                        I2C_SDA_pad/U0/U0:PAD (f)
               +     0.591          cell: ADLIB:IOPAD_BI
  0.591                        I2C_SDA_pad/U0/U0:Y (f)
               +     0.000          net: I2C_SDA_pad/U0/NET3
  0.591                        I2C_SDA_pad/U0/U1:YIN (f)
               +     0.036          cell: ADLIB:IOBI_IB_OB_EB
  0.627                        I2C_SDA_pad/U0/U1:Y (f)
               +     3.981          net: I2C_SDA_in
  4.608                        i2c_interface2_0/sda_a_RNO_22:B (f)
               +     0.556          cell: ADLIB:NOR3
  5.164                        i2c_interface2_0/sda_a_RNO_22:Y (r)
               +     0.313          net: i2c_interface2_0/sda_a_25_iv_0_0_a3_4_2
  5.477                        i2c_interface2_0/sda_a_RNO_15:B (r)
               +     0.556          cell: ADLIB:NOR3B
  6.033                        i2c_interface2_0/sda_a_RNO_15:Y (r)
               +     1.719          net: i2c_interface2_0/sda_a_25_iv_0_0_a3_4_3
  7.752                        i2c_interface2_0/sda_a_RNO_5:A (r)
               +     0.463          cell: ADLIB:AO1
  8.215                        i2c_interface2_0/sda_a_RNO_5:Y (r)
               +     0.313          net: i2c_interface2_0/sda_a_25_iv_0_0_4
  8.528                        i2c_interface2_0/sda_a_RNO:C (r)
               +     0.609          cell: ADLIB:OR3
  9.137                        i2c_interface2_0/sda_a_RNO:Y (r)
               +     1.041          net: i2c_interface2_0/sda_a_25
  10.178                       i2c_interface2_0/sda_a/U0:B (r)
               +     0.604          cell: ADLIB:MX2
  10.782                       i2c_interface2_0/sda_a/U0:Y (r)
               +     0.310          net: i2c_interface2_0/sda_a/Y
  11.092                       i2c_interface2_0/sda_a/U1:D (r)
                                    
  11.092                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     5.558          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.889          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/sda_a/U1:CLK (f)
               -     0.635          Library setup time: ADLIB:DFN0P0
  N/C                          i2c_interface2_0/sda_a/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        i2c_interface2_0/state_a[1]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.534
  Slack (ns):
  Arrival (ns):                16.660
  Required (ns):
  Clock to Out (ns):           16.660

Path 2
  From:                        i2c_interface2_0/state_a[3]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.319
  Slack (ns):
  Arrival (ns):                16.438
  Required (ns):
  Clock to Out (ns):           16.438

Path 3
  From:                        i2c_interface2_0/state_a[2]:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.064
  Slack (ns):
  Arrival (ns):                16.190
  Required (ns):
  Clock to Out (ns):           16.190

Path 4
  From:                        i2c_interface2_0/state_a[0]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  8.985
  Slack (ns):
  Arrival (ns):                16.126
  Required (ns):
  Clock to Out (ns):           16.126

Path 5
  From:                        i2c_interface2_0/state_a[1]/U1:CLK
  To:                          I2C_SDA
  Delay (ns):                  8.079
  Slack (ns):
  Arrival (ns):                15.205
  Required (ns):
  Clock to Out (ns):           15.205


Expanded Path 1
  From: i2c_interface2_0/state_a[1]/U1:CLK
  To: I2C_SCL
  data required time                             N/C
  data arrival time                          -   16.660
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     5.558          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  5.558                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  6.241                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.885          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  7.126                        i2c_interface2_0/state_a[1]/U1:CLK (f)
               +     0.583          cell: ADLIB:DFN0C0
  7.709                        i2c_interface2_0/state_a[1]/U1:Q (f)
               +     0.437          net: i2c_interface2_0/state_a[1]
  8.146                        i2c_interface2_0/state_a_RNIGEVU[3]:B (f)
               +     0.576          cell: ADLIB:OR2A
  8.722                        i2c_interface2_0/state_a_RNIGEVU[3]:Y (f)
               +     2.644          net: i2c_interface2_0/N_151
  11.366                       i2c_interface2_0/state_a_RNIUQUT1[0]:B (f)
               +     0.580          cell: ADLIB:NOR2
  11.946                       i2c_interface2_0/state_a_RNIUQUT1[0]:Y (r)
               +     0.696          net: i2c_interface2_0/N_365
  12.642                       i2c_interface2_0/scl_enable_RNIPKA64:C (r)
               +     0.434          cell: ADLIB:OA1C
  13.076                       i2c_interface2_0/scl_enable_RNIPKA64:Y (f)
               +     0.954          net: i2c_interface2_0_N_63
  14.030                       I2C_SCL_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  14.617                       I2C_SCL_pad/U0/U1:DOUT (f)
               +     0.000          net: I2C_SCL_pad/U0/NET1
  14.617                       I2C_SCL_pad/U0/U0:D (f)
               +     2.043          cell: ADLIB:IOPAD_TRI
  16.660                       I2C_SCL_pad/U0/U0:PAD (f)
               +     0.000          net: I2C_SCL
  16.660                       I2C_SCL (f)
                                    
  16.660                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
                                    
  N/C                          I2C_SCL (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[8]/U1:CLR
  Delay (ns):                  15.016
  Slack (ns):
  Arrival (ns):                15.016
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.170

Path 2
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[9]/U1:CLR
  Delay (ns):                  15.016
  Slack (ns):
  Arrival (ns):                15.016
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.170

Path 3
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/state_a[0]/U1:CLR
  Delay (ns):                  14.597
  Slack (ns):
  Arrival (ns):                14.597
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.721

Path 4
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/state_a[3]/U1:CLR
  Delay (ns):                  14.371
  Slack (ns):
  Arrival (ns):                14.371
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.517

Path 5
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/state_a[1]/U1:CLR
  Delay (ns):                  14.371
  Slack (ns):
  Arrival (ns):                14.371
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.510


Expanded Path 1
  From: CLK_48MHZ
  To: i2c_interface2_0/data_out[8]/U1:CLR
  data required time                             N/C
  data arrival time                          -   15.016
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     4.239          net: CLK_48MHZ_c
  5.146                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.561                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.451          net: CLK_48MHZ_c_0
  9.012                        reset_pulse_0/RESET_21:B (r)
               +     0.527          cell: ADLIB:OR2
  9.539                        reset_pulse_0/RESET_21:Y (r)
               +     5.477          net: reset_pulse_0_RESET_21
  15.016                       i2c_interface2_0/data_out[8]/U1:CLR (r)
                                    
  15.016                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     5.558          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.870          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/data_out[8]/U1:CLK (f)
               -     0.265          Library recovery time: ADLIB:DFN0C0
  N/C                          i2c_interface2_0/data_out[8]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_10HZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        orbit_control_0/cntr[1]:CLK
  To:                          orbit_control_0/cntr[11]:D
  Delay (ns):                  9.502
  Slack (ns):
  Arrival (ns):                12.374
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         9.983

Path 2
  From:                        orbit_control_0/cntr[2]:CLK
  To:                          orbit_control_0/cntr[11]:D
  Delay (ns):                  9.472
  Slack (ns):
  Arrival (ns):                12.348
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         9.957

Path 3
  From:                        orbit_control_0/cntr[0]:CLK
  To:                          orbit_control_0/cntr[11]:D
  Delay (ns):                  9.417
  Slack (ns):
  Arrival (ns):                12.293
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         9.902

Path 4
  From:                        orbit_control_0/cntr[1]:CLK
  To:                          orbit_control_0/cntr[12]:D
  Delay (ns):                  9.225
  Slack (ns):
  Arrival (ns):                12.097
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.735

Path 5
  From:                        orbit_control_0/cntr[2]:CLK
  To:                          orbit_control_0/cntr[12]:D
  Delay (ns):                  9.195
  Slack (ns):
  Arrival (ns):                12.071
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.709


Expanded Path 1
  From: orbit_control_0/cntr[1]:CLK
  To: orbit_control_0/cntr[11]:D
  data required time                             N/C
  data arrival time                          -   12.374
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     1.359          net: clock_div_1MHZ_10HZ_0/clk_out_i
  1.359                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  2.025                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.847          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  2.872                        orbit_control_0/cntr[1]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  3.529                        orbit_control_0/cntr[1]:Q (f)
               +     0.417          net: orbit_control_0/cntr[1]
  3.946                        orbit_control_0/cntr_RNIN21G[2]:B (f)
               +     0.541          cell: ADLIB:NOR3C
  4.487                        orbit_control_0/cntr_RNIN21G[2]:Y (f)
               +     0.318          net: orbit_control_0/cntr_c2
  4.805                        orbit_control_0/cntr_RNIM5CL[3]:B (f)
               +     0.559          cell: ADLIB:NOR2B
  5.364                        orbit_control_0/cntr_RNIM5CL[3]:Y (f)
               +     0.393          net: orbit_control_0/cntr_c3
  5.757                        orbit_control_0/cntr_RNIM9NQ[4]:B (f)
               +     0.562          cell: ADLIB:NOR2B
  6.319                        orbit_control_0/cntr_RNIM9NQ[4]:Y (f)
               +     0.394          net: orbit_control_0/cntr_c4
  6.713                        orbit_control_0/cntr_RNINE201[5]:B (f)
               +     0.562          cell: ADLIB:NOR2B
  7.275                        orbit_control_0/cntr_RNINE201[5]:Y (f)
               +     0.299          net: orbit_control_0/cntr_c5
  7.574                        orbit_control_0/cntr_RNIPKD51[6]:A (f)
               +     0.344          cell: ADLIB:NOR2B
  7.918                        orbit_control_0/cntr_RNIPKD51[6]:Y (f)
               +     0.321          net: orbit_control_0/cntr_c6
  8.239                        orbit_control_0/cntr_RNISROA1[7]:A (f)
               +     0.344          cell: ADLIB:NOR2B
  8.583                        orbit_control_0/cntr_RNISROA1[7]:Y (f)
               +     0.324          net: orbit_control_0/cntr_c7
  8.907                        orbit_control_0/cntr_RNI044G1[8]:A (f)
               +     0.344          cell: ADLIB:NOR2B
  9.251                        orbit_control_0/cntr_RNI044G1[8]:Y (f)
               +     0.296          net: orbit_control_0/cntr_c8
  9.547                        orbit_control_0/cntr_RNI5DFL1[9]:A (f)
               +     0.344          cell: ADLIB:NOR2B
  9.891                        orbit_control_0/cntr_RNI5DFL1[9]:Y (f)
               +     0.299          net: orbit_control_0/cntr_c9
  10.190                       orbit_control_0/cntr_RNIIVPL1[10]:A (f)
               +     0.344          cell: ADLIB:NOR2B
  10.534                       orbit_control_0/cntr_RNIIVPL1[10]:Y (f)
               +     0.362          net: orbit_control_0/cntr_c10
  10.896                       orbit_control_0/cntr_RNO[11]:A (f)
               +     0.463          cell: ADLIB:XA1
  11.359                       orbit_control_0/cntr_RNO[11]:Y (f)
               +     1.015          net: orbit_control_0/cntr_n11
  12.374                       orbit_control_0/cntr[11]:D (f)
                                    
  12.374                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     1.359          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.846          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          orbit_control_0/cntr[11]:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          orbit_control_0/cntr[11]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          mag_test_data_0/mag_dat[79]:CLR
  Delay (ns):                  14.215
  Slack (ns):
  Arrival (ns):                14.215
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.603

Path 2
  From:                        CLK_48MHZ
  To:                          mag_test_data_0/mag_dat[78]:CLR
  Delay (ns):                  13.968
  Slack (ns):
  Arrival (ns):                13.968
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.368

Path 3
  From:                        CLK_48MHZ
  To:                          mag_test_data_0/mag_dat[55]:CLR
  Delay (ns):                  13.823
  Slack (ns):
  Arrival (ns):                13.823
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.211

Path 4
  From:                        CLK_48MHZ
  To:                          mag_test_data_0/mag_dat[76]:CLR
  Delay (ns):                  13.556
  Slack (ns):
  Arrival (ns):                13.556
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.944

Path 5
  From:                        CLK_48MHZ
  To:                          mag_test_data_0/mag_dat[56]:CLR
  Delay (ns):                  13.312
  Slack (ns):
  Arrival (ns):                13.312
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.700


Expanded Path 1
  From: CLK_48MHZ
  To: mag_test_data_0/mag_dat[79]:CLR
  data required time                             N/C
  data arrival time                          -   14.215
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     4.239          net: CLK_48MHZ_c
  5.146                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.561                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     2.675          net: CLK_48MHZ_c_0
  8.236                        reset_pulse_0/RESET_39:B (r)
               +     0.527          cell: ADLIB:OR2
  8.763                        reset_pulse_0/RESET_39:Y (r)
               +     5.452          net: reset_pulse_0_RESET_39
  14.215                       mag_test_data_0/mag_dat[79]:CLR (r)
                                    
  14.215                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     1.359          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.852          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          mag_test_data_0/mag_dat[79]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          mag_test_data_0/mag_dat[79]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_26MHZ_1MHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[10]:D
  Delay (ns):                  5.882
  Slack (ns):
  Arrival (ns):                8.764
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         8.138

Path 2
  From:                        clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[11]:D
  Delay (ns):                  5.559
  Slack (ns):
  Arrival (ns):                8.441
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.997

Path 3
  From:                        clock_div_1MHZ_10HZ_0/counter[0]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[10]:D
  Delay (ns):                  5.789
  Slack (ns):
  Arrival (ns):                8.326
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.700

Path 4
  From:                        clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[12]:D
  Delay (ns):                  5.253
  Slack (ns):
  Arrival (ns):                8.135
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.613

Path 5
  From:                        clock_div_1MHZ_10HZ_0/counter[0]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[11]:D
  Delay (ns):                  5.466
  Slack (ns):
  Arrival (ns):                8.003
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.559


Expanded Path 1
  From: clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To: clock_div_1MHZ_10HZ_0/counter[10]:D
  data required time                             N/C
  data arrival time                          -   8.764
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     2.882          net: clk_out
  2.882                        clock_div_1MHZ_10HZ_0/counter[1]:CLK (r)
               +     0.470          cell: ADLIB:DFN1C0
  3.352                        clock_div_1MHZ_10HZ_0/counter[1]:Q (r)
               +     0.328          net: clock_div_1MHZ_10HZ_0/counter[1]
  3.680                        clock_div_1MHZ_10HZ_0/un5_counter_I_10:B (r)
               +     0.556          cell: ADLIB:AND3
  4.236                        clock_div_1MHZ_10HZ_0/un5_counter_I_10:Y (r)
               +     1.722          net: clock_div_1MHZ_10HZ_0/DWACT_FINC_E[0]
  5.958                        clock_div_1MHZ_10HZ_0/un5_counter_I_24:A (r)
               +     0.468          cell: ADLIB:AND3
  6.426                        clock_div_1MHZ_10HZ_0/un5_counter_I_24:Y (r)
               +     0.921          net: clock_div_1MHZ_10HZ_0/DWACT_FINC_E[4]
  7.347                        clock_div_1MHZ_10HZ_0/un5_counter_I_27:A (r)
               +     0.468          cell: ADLIB:AND3
  7.815                        clock_div_1MHZ_10HZ_0/un5_counter_I_27:Y (r)
               +     0.296          net: clock_div_1MHZ_10HZ_0/N_8
  8.111                        clock_div_1MHZ_10HZ_0/un5_counter_I_28:A (r)
               +     0.353          cell: ADLIB:XOR2
  8.464                        clock_div_1MHZ_10HZ_0/un5_counter_I_28:Y (f)
               +     0.300          net: clock_div_1MHZ_10HZ_0/I_28
  8.764                        clock_div_1MHZ_10HZ_0/counter[10]:D (f)
                                    
  8.764                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     1.261          net: clk_out
  N/C                          clock_div_1MHZ_10HZ_0/counter[10]:CLK (r)
               -     0.635          Library setup time: ADLIB:DFN1C0
  N/C                          clock_div_1MHZ_10HZ_0/counter[10]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        clock_div_1MHZ_100KHZ_0/clk_out:CLK
  To:                          I2C_SCL
  Delay (ns):                  11.874
  Slack (ns):
  Arrival (ns):                14.059
  Required (ns):
  Clock to Out (ns):           14.059


Expanded Path 1
  From: clock_div_1MHZ_100KHZ_0/clk_out:CLK
  To: I2C_SCL
  data required time                             N/C
  data arrival time                          -   14.059
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     2.185          net: clk_out
  2.185                        clock_div_1MHZ_100KHZ_0/clk_out:CLK (r)
               +     0.583          cell: ADLIB:DFN1P0
  2.768                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     5.558          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  8.326                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  9.009                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.885          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  9.894                        i2c_interface2_0/scl_enable_RNIPKA64:B (f)
               +     0.581          cell: ADLIB:OA1C
  10.475                       i2c_interface2_0/scl_enable_RNIPKA64:Y (f)
               +     0.954          net: i2c_interface2_0_N_63
  11.429                       I2C_SCL_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  12.016                       I2C_SCL_pad/U0/U1:DOUT (f)
               +     0.000          net: I2C_SCL_pad/U0/NET1
  12.016                       I2C_SCL_pad/U0/U0:D (f)
               +     2.043          cell: ADLIB:IOPAD_TRI
  14.059                       I2C_SCL_pad/U0/U0:PAD (f)
               +     0.000          net: I2C_SCL
  14.059                       I2C_SCL (f)
                                    
  14.059                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
                                    
  N/C                          I2C_SCL (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_100KHZ_0/counter[14]:CLR
  Delay (ns):                  14.605
  Slack (ns):
  Arrival (ns):                14.605
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.562

Path 2
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_100KHZ_0/counter[11]:CLR
  Delay (ns):                  14.226
  Slack (ns):
  Arrival (ns):                14.226
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.150

Path 3
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_100KHZ_0/counter[10]:CLR
  Delay (ns):                  14.191
  Slack (ns):
  Arrival (ns):                14.191
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.077

Path 4
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[3]:CLR
  Delay (ns):                  12.969
  Slack (ns):
  Arrival (ns):                12.969
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.808

Path 5
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[4]:CLR
  Delay (ns):                  13.535
  Slack (ns):
  Arrival (ns):                13.535
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.094


Expanded Path 1
  From: CLK_48MHZ
  To: clock_div_1MHZ_100KHZ_0/counter[14]:CLR
  data required time                             N/C
  data arrival time                          -   14.605
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     4.239          net: CLK_48MHZ_c
  5.146                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.561                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.080          net: CLK_48MHZ_c_0
  8.641                        reset_pulse_0/RESET_34:B (r)
               +     0.527          cell: ADLIB:OR2
  9.168                        reset_pulse_0/RESET_34:Y (r)
               +     5.437          net: reset_pulse_0_RESET_34
  14.605                       clock_div_1MHZ_100KHZ_0/counter[14]:CLR (r)
                                    
  14.605                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     1.308          net: clk_out
  N/C                          clock_div_1MHZ_100KHZ_0/counter[14]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          clock_div_1MHZ_100KHZ_0/counter[14]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_read/U1:Q

SET Register to Register

Path 1
  From:                        read_address_traversal_0/address[10]/U1:CLK
  To:                          read_address_traversal_0/address[16]/U1:D
  Delay (ns):                  8.575
  Slack (ns):
  Arrival (ns):                10.274
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.420

Path 2
  From:                        read_address_traversal_0/address[8]/U1:CLK
  To:                          read_address_traversal_0/address[16]/U1:D
  Delay (ns):                  8.061
  Slack (ns):
  Arrival (ns):                10.110
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.256

Path 3
  From:                        read_address_traversal_0/address[6]/U1:CLK
  To:                          read_address_traversal_0/address[16]/U1:D
  Delay (ns):                  8.325
  Slack (ns):
  Arrival (ns):                10.084
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.230

Path 4
  From:                        read_address_traversal_0/address[9]/U1:CLK
  To:                          read_address_traversal_0/address[16]/U1:D
  Delay (ns):                  8.344
  Slack (ns):
  Arrival (ns):                9.990
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.136

Path 5
  From:                        read_address_traversal_0/address[4]:CLK
  To:                          read_address_traversal_0/address[16]/U1:D
  Delay (ns):                  8.247
  Slack (ns):
  Arrival (ns):                9.881
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.027


Expanded Path 1
  From: read_address_traversal_0/address[10]/U1:CLK
  To: read_address_traversal_0/address[16]/U1:D
  data required time                             N/C
  data arrival time                          -   10.274
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_read/U1:Q (r)
               +     1.699          net: next_read
  1.699                        read_address_traversal_0/address[10]/U1:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  2.217                        read_address_traversal_0/address[10]/U1:Q (r)
               +     0.646          net: read_address_traversal_0_R_ADDRESS_OUT[10]
  2.863                        read_address_traversal_0/address_m6_0_a2_4:B (r)
               +     0.556          cell: ADLIB:NOR3C
  3.419                        read_address_traversal_0/address_m6_0_a2_4:Y (r)
               +     0.313          net: read_address_traversal_0/address_m6_0_a2_4
  3.732                        read_address_traversal_0/address_m6_0_a2_7:C (r)
               +     0.593          cell: ADLIB:NOR3C
  4.325                        read_address_traversal_0/address_m6_0_a2_7:Y (r)
               +     0.321          net: read_address_traversal_0/address_m6_0_a2_7
  4.646                        read_address_traversal_0/address_n12_0_o2:B (r)
               +     0.556          cell: ADLIB:OR3C
  5.202                        read_address_traversal_0/address_n12_0_o2:Y (f)
               +     0.349          net: read_address_traversal_0/N_31
  5.551                        read_address_traversal_0/address_n13_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  6.131                        read_address_traversal_0/address_n13_0_o2:Y (f)
               +     0.653          net: read_address_traversal_0/N_32
  6.784                        read_address_traversal_0/address_n14_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  7.364                        read_address_traversal_0/address_n14_0_o2:Y (f)
               +     0.313          net: read_address_traversal_0/N_33
  7.677                        read_address_traversal_0/address_n15_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  8.257                        read_address_traversal_0/address_n15_0_o2:Y (f)
               +     0.378          net: read_address_traversal_0/N_34
  8.635                        read_address_traversal_0/address_n16_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  9.215                        read_address_traversal_0/address_n16_0_o2:Y (f)
               +     0.296          net: read_address_traversal_0/N_35
  9.511                        read_address_traversal_0/address[16]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  9.974                        read_address_traversal_0/address[16]/U0:Y (f)
               +     0.300          net: read_address_traversal_0/address[16]/Y
  10.274                       read_address_traversal_0/address[16]/U1:D (f)
                                    
  10.274                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     1.365          net: next_read
  N/C                          read_address_traversal_0/address[16]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[16]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[16]/U1:CLR
  Delay (ns):                  13.682
  Slack (ns):
  Arrival (ns):                13.682
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.582

Path 2
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[16]/U1:CLR
  Delay (ns):                  13.454
  Slack (ns):
  Arrival (ns):                13.454
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.354

Path 3
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[15]/U1:CLR
  Delay (ns):                  13.469
  Slack (ns):
  Arrival (ns):                13.469
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.905

Path 4
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[15]/U1:CLR
  Delay (ns):                  13.241
  Slack (ns):
  Arrival (ns):                13.241
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.677

Path 5
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[14]/U1:CLR
  Delay (ns):                  12.818
  Slack (ns):
  Arrival (ns):                12.818
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.304


Expanded Path 1
  From: RESET_IN_L8
  To: read_address_traversal_0/address[16]/U1:CLR
  data required time                             N/C
  data arrival time                          -   13.682
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     4.963          net: RESET_IN_L8_c
  5.859                        reset_pulse_0/RESET_19:A (r)
               +     0.415          cell: ADLIB:OR2
  6.274                        reset_pulse_0/RESET_19:Y (r)
               +     7.408          net: reset_pulse_0_RESET_19
  13.682                       read_address_traversal_0/address[16]/U1:CLR (r)
                                    
  13.682                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     1.365          net: next_read
  N/C                          read_address_traversal_0/address[16]/U1:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[16]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_write/U1:Q

SET Register to Register

Path 1
  From:                        write_address_traversal_0/address[11]/U1:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  8.183
  Slack (ns):
  Arrival (ns):                9.356
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.480

Path 2
  From:                        write_address_traversal_0/address[11]/U1:CLK
  To:                          write_address_traversal_0/address[14]/U1:D
  Delay (ns):                  8.070
  Slack (ns):
  Arrival (ns):                9.243
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.263

Path 3
  From:                        write_address_traversal_0/address[2]:CLK
  To:                          write_address_traversal_0/address[11]/U1:D
  Delay (ns):                  7.684
  Slack (ns):
  Arrival (ns):                8.891
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.229

Path 4
  From:                        write_address_traversal_0/address[10]/U1:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  7.665
  Slack (ns):
  Arrival (ns):                8.939
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.063

Path 5
  From:                        write_address_traversal_0/address[6]/U1:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  7.528
  Slack (ns):
  Arrival (ns):                8.932
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.056


Expanded Path 1
  From: write_address_traversal_0/address[11]/U1:CLK
  To: write_address_traversal_0/address[15]/U1:D
  data required time                             N/C
  data arrival time                          -   9.356
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_write/U1:Q (r)
               +     1.173          net: next_write
  1.173                        write_address_traversal_0/address[11]/U1:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  1.691                        write_address_traversal_0/address[11]/U1:Q (r)
               +     1.070          net: write_address_traversal_0_W_ADDRESS_OUT[11]
  2.761                        write_address_traversal_0/address_m6_0_a2_4:B (r)
               +     0.556          cell: ADLIB:NOR3C
  3.317                        write_address_traversal_0/address_m6_0_a2_4:Y (r)
               +     0.313          net: write_address_traversal_0/address_m6_0_a2_4
  3.630                        write_address_traversal_0/address_m6_0_a2_6:C (r)
               +     0.593          cell: ADLIB:NOR3C
  4.223                        write_address_traversal_0/address_m6_0_a2_6:Y (r)
               +     0.975          net: write_address_traversal_0/address_m6_0_a2_6
  5.198                        write_address_traversal_0/address_m6_0_a2:A (r)
               +     0.593          cell: ADLIB:NOR3B
  5.791                        write_address_traversal_0/address_m6_0_a2:Y (r)
               +     0.299          net: write_address_traversal_0/address_N_13_mux
  6.090                        write_address_traversal_0/address_n13_0_o2:A (r)
               +     0.435          cell: ADLIB:OR2B
  6.525                        write_address_traversal_0/address_n13_0_o2:Y (f)
               +     0.303          net: write_address_traversal_0/N_32
  6.828                        write_address_traversal_0/address_n14_0_o2:B (f)
               +     0.576          cell: ADLIB:OR2A
  7.404                        write_address_traversal_0/address_n14_0_o2:Y (f)
               +     0.313          net: write_address_traversal_0/N_33
  7.717                        write_address_traversal_0/address_n15_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  8.297                        write_address_traversal_0/address_n15_0_o2:Y (f)
               +     0.296          net: write_address_traversal_0/N_34
  8.593                        write_address_traversal_0/address[15]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  9.056                        write_address_traversal_0/address[15]/U0:Y (f)
               +     0.300          net: write_address_traversal_0/address[15]/Y
  9.356                        write_address_traversal_0/address[15]/U1:D (f)
                                    
  9.356                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     1.387          net: next_write
  N/C                          write_address_traversal_0/address[15]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[15]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[3]:CLR
  Delay (ns):                  12.114
  Slack (ns):
  Arrival (ns):                12.114
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.821

Path 2
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[0]:CLR
  Delay (ns):                  11.839
  Slack (ns):
  Arrival (ns):                11.839
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.151

Path 3
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[4]:CLR
  Delay (ns):                  11.838
  Slack (ns):
  Arrival (ns):                11.838
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.904

Path 4
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[2]:CLR
  Delay (ns):                  11.839
  Slack (ns):
  Arrival (ns):                11.839
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.897

Path 5
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[7]:CLR
  Delay (ns):                  11.038
  Slack (ns):
  Arrival (ns):                11.038
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.745


Expanded Path 1
  From: CLK_48MHZ
  To: write_address_traversal_0/address[3]:CLR
  data required time                             N/C
  data arrival time                          -   12.114
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     4.239          net: CLK_48MHZ_c
  5.146                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.561                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     4.086          net: CLK_48MHZ_c_0
  9.647                        reset_pulse_0/RESET_25:B (r)
               +     0.527          cell: ADLIB:OR2
  10.174                       reset_pulse_0/RESET_25:Y (r)
               +     1.940          net: reset_pulse_0_RESET_25
  12.114                       write_address_traversal_0/address[3]:CLR (r)
                                    
  12.114                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     0.558          net: next_write
  N/C                          write_address_traversal_0/address[3]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[3]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain spi_mode_config2_0/next_b/U1:Q

SET Register to Register

Path 1
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[4]/U1:D
  Delay (ns):                  4.519
  Slack (ns):
  Arrival (ns):                5.045
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.683

Path 2
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/position[1]:D
  Delay (ns):                  4.087
  Slack (ns):
  Arrival (ns):                4.613
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.567

Path 3
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[3]/U1:D
  Delay (ns):                  4.611
  Slack (ns):
  Arrival (ns):                5.137
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.483

Path 4
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[6]/U1:D
  Delay (ns):                  4.649
  Slack (ns):
  Arrival (ns):                5.175
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.464

Path 5
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[0]/U1:D
  Delay (ns):                  3.924
  Slack (ns):
  Arrival (ns):                4.450
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.404


Expanded Path 1
  From: read_buffer_0/position[1]:CLK
  To: read_buffer_0/byte_out[4]/U1:D
  data required time                             N/C
  data arrival time                          -   5.045
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/next_b/U1:Q (r)
               +     0.526          net: next_b
  0.526                        read_buffer_0/position[1]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  1.183                        read_buffer_0/position[1]:Q (f)
               +     1.457          net: read_buffer_0/position[1]
  2.640                        read_buffer_0/byte_out_RNO_1[4]:S (f)
               +     0.428          cell: ADLIB:MX2
  3.068                        read_buffer_0/byte_out_RNO_1[4]:Y (r)
               +     0.313          net: read_buffer_0/N_67
  3.381                        read_buffer_0/byte_out_RNO[4]:B (r)
               +     0.522          cell: ADLIB:MX2
  3.903                        read_buffer_0/byte_out_RNO[4]:Y (r)
               +     0.310          net: read_buffer_0/byte_out_6[4]
  4.213                        read_buffer_0/byte_out[4]/U0:B (r)
               +     0.522          cell: ADLIB:MX2
  4.735                        read_buffer_0/byte_out[4]/U0:Y (r)
               +     0.310          net: read_buffer_0/byte_out[4]/Y
  5.045                        read_buffer_0/byte_out[4]/U1:D (r)
                                    
  5.045                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/next_b/U1:Q (r)
               +     0.842          net: next_b
  N/C                          read_buffer_0/byte_out[4]/U1:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          read_buffer_0/byte_out[4]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          read_buffer_0/position[0]:CLR
  Delay (ns):                  12.087
  Slack (ns):
  Arrival (ns):                12.087
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.826

Path 2
  From:                        CLK_48MHZ
  To:                          read_buffer_0/position[1]:CLR
  Delay (ns):                  11.731
  Slack (ns):
  Arrival (ns):                11.731
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.470

Path 3
  From:                        RESET_IN_L8
  To:                          read_buffer_0/position[0]:CLR
  Delay (ns):                  8.720
  Slack (ns):
  Arrival (ns):                8.720
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.459

Path 4
  From:                        RESET_IN_L8
  To:                          read_buffer_0/position[1]:CLR
  Delay (ns):                  8.364
  Slack (ns):
  Arrival (ns):                8.364
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.103

Path 5
  From:                        RESET_IN_L8
  To:                          read_buffer_0/byte_out[0]/U1:CLR
  Delay (ns):                  7.295
  Slack (ns):
  Arrival (ns):                7.295
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.034


Expanded Path 1
  From: CLK_48MHZ
  To: read_buffer_0/position[0]:CLR
  data required time                             N/C
  data arrival time                          -   12.087
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     4.239          net: CLK_48MHZ_c
  5.146                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.561                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.384          net: CLK_48MHZ_c_0
  8.945                        reset_pulse_0/RESET_32:B (r)
               +     0.527          cell: ADLIB:OR2
  9.472                        reset_pulse_0/RESET_32:Y (r)
               +     2.615          net: reset_pulse_0_RESET_32
  12.087                       read_buffer_0/position[0]:CLR (r)
                                    
  12.087                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/next_b/U1:Q (r)
               +     0.526          net: next_b
  N/C                          read_buffer_0/position[0]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          read_buffer_0/position[0]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain spi_mode_config2_0/ss_b/U1:Q

SET Register to Register

Path 1
  From:                        spi_master_0/chip_rdy_0:G
  To:                          spi_master_0/mosi_d:D
  Delay (ns):                  4.508
  Slack (ns):
  Arrival (ns):                8.181
  Required (ns):
  Setup (ns):                  0.671
  Minimum Period (ns):         5.870

Path 2
  From:                        spi_master_0/chip_rdy_0:G
  To:                          spi_master_0/state_d[1]:D
  Delay (ns):                  4.282
  Slack (ns):
  Arrival (ns):                7.955
  Required (ns):
  Setup (ns):                  0.671
  Minimum Period (ns):         5.685


Expanded Path 1
  From: spi_master_0/chip_rdy_0:G
  To: spi_master_0/mosi_d:D
  data required time                             N/C
  data arrival time                          -   8.181
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.441          net: spi_mode_config2_0/ss_b_i
  1.441                        spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  2.081                        spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.881          net: SS_c
  2.962                        spi_master_0/ctr_q_RNIBTOP2[1]:A (r)
               +     0.329          cell: ADLIB:AO1C
  3.291                        spi_master_0/ctr_q_RNIBTOP2[1]:Y (f)
               +     0.382          net: spi_master_0/ctr_q_RNIBTOP2[1]
  3.673                        spi_master_0/chip_rdy_0:G (f)
               +     0.493          cell: ADLIB:DLN1
  4.166                        spi_master_0/chip_rdy_0:Q (r)
               +     0.310          net: spi_master_0_chip_rdy_0
  4.476                        spi_master_0/sck_q_RNIGKR3[1]:A (r)
               +     0.592          cell: ADLIB:NOR3A
  5.068                        spi_master_0/sck_q_RNIGKR3[1]:Y (r)
               +     0.310          net: spi_master_0/N_131
  5.378                        spi_master_0/state_q_RNIB6A31[1]:B (r)
               +     0.803          cell: ADLIB:OA1C
  6.181                        spi_master_0/state_q_RNIB6A31[1]:Y (r)
               +     0.313          net: spi_master_0/N_140
  6.494                        spi_master_0/state_q_RNILKEI2[1]:B (r)
               +     0.459          cell: ADLIB:OR2A
  6.953                        spi_master_0/state_q_RNILKEI2[1]:Y (r)
               +     0.356          net: spi_master_0/N_71
  7.309                        spi_master_0/mosi_d_RNO:C (r)
               +     0.572          cell: ADLIB:NOR3
  7.881                        spi_master_0/mosi_d_RNO:Y (f)
               +     0.300          net: spi_master_0/N_28
  8.181                        spi_master_0/mosi_d:D (f)
                                    
  8.181                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.441          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.901          net: SS_c
  N/C                          spi_master_0/mosi_d:G (r)
               -     0.671          Library setup time: ADLIB:DLN0C0
  N/C                          spi_master_0/mosi_d:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        MISO
  To:                          spi_master_0/data_d[0]:D
  Delay (ns):                  12.910
  Slack (ns):
  Arrival (ns):                12.910
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         10.617

Path 2
  From:                        MISO
  To:                          spi_master_0/chip_rdy_0:D
  Delay (ns):                  3.978
  Slack (ns):
  Arrival (ns):                3.978
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         0.976

Path 3
  From:                        MISO
  To:                          spi_master_0/chip_rdy:D
  Delay (ns):                  3.978
  Slack (ns):
  Arrival (ns):                3.978
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         0.976


Expanded Path 1
  From: MISO
  To: spi_master_0/data_d[0]:D
  data required time                             N/C
  data arrival time                          -   12.910
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MISO (f)
               +     0.000          net: MISO
  0.000                        MISO_pad/U0/U0:PAD (f)
               +     0.592          cell: ADLIB:IOPAD_IN
  0.592                        MISO_pad/U0/U0:Y (f)
               +     0.000          net: MISO_pad/U0/NET1
  0.592                        MISO_pad/U0/U1:YIN (f)
               +     0.036          cell: ADLIB:IOIN_IB
  0.628                        MISO_pad/U0/U1:Y (f)
               +     5.068          net: MISO_c
  5.696                        MISO_pad_RNIC06:A (f)
               +     0.479          cell: ADLIB:BUFF
  6.175                        MISO_pad_RNIC06:Y (f)
               +     2.652          net: MISO_c_0
  8.827                        spi_master_0/data_d_RNO_2[0]:A (f)
               +     0.552          cell: ADLIB:MX2C
  9.379                        spi_master_0/data_d_RNO_2[0]:Y (r)
               +     0.303          net: spi_master_0/N_57
  9.682                        spi_master_0/data_d_RNO_0[0]:B (r)
               +     0.638          cell: ADLIB:NOR3B
  10.320                       spi_master_0/data_d_RNO_0[0]:Y (r)
               +     1.189          net: spi_master_0/N_120
  11.509                       spi_master_0/data_d_RNO[0]:A (r)
               +     0.321          cell: ADLIB:NOR3
  11.830                       spi_master_0/data_d_RNO[0]:Y (f)
               +     1.080          net: spi_master_0/N_44
  12.910                       spi_master_0/data_d[0]:D (f)
                                    
  12.910                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.441          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.883          net: SS_c
  N/C                          spi_master_0/data_d[0]:G (r)
               -     0.671          Library setup time: ADLIB:DLN0C0
  N/C                          spi_master_0/data_d[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        spi_master_0/chip_rdy_0:G
  To:                          SPI_SCK
  Delay (ns):                  7.570
  Slack (ns):
  Arrival (ns):                11.243
  Required (ns):
  Clock to Out (ns):           11.243


Expanded Path 1
  From: spi_master_0/chip_rdy_0:G
  To: SPI_SCK
  data required time                             N/C
  data arrival time                          -   11.243
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.441          net: spi_mode_config2_0/ss_b_i
  1.441                        spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  2.081                        spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.881          net: SS_c
  2.962                        spi_master_0/ctr_q_RNIBTOP2[1]:A (r)
               +     0.329          cell: ADLIB:AO1C
  3.291                        spi_master_0/ctr_q_RNIBTOP2[1]:Y (f)
               +     0.382          net: spi_master_0/ctr_q_RNIBTOP2[1]
  3.673                        spi_master_0/chip_rdy_0:G (f)
               +     0.493          cell: ADLIB:DLN1
  4.166                        spi_master_0/chip_rdy_0:Q (r)
               +     1.256          net: spi_master_0_chip_rdy_0
  5.422                        spi_master_0/state_q_RNIU1R21[1]:B (r)
               +     0.321          cell: ADLIB:NOR3A
  5.743                        spi_master_0/state_q_RNIU1R21[1]:Y (f)
               +     3.189          net: SPI_SCK_c
  8.932                        SPI_SCK_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  9.519                        SPI_SCK_pad/U0/U1:DOUT (f)
               +     0.000          net: SPI_SCK_pad/U0/NET1
  9.519                        SPI_SCK_pad/U0/U0:D (f)
               +     1.724          cell: ADLIB:IOPAD_TRI
  11.243                       SPI_SCK_pad/U0/U0:PAD (f)
               +     0.000          net: SPI_SCK
  11.243                       SPI_SCK (f)
                                    
  11.243                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
                                    
  N/C                          SPI_SCK (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          spi_master_0/data_out_d[5]:CLR
  Delay (ns):                  12.944
  Slack (ns):
  Arrival (ns):                12.944
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.251

Path 2
  From:                        CLK_48MHZ
  To:                          spi_master_0/data_out_d[6]:CLR
  Delay (ns):                  12.630
  Slack (ns):
  Arrival (ns):                12.630
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.937

Path 3
  From:                        CLK_48MHZ
  To:                          spi_master_0/state_d[0]:CLR
  Delay (ns):                  12.500
  Slack (ns):
  Arrival (ns):                12.500
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.825

Path 4
  From:                        CLK_48MHZ
  To:                          spi_master_0/sck_d[1]:CLR
  Delay (ns):                  12.482
  Slack (ns):
  Arrival (ns):                12.482
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.765

Path 5
  From:                        CLK_48MHZ
  To:                          spi_master_0/state_d[1]:CLR
  Delay (ns):                  12.172
  Slack (ns):
  Arrival (ns):                12.172
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.496


Expanded Path 1
  From: CLK_48MHZ
  To: spi_master_0/data_out_d[5]:CLR
  data required time                             N/C
  data arrival time                          -   12.944
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     4.239          net: CLK_48MHZ_c
  5.146                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.561                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     2.105          net: CLK_48MHZ_c_0
  7.666                        reset_pulse_0/RESET_26:B (r)
               +     0.527          cell: ADLIB:OR2
  8.193                        reset_pulse_0/RESET_26:Y (r)
               +     4.751          net: reset_pulse_0_RESET_26
  12.944                       spi_master_0/data_out_d[5]:CLR (r)
                                    
  12.944                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     1.441          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.877          net: SS_c
  N/C                          spi_master_0/data_out_d[5]:G (r)
               -     0.265          Library recovery time: ADLIB:DLN0C0
  N/C                          spi_master_0/data_out_d[5]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

