{"vcs1":{"timestamp_begin":1685118455.084083643, "rt":1.15, "ut":0.31, "st":0.18}}
{"vcselab":{"timestamp_begin":1685118456.304233203, "rt":0.90, "ut":0.28, "st":0.05}}
{"link":{"timestamp_begin":1685118457.256792090, "rt":0.62, "ut":0.26, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118454.618552048}
{"VCS_COMP_START_TIME": 1685118454.618552048}
{"VCS_COMP_END_TIME": 1685118459.268310594}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349132}}
{"stitch_vcselab": {"peak_mem": 230452}}
