
;; Function HAL_MspInit (HAL_MspInit, funcdef_no=1438, decl_uid=9919, cgraph_uid=1442, symbol_order=1448)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Attempting shrink-wrapping optimization.
Block 2 needs the prologue.
After wrapping required blocks, PRO is now 2
Avoiding non-duplicatable blocks, PRO is now 2
Bumping back to anticipatable blocks, PRO is now 2
scanning new insn with uid = 68.
scanning new insn with uid = 77.
scanning new insn with uid = 78.
scanning new insn with uid = 79.
rescanning insn with uid = 38.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;;  ref usage 	r0={2d} r1={2d} r2={9d,6u} r3={6d,8u} r12={2d} r13={3d,12u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 142{115d,27u,0e} in 33{32 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 68 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 68 3 69 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "../Core/Src/stm32g4xx_hal_msp.c":67:1 -1
     (nil))
(note 69 68 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 69 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [123])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 2 r2 [orig:113 _1 ] [113])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 106 {*iorsi3_insn}
     (nil))
(insn 12 10 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:114 _2 ] [114])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (and:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 90 {*arm_andsi3_insn}
     (nil))
(insn 17 16 18 2 (set (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])
        (reg:SI 2 r2 [orig:116 _4 ] [116])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 2 r2 [orig:121 vol.0_12 ] [121])
        (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (ior:SI (reg:SI 2 r2 [orig:117 _5 ] [117])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 106 {*iorsi3_insn}
     (nil))
(insn 28 26 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 2 r2 [orig:118 _6 ] [118])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 31 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (and:SI (reg:SI 3 r3 [orig:119 _7 ] [119])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 90 {*arm_andsi3_insn}
     (nil))
(insn 33 32 34 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:120 _8 ] [120])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 3 r3 [orig:122 vol.1_15 ] [122])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 37 36 80 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":79:3 -1
     (nil))
(note 80 37 77 2 NOTE_INSN_EPILOGUE_BEG)
(insn 77 80 78 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":84:1 -1
     (nil))
(insn/f 78 77 79 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":84:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn 79 78 38 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":84:1 -1
     (nil))
(call_insn/j 38 79 39 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>) [0 HAL_PWREx_DisableUCPDDeadBattery S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":79:3 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 39 38 43)
(note 43 39 0 NOTE_INSN_DELETED)

;; Function HAL_ADC_MspInit (HAL_ADC_MspInit, funcdef_no=1439, decl_uid=8608, cgraph_uid=1443, symbol_order=1449)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)
verify found no changes in insn with uid = 2.
Attempting shrink-wrapping optimization.
Block 2 needs the prologue.
Block 3 needs the prologue.
Block 4 needs the prologue.
Block 5 needs the prologue.
Block 6 needs the prologue.
After wrapping required blocks, PRO is now 2
Avoiding non-duplicatable blocks, PRO is now 2
Bumping back to anticipatable blocks, PRO is now 2
scanning new insn with uid = 192.
scanning new insn with uid = 193.
scanning new insn with uid = 194.
scanning new insn with uid = 195.
scanning new insn with uid = 188.
scanning new insn with uid = 189.
verify found no changes in insn with uid = 20.
verify found no changes in insn with uid = 37.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 91.
verify found no changes in insn with uid = 131.
verify found no changes in insn with uid = 138.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,7u} r2={21d,13u,1e} r3={17d,14u} r4={3d,5u,1e} r5={3d,14u} r6={3d,6u} r12={12d} r13={5d,43u} r14={7d,2u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={9d,1u} r101={6d} r104={6d} r105={6d} r106={6d} 
;;    total ref usage 669{555d,112u,2e} in 111{105 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 188 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 188 4 189 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":93:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -16 [0xfffffffffffffff0])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [33  S4 A32])
                    (reg:SI 5 r5))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [33  S4 A32])
                    (reg:SI 6 r6))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 12 [0xc])) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 189 188 190 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -112 [0xffffffffffffff90]))) "../Core/Src/stm32g4xx_hal_msp.c":93:1 -1
     (nil))
(note 190 189 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 190 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":94:3 -1
     (nil))
(insn 8 6 2 2 (set (reg:SI 1 r1 [128])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 2 8 15 2 (set (reg/v/f:SI 4 r4 [orig:126 hadc ] [126])
        (reg:SI 0 r0 [172])) "../Core/Src/stm32g4xx_hal_msp.c":93:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 15 2 17 2 NOTE_INSN_DELETED)
(insn 17 15 9 2 (set (reg:SI 2 r2)
        (const_int 84 [0x54])) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 17 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 1 r1 [128])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 1 r1 [128])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 1 r1 [128])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 1 r1 [128])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 1 r1 [128])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":95:3 -1
     (nil))
(note 7 14 179 2 NOTE_INSN_DELETED)
(insn 179 7 20 2 (set (reg:SI 0 r0 [176])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 28 [0x1c]))) "../Core/Src/stm32g4xx_hal_msp.c":95:28 7 {*arm_addsi3}
     (nil))
(call_insn 20 179 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":95:28 291 {*call_value_symbol}
     (expr_list:REG_RETURNED (reg/f:SI 129)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 22 20 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":96:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 3 r3 [132])
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 24 23 25 2 (set (reg/f:SI 2 r2 [orig:133 hadc_18(D)->Instance ] [133])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 hadc ] [126]) [4 hadc_18(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 hadc ] [126]) [4 hadc_18(D)->Instance+0 S4 A32])
        (nil)))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:133 hadc_18(D)->Instance ] [133])
            (reg:SI 3 r3 [132]))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:133 hadc_18(D)->Instance ] [133])
            (const_int 1342178560 [0x50000500]))
        (nil)))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 151)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 151)
(note 27 26 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 38 27 40 3 NOTE_INSN_DELETED)
(note 40 38 28 3 NOTE_INSN_DELETED)
(debug_insn 28 40 29 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":103:5 -1
     (nil))
(insn 29 28 32 3 (set (reg:SI 2 r2 [134])
        (const_int 65536 [0x10000])) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 65536 [0x10000])
        (nil)))
(insn 32 29 180 3 (set (reg:SI 3 r3 [135])
        (const_int -2147483648 [0xffffffff80000000])) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -2147483648 [0xffffffff80000000])
        (nil)))
(insn 180 32 30 3 (set (reg:SI 0 r0 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 28 [0x1c]))) "../Core/Src/stm32g4xx_hal_msp.c":105:9 7 {*arm_addsi3}
     (nil))
(insn 30 180 31 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [1 PeriphClkInit.PeriphClockSelection+0 S4 A32])
        (reg:SI 2 r2 [134])) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 33 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":104:5 -1
     (nil))
(insn 33 31 34 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [1 PeriphClkInit.Adc345ClockSelection+0 S4 A32])
        (reg:SI 3 r3 [135])) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 34 33 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":105:5 -1
     (nil))
(call_insn 37 34 41 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>) [0 HAL_RCCEx_PeriphCLKConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 41 37 42 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [173])
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:8 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 719407028 (nil))
 -> 45)
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":107:7 -1
     (nil))
(call_insn 44 43 45 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":107:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 45 44 46 5 8 (nil) [1 uses])
(note 46 45 132 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 132 46 134 5 NOTE_INSN_DELETED)
(note 134 132 47 5 NOTE_INSN_DELETED)
(debug_insn 47 134 48 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 50 49 181 5 (set (reg/f:SI 3 r3 [138])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 181 50 51 5 (set (reg:SI 1 r1 [178])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":121:5 7 {*arm_addsi3}
     (nil))
(insn 51 181 52 5 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 54 5 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 106 {*iorsi3_insn}
     (nil))
(insn 54 52 55 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:116 _4 ] [116])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 57 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 57 55 58 5 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (and:SI (reg:SI 2 r2 [orig:117 _5 ] [117])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 90 {*arm_andsi3_insn}
     (nil))
(insn 59 58 60 5 (set (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])
        (reg:SI 2 r2 [orig:118 _6 ] [118])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 60 59 61 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 2 r2 [orig:124 vol.2_25 ] [124])
        (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 62 61 63 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 64 63 65 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 65 64 67 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 67 65 68 5 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 2 r2 [orig:120 _8 ] [120])
        (ior:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 106 {*iorsi3_insn}
     (nil))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:120 _8 ] [120])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 71 70 73 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 73 71 74 5 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 5 (set (reg:SI 3 r3 [orig:122 _10 ] [122])
        (and:SI (reg:SI 3 r3 [orig:121 _9 ] [121])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 90 {*arm_andsi3_insn}
     (nil))
(insn 75 74 76 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:122 _10 ] [122])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 76 75 93 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 93 76 84 5 (set (reg/f:SI 5 r5 [170])
        (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(insn 84 93 90 5 (set (reg:SI 6 r6 [145])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 90 84 184 5 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 184 90 185 5 (set (reg:SI 2 r2 [144])
        (const_int 49152 [0xc000])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 82 5 (set (reg:SI 3 r3 [+4 ])
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 185 77 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [144])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (nil))
(insn 77 82 78 5 (set (reg:SI 3 r3 [orig:125 vol.3_28 ] [125])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 78 77 79 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 79 78 80 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":118:5 -1
     (nil))
(debug_insn 80 79 83 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":119:5 -1
     (nil))
(debug_insn 83 80 85 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":120:5 -1
     (nil))
(insn 85 83 86 5 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 GPIO_InitStruct.Pull+0 S4 A64])
        (reg:SI 6 r6 [145])) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 91 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":121:5 -1
     (nil))
(call_insn 91 86 92 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":121:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 92 91 94 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":125:5 -1
     (nil))
(insn 94 92 98 5 (set (reg:SI 2 r2 [149])
        (const_int 1073872904 [0x40020008])) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073872904 [0x40020008])
        (nil)))
(insn 98 94 95 5 (set (reg:SI 3 r3 [151])
        (const_int 38 [0x26])) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 38 [0x26])
        (nil)))
(insn 95 98 96 5 (set (mem/f/c:SI (reg/f:SI 5 r5 [170]) [13 hdma_adc4.Instance+0 S4 A32])
        (reg:SI 2 r2 [149])) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 99 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":126:5 -1
     (nil))
(insn 99 96 100 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 4 [0x4])) [1 hdma_adc4.Init.Request+0 S4 A32])
        (reg:SI 3 r3 [151])) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 100 99 110 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":127:5 -1
     (nil))
(insn 110 100 114 5 (set (reg:SI 2 r2 [157])
        (const_int 128 [0x80])) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 114 110 103 5 (set (reg:SI 3 r3 [159])
        (const_int 256 [0x100])) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 256 [0x100])
        (nil)))
(insn 103 114 104 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 8 [0x8])) [1 hdma_adc4.Init.Direction+0 S4 A32])
        (reg:SI 6 r6 [145])) "../Core/Src/stm32g4xx_hal_msp.c":127:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 107 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":128:5 -1
     (nil))
(insn 107 104 108 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 12 [0xc])) [1 hdma_adc4.Init.PeriphInc+0 S4 A32])
        (reg:SI 6 r6 [145])) "../Core/Src/stm32g4xx_hal_msp.c":128:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 108 107 111 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":129:5 -1
     (nil))
(insn 111 108 112 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 16 [0x10])) [1 hdma_adc4.Init.MemInc+0 S4 A32])
        (reg:SI 2 r2 [157])) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 112 111 115 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":130:5 -1
     (nil))
(insn 115 112 116 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 20 [0x14])) [1 hdma_adc4.Init.PeriphDataAlignment+0 S4 A32])
        (reg:SI 3 r3 [159])) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 116 115 118 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":131:5 -1
     (nil))
(insn 118 116 122 5 (set (reg:SI 2 r2 [161])
        (const_int 1024 [0x400])) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1024 [0x400])
        (nil)))
(insn 122 118 119 5 (set (reg:SI 3 r3 [163])
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 119 122 120 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 24 [0x18])) [1 hdma_adc4.Init.MemDataAlignment+0 S4 A32])
        (reg:SI 2 r2 [161])) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 120 119 123 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":132:5 -1
     (nil))
(insn 123 120 124 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 28 [0x1c])) [1 hdma_adc4.Init.Mode+0 S4 A32])
        (reg:SI 3 r3 [163])) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 124 123 130 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":133:5 -1
     (nil))
(insn 130 124 127 5 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [170])) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(insn 127 130 128 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 32 [0x20])) [1 hdma_adc4.Init.Priority+0 S4 A32])
        (reg:SI 6 r6 [145])) "../Core/Src/stm32g4xx_hal_msp.c":133:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 128 127 131 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":134:5 -1
     (nil))
(call_insn 131 128 135 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 135 131 136 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [174])
                        (const_int 0 [0]))
                    (label_ref:SI 139)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:8 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 719407028 (nil))
 -> 139)
(note 136 135 137 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":136:7 -1
     (nil))
(call_insn 138 137 139 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":136:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 139 138 140 7 9 (nil) [1 uses])
(note 140 139 141 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 142 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(debug_insn 142 141 144 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 144 142 145 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hadc ] [126])
                (const_int 84 [0x54])) [11 hadc_18(D)->DMA_Handle+0 S4 A32])
        (reg/f:SI 5 r5 [170])) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 145 144 147 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 147 145 150 7 (set (mem/f/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 40 [0x28])) [16 hdma_adc4.Parent+0 S4 A32])
        (reg/v/f:SI 4 r4 [orig:126 hadc ] [126])) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 150 147 151 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(code_label 151 150 152 8 6 (nil) [1 uses])
(note 152 151 191 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 191 152 192 8 NOTE_INSN_EPILOGUE_BEG)
(insn 192 191 193 8 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":146:1 -1
     (nil))
(insn/f 193 192 194 8 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/stm32g4xx_hal_msp.c":146:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])))
        (nil)))
(insn 194 193 195 8 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":146:1 -1
     (nil))
(jump_insn 195 194 198 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [33  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":146:1 -1
     (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil))))
 -> return)
(barrier 198 195 177)
(note 177 198 178 NOTE_INSN_DELETED)
(note 178 177 0 NOTE_INSN_DELETED)

;; Function HAL_ADC_MspDeInit (HAL_ADC_MspDeInit, funcdef_no=1440, decl_uid=8610, cgraph_uid=1444, symbol_order=1450)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
verify found no changes in insn with uid = 2.
insn 8: replaced reg 4 with 0
rescanning insn with uid = 8.
verify found no changes in insn with uid = 8.
scanning new insn with uid = 45.
deleting insn with uid = 2.
Attempting shrink-wrapping optimization.
Block 3 needs the prologue.
After wrapping required blocks, PRO is now 3
Avoiding non-duplicatable blocks, PRO is now 3
Bumping back to anticipatable blocks, PRO is now 3
Performing shrink-wrapping.
scanning new insn with uid = 48.
Made simple_return with UID 48 in bb 4
changing bb of uid 50
  unscanned insn
Made prologue block 5
changing bb of uid 51
  unscanned insn
scanning new insn with uid = 53.
Redirected edge from 6
scanning new insn with uid = 56.
scanning new insn with uid = 41.
scanning new insn with uid = 58.
verify found no changes in insn with uid = 22.
rescanning insn with uid = 26.


try_optimize_cfg iteration 1

Forwarding edge 2->3 to 4 failed.
Removing jump 53.
deleting insn with uid = 53.
Deleting fallthru block 3.
deleting block 3
deleting insn with uid = 56.
deleting block 6


try_optimize_cfg iteration 2

Deleted label in block 4.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={5d,3u,1e} r3={6d,3u} r4={3d,3u,1e} r12={4d} r13={3d,12u} r14={3d,2u} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 229{198d,29u,2e} in 21{19 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":156:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [118])
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:119 hadc_7(D)->Instance ] [119])
        (mem/f:SI (reg/f:SI 0 r0 [orig:117 hadc ] [117]) [4 hadc_7(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:117 hadc ] [117]) [4 hadc_7(D)->Instance+0 S4 A32])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:119 hadc_7(D)->Instance ] [119])
            (reg:SI 3 r3 [118]))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:119 hadc_7(D)->Instance ] [119])
            (const_int 1342178560 [0x50000500]))
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 30)
(note 11 10 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn/f 41 11 42 4 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":155:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(note 42 41 45 4 NOTE_INSN_PROLOGUE_END)
(insn 45 42 24 4 (set (reg/v/f:SI 4 r4 [orig:117 hadc ] [117])
        (reg:SI 0 r0 [124])) 728 {*thumb2_movsi_vfp}
     (nil))
(note 24 45 12 4 NOTE_INSN_DELETED)
(debug_insn 12 24 13 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":162:5 -1
     (nil))
(insn 13 12 21 4 (set (reg/f:SI 2 r2 [120])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 21 13 14 4 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 21 20 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [120])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 14 15 4 (set (reg:SI 1 r1)
        (const_int 49152 [0xc000])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 17 4 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -16385 [0xffffffffffffbfff]))) "../Core/Src/stm32g4xx_hal_msp.c":162:5 90 {*arm_andsi3_insn}
     (nil))
(insn 17 15 18 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [120])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 22 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":168:5 -1
     (nil))
(call_insn 22 18 23 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":168:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 25 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":171:5 -1
     (nil))
(insn 25 23 59 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:117 hadc ] [117])
                (const_int 84 [0x54])) [11 hadc_7(D)->DMA_Handle+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":171:5 728 {*thumb2_movsi_vfp}
     (nil))
(note 59 25 58 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 58 59 26 4 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 14 lr)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":177:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(call_insn/j 26 58 27 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>) [0 HAL_DMA_DeInit S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":171:5 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 27 26 30)
(code_label 30 27 31 5 22 (nil) [1 uses])
(note 31 30 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 48 31 49 5 (simple_return) -1
     (nil)
 -> simple_return)
(barrier 49 48 36)
(note 36 49 37 NOTE_INSN_DELETED)
(note 37 36 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_MspInit (HAL_CORDIC_MspInit, funcdef_no=1441, decl_uid=8704, cgraph_uid=1445, symbol_order=1451)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Attempting shrink-wrapping optimization.
Block 3 needs the prologue.
After wrapping required blocks, PRO is now 3
Avoiding non-duplicatable blocks, PRO is now 3
Bumping back to anticipatable blocks, PRO is now 3
Performing shrink-wrapping.
changing bb of uid 48
  unscanned insn
Duplicated 4 to 5
Redirecting edge 2->4 to 5
verify found no changes in insn with uid = 10.
Edge 2->4 redirected to 5
scanning new insn with uid = 50.
Made simple_return with UID 50 in bb 5
changing bb of uid 52
  unscanned insn
Made prologue block 6
changing bb of uid 53
  unscanned insn
scanning new insn with uid = 55.
Redirected edge from 7
scanning new insn with uid = 58.
scanning new insn with uid = 41.
scanning new insn with uid = 42.
scanning new insn with uid = 43.
scanning new insn with uid = 44.
scanning new insn with uid = 38.


try_optimize_cfg iteration 1

Forwarding edge 2->3 to 4 failed.
Removing jump 55.
deleting insn with uid = 55.
Deleting fallthru block 3.
deleting block 3
Merging block 5 into block 4...
changing bb of uid 40
  unscanned insn
changing bb of uid 41
  from 5 to 4
changing bb of uid 42
  from 5 to 4
changing bb of uid 43
  from 5 to 4
changing bb of uid 44
  from 5 to 4
Merged blocks 4 and 5.
Merged 4 and 5 without moving.
deleting insn with uid = 58.
deleting block 7


try_optimize_cfg iteration 2

Deleted label in block 4.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={4d,3u,1e} r3={6d,7u} r13={3d,11u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 58{33d,24u,1e} in 25{25 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":187:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [120])
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073875968 [0x40020c00])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:121 hcordic_8(D)->Instance ] [121])
        (mem/f:SI (reg:SI 0 r0 [125]) [23 hcordic_8(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:121 hcordic_8(D)->Instance ] [121])
            (reg:SI 3 r3 [120]))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:121 hcordic_8(D)->Instance ] [121])
            (const_int 1073875968 [0x40020c00]))
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 49)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 49)
(note 11 10 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn/f 38 11 39 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "../Core/Src/stm32g4xx_hal_msp.c":186:1 -1
     (nil))
(note 39 38 12 4 NOTE_INSN_PROLOGUE_END)
(debug_insn 12 39 13 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 13 12 14 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 14 13 16 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 16 14 17 4 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [122])
                (const_int 1096 [0x448])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 4 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 106 {*iorsi3_insn}
     (nil))
(insn 19 17 15 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [122])
                (const_int 1096 [0x448])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 19 20 4 (set (reg/f:SI 3 r3 [122])
        (plus:SI (reg/f:SI 3 r3 [122])
            (const_int 1024 [0x400]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(debug_insn 20 15 22 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 22 20 23 4 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [122])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 90 {*arm_andsi3_insn}
     (nil))
(insn 24 23 25 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 26 25 29 4 (set (reg:SI 3 r3 [orig:118 vol.4_11 ] [118])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 26 40 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(note 40 29 41 4 NOTE_INSN_EPILOGUE_BEG)
(insn 41 40 42 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":199:1 -1
     (nil))
(insn/f 42 41 43 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":199:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn 43 42 44 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":199:1 -1
     (nil))
(jump_insn 44 43 60 4 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":199:1 -1
     (nil)
 -> simple_return)
(barrier 60 44 35)
(note 35 60 36 NOTE_INSN_DELETED)
(note 36 35 49 NOTE_INSN_DELETED)
(code_label 49 36 48 6 33 (nil) [1 uses])
(note 48 49 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 50 48 51 6 (simple_return) -1
     (nil)
 -> simple_return)
(barrier 51 50 0)

;; Function HAL_CORDIC_MspDeInit (HAL_CORDIC_MspDeInit, funcdef_no=1442, decl_uid=8706, cgraph_uid=1446, symbol_order=1452)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 31.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={3d,3u,1e} r3={4d,3u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 42{28d,13u,1e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 29 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 29 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":209:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [117])
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073875968 [0x40020c00])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:118 hcordic_6(D)->Instance ] [118])
        (mem/f:SI (reg:SI 0 r0 [121]) [23 hcordic_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:118 hcordic_6(D)->Instance ] [118])
            (reg:SI 3 r3 [117]))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:118 hcordic_6(D)->Instance ] [118])
            (const_int 1073875968 [0x40020c00]))
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":215:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 2 r2 [119])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 14 13 15 3 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":215:5 90 {*arm_andsi3_insn}
     (nil))
(insn 17 15 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 20 17 21 4 39 (nil) [1 uses])
(note 21 20 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 30 21 31 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 31 30 32 4 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":221:1 -1
     (nil)
 -> simple_return)
(barrier 32 31 25)
(note 25 32 26 NOTE_INSN_DELETED)
(note 26 25 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspInit (HAL_SPI_MspInit, funcdef_no=1443, decl_uid=9054, cgraph_uid=1447, symbol_order=1453)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
Attempting shrink-wrapping optimization.
Block 2 needs the prologue.
Block 3 needs the prologue.
After wrapping required blocks, PRO is now 2
Avoiding non-duplicatable blocks, PRO is now 2
Bumping back to anticipatable blocks, PRO is now 2
scanning new insn with uid = 86.
scanning new insn with uid = 87.
scanning new insn with uid = 88.
scanning new insn with uid = 89.
scanning new insn with uid = 82.
scanning new insn with uid = 83.
verify found no changes in insn with uid = 66.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 30 [s14] 31 [s15] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={4d,2u,1e} r2={11d,7u} r3={8d,16u} r12={2d} r13={5d,25u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={3d,1u} r31={3d,1u} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 187{129d,57u,1e} in 59{58 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 82 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 82 4 83 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":230:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 83 82 84 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) "../Core/Src/stm32g4xx_hal_msp.c":230:1 -1
     (nil))
(note 84 83 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 84 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":231:3 -1
     (nil))
(note 7 6 15 2 NOTE_INSN_DELETED)
(insn 15 7 16 2 (set (reg:SI 2 r2 [127])
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073819648 [0x40013000])
        (nil)))
(insn 16 15 8 2 (set (reg/f:SI 1 r1 [orig:128 hspi_13(D)->Instance ] [128])
        (mem/f:SI (reg:SI 0 r0 [139]) [6 hspi_13(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 16 9 2 (set (reg:SI 3 r3 [126])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 3 r3 [126])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 3 r3 [126])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 3 r3 [126])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 3 r3 [126])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 3 r3 [126])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 17 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":232:3 -1
     (nil))
(insn 17 14 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:128 hspi_13(D)->Instance ] [128])
            (reg:SI 2 r2 [127]))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 1 r1 [orig:128 hspi_13(D)->Instance ] [128])
            (const_int 1073819648 [0x40013000]))
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 69)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 22 21 78 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 78 22 79 3 (set (reg/f:SI 3 r3 [129])
        (plus:SI (reg/f:SI 3 r3 [129])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 7 {*arm_addsi3}
     (nil))
(insn 79 78 54 3 (set (reg/f:SI 3 r3 [129])
        (plus:SI (reg/f:SI 3 r3 [129])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 54 79 24 3 (set (reg:DI 30 s14 [135])
        (const_int 8589934620 [0x20000001c])) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934620 [0x20000001c])
        (nil)))
(insn 24 54 77 3 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 24 25 3 (set (reg:SI 1 r1 [141])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":251:5 7 {*arm_addsi3}
     (nil))
(insn 25 77 27 3 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 106 {*iorsi3_insn}
     (nil))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 30 28 31 3 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (and:SI (reg:SI 2 r2 [orig:116 _4 ] [116])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 90 {*arm_andsi3_insn}
     (nil))
(insn 32 31 33 3 (set (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])
        (reg:SI 2 r2 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 34 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 2 r2 [orig:122 vol.5_16 ] [122])
        (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 38 37 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 40 38 41 3 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 3 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 106 {*iorsi3_insn}
     (nil))
(insn 43 41 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 44 43 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 46 44 55 3 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 46 47 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 30 s14 [135])) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (nil))
(insn 47 55 48 3 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (and:SI (reg:SI 3 r3 [orig:120 _8 ] [120])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 90 {*arm_andsi3_insn}
     (nil))
(insn 48 47 49 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:121 _9 ] [121])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 59 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 59 49 65 3 (set (reg:SI 3 r3 [136])
        (const_int 5 [0x5])) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 65 59 50 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 65 51 3 (set (reg:SI 2 r2 [orig:123 vol.6_19 ] [123])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 52 51 53 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":246:5 -1
     (nil))
(debug_insn 53 52 56 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":247:5 -1
     (nil))
(debug_insn 56 53 57 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":248:5 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":249:5 -1
     (nil))
(debug_insn 58 57 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":250:5 -1
     (nil))
(insn 60 58 61 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 3 r3 [136])) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 61 60 66 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":251:5 -1
     (nil))
(call_insn 66 61 69 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":251:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 69 66 70 4 44 (nil) [1 uses])
(note 70 69 85 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 85 70 86 4 NOTE_INSN_EPILOGUE_BEG)
(insn 86 85 87 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":258:1 -1
     (nil))
(insn/f 87 86 88 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 36 [0x24]))) "../Core/Src/stm32g4xx_hal_msp.c":258:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])))
        (nil)))
(insn 88 87 89 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":258:1 -1
     (nil))
(jump_insn 89 88 92 4 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":258:1 -1
     (nil)
 -> return)
(barrier 92 89 75)
(note 75 92 76 NOTE_INSN_DELETED)
(note 76 75 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspDeInit (HAL_SPI_MspDeInit, funcdef_no=1444, decl_uid=9056, cgraph_uid=1448, symbol_order=1454)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 39.
rescanning insn with uid = 22.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={4d,3u,1e} r3={5d,3u} r12={2d} r13={1d,5u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 127{110d,16u,1e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 37 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 37 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":268:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [117])
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073819648 [0x40013000])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:118 hspi_6(D)->Instance ] [118])
        (mem/f:SI (reg:SI 0 r0 [122]) [6 hspi_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:118 hspi_6(D)->Instance ] [118])
            (reg:SI 3 r3 [117]))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:118 hspi_6(D)->Instance ] [118])
            (const_int 1073819648 [0x40013000]))
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 26)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 26)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":274:5 -1
     (nil))
(insn 13 12 21 3 (set (reg/f:SI 2 r2 [119])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 21 13 14 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 21 20 3 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 14 15 3 (set (reg:SI 1 r1)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 17 3 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -4097 [0xffffffffffffefff]))) "../Core/Src/stm32g4xx_hal_msp.c":274:5 90 {*arm_andsi3_insn}
     (nil))
(insn 17 15 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":281:5 -1
     (nil))
(call_insn/j 22 18 23 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":281:5 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 23 22 26)
(code_label 26 23 27 4 50 (nil) [1 uses])
(note 27 26 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 27 39 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 39 38 40 4 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":288:1 -1
     (nil)
 -> simple_return)
(barrier 40 39 32)
(note 32 40 33 NOTE_INSN_DELETED)
(note 33 32 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspInit (HAL_TIM_Base_MspInit, funcdef_no=1445, decl_uid=9622, cgraph_uid=1449, symbol_order=1455)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Attempting shrink-wrapping optimization.
Block 3 needs the prologue.
Block 5 needs the prologue.
Block 7 needs the prologue.
After wrapping required blocks, PRO is now 2
Avoiding non-duplicatable blocks, PRO is now 2
Bumping back to anticipatable blocks, PRO is now 2
scanning new insn with uid = 106.
scanning new insn with uid = 107.
scanning new insn with uid = 108.
scanning new insn with uid = 109.
scanning new insn with uid = 102.
scanning new insn with uid = 103.
scanning new insn with uid = 113.
scanning new insn with uid = 114.
scanning new insn with uid = 115.
scanning new insn with uid = 116.
verify found no changes in insn with uid = 56.
rescanning insn with uid = 59.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={6d,3u} r2={10d,8u} r3={16d,19u,2e} r12={4d} r13={7d,28u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 287{219d,66u,2e} in 73{71 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 102 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 102 4 103 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":297:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 103 102 104 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) "../Core/Src/stm32g4xx_hal_msp.c":297:1 -1
     (nil))
(note 104 103 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 104 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":298:3 -1
     (nil))
(insn 8 6 7 2 (set (reg:SI 2 r2 [130])
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":298:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 7 8 9 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 0 r0 [141]) [7 htim_base_16(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":298:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [130]))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073818624 [0x40012c00]))
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 3 r3 [131])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 16 15 17 3 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [131])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 3 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 106 {*iorsi3_insn}
     (nil))
(insn 19 17 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [131])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [131])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 3 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 90 {*arm_andsi3_insn}
     (nil))
(insn 24 23 25 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 3 r3 [orig:128 vol.7_27 ] [128])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 89 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(jump_insn 89 27 90 3 (set (pc)
        (label_ref 86)) 284 {*arm_jump}
     (nil)
 -> 86)
(barrier 90 89 30)
(code_label 30 90 31 4 56 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":309:8 -1
     (nil))
(insn 33 32 34 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 61)
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 39 38 53 5 (set (reg/f:SI 3 r3 [134])
        (plus:SI (reg/f:SI 3 r3 [134])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 53 39 40 5 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 53 55 5 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [134])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 40 41 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 55 43 5 (set (reg:SI 1 r1 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 1 r1 [orig:118 _6 ] [118])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 106 {*iorsi3_insn}
     (nil))
(insn 43 41 44 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [134])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 1 r1 [orig:119 _7 ] [119])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 44 43 46 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 46 44 54 5 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [134])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 46 47 5 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 47 54 48 5 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (and:SI (reg:SI 3 r3 [orig:120 _8 ] [120])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 90 {*arm_andsi3_insn}
     (nil))
(insn 48 47 49 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:121 _9 ] [121])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 3 r3 [orig:127 vol.8_22 ] [127])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 52 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 52 51 56 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":317:5 -1
     (nil))
(call_insn 56 52 57 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":317:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 57 56 58 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":318:5 -1
     (nil))
(insn 58 57 117 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":318:5 728 {*thumb2_movsi_vfp}
     (nil))
(note 117 58 113 5 NOTE_INSN_EPILOGUE_BEG)
(insn 113 117 114 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (nil))
(insn/f 114 113 115 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])))
        (nil)))
(insn 115 114 116 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (nil))
(insn/f 116 115 59 5 (set (reg:SI 14 lr)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
            (nil))))
(call_insn/j 59 116 60 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>) [0 HAL_NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":318:5 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 60 59 61)
(code_label 61 60 62 6 58 (nil) [1 uses])
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":323:8 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 2 r2 [137])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":323:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 65 64 66 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [137]))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 66 65 67 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 86)
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 70 69 71 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 71 70 72 7 (set (reg/f:SI 3 r3 [138])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 72 71 73 7 (set (reg:SI 2 r2 [orig:122 _10 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 7 (set (reg:SI 2 r2 [orig:123 _11 ] [123])
        (ior:SI (reg:SI 2 r2 [orig:122 _10 ] [122])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 106 {*iorsi3_insn}
     (nil))
(insn 75 73 76 7 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 2 r2 [orig:123 _11 ] [123])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 76 75 78 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 78 76 79 7 (set (reg:SI 3 r3 [orig:124 _12 ] [124])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 7 (set (reg:SI 3 r3 [orig:125 _13 ] [125])
        (and:SI (reg:SI 3 r3 [orig:124 _12 ] [124])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 90 {*arm_andsi3_insn}
     (nil))
(insn 80 79 81 7 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:125 _13 ] [125])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 81 80 82 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 82 81 85 7 (set (reg:SI 3 r3 [orig:126 vol.9_19 ] [126])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 85 82 86 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(code_label 86 85 87 8 55 (nil) [2 uses])
(note 87 86 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 105 87 106 8 NOTE_INSN_EPILOGUE_BEG)
(insn 106 105 107 8 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (nil))
(insn/f 107 106 108 8 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])))
        (nil)))
(insn 108 107 109 8 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (nil))
(jump_insn 109 108 112 8 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":335:1 -1
     (nil)
 -> return)
(barrier 112 109 96)
(note 96 112 97 NOTE_INSN_DELETED)
(note 97 96 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_MspPostInit (HAL_TIM_MspPostInit, funcdef_no=1446, decl_uid=14116, cgraph_uid=1450, symbol_order=1456)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
Attempting shrink-wrapping optimization.
Block 2 needs the prologue.
Block 3 needs the prologue.
After wrapping required blocks, PRO is now 2
Avoiding non-duplicatable blocks, PRO is now 2
Bumping back to anticipatable blocks, PRO is now 2
scanning new insn with uid = 70.
scanning new insn with uid = 71.
scanning new insn with uid = 72.
scanning new insn with uid = 73.
scanning new insn with uid = 66.
scanning new insn with uid = 67.
verify found no changes in insn with uid = 50.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_MspPostInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 30 [s14] 31 [s15] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={4d,2u,1e} r2={6d,3u} r3={8d,13u} r12={2d} r13={5d,23u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={3d,1u} r31={3d,1u} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 173{124d,48u,1e} in 46{45 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 66 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 66 4 67 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":338:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 67 66 68 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) "../Core/Src/stm32g4xx_hal_msp.c":338:1 -1
     (nil))
(note 68 67 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 68 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":339:3 -1
     (nil))
(note 7 6 15 2 NOTE_INSN_DELETED)
(insn 15 7 16 2 (set (reg:SI 2 r2 [122])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 16 15 8 2 (set (reg/f:SI 1 r1 [orig:123 htim_9(D)->Instance ] [123])
        (mem/f:SI (reg:SI 0 r0 [131]) [7 htim_9(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 16 9 2 (set (reg:SI 3 r3 [121])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 3 r3 [121])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 3 r3 [121])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 3 r3 [121])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 3 r3 [121])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 3 r3 [121])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 17 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":340:3 -1
     (nil))
(insn 17 14 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:123 htim_9(D)->Instance ] [123])
            (reg:SI 2 r2 [122]))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 1 r1 [orig:123 htim_9(D)->Instance ] [123])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 53)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 22 21 62 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 62 22 63 3 (set (reg/f:SI 3 r3 [124])
        (plus:SI (reg/f:SI 3 r3 [124])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 7 {*arm_addsi3}
     (nil))
(insn 63 62 38 3 (set (reg/f:SI 3 r3 [124])
        (plus:SI (reg/f:SI 3 r3 [124])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 38 63 24 3 (set (reg:DI 30 s14 [127])
        (const_int 8589934720 [0x200000080])) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934720 [0x200000080])
        (nil)))
(insn 24 38 61 3 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [124])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 24 25 3 (set (reg:SI 1 r1 [133])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":355:5 7 {*arm_addsi3}
     (nil))
(insn 25 61 27 3 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 106 {*iorsi3_insn}
     (nil))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [124])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 30 28 39 3 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [124])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 30 31 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 30 s14 [127])) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (nil))
(insn 31 39 32 3 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 90 {*arm_andsi3_insn}
     (nil))
(insn 32 31 33 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 43 33 49 3 (set (reg:SI 3 r3 [128])
        (const_int 6 [0x6])) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 49 43 34 3 (set (reg:SI 0 r0)
        (const_int 1207964672 [0x48001400])) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 49 35 3 (set (reg:SI 2 r2 [orig:118 vol.10_12 ] [118])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":350:5 -1
     (nil))
(debug_insn 37 36 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":351:5 -1
     (nil))
(debug_insn 40 37 41 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":352:5 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":353:5 -1
     (nil))
(debug_insn 42 41 44 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":354:5 -1
     (nil))
(insn 44 42 45 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 3 r3 [128])) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 45 44 50 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":355:5 -1
     (nil))
(call_insn 50 45 53 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":355:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 53 50 54 4 65 (nil) [1 uses])
(note 54 53 69 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 69 54 70 4 NOTE_INSN_EPILOGUE_BEG)
(insn 70 69 71 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":362:1 -1
     (nil))
(insn/f 71 70 72 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 36 [0x24]))) "../Core/Src/stm32g4xx_hal_msp.c":362:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])))
        (nil)))
(insn 72 71 73 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":362:1 -1
     (nil))
(jump_insn 73 72 76 4 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":362:1 -1
     (nil)
 -> return)
(barrier 76 73 59)
(note 59 76 60 NOTE_INSN_DELETED)
(note 60 59 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspDeInit (HAL_TIM_Base_MspDeInit, funcdef_no=1447, decl_uid=9624, cgraph_uid=1451, symbol_order=1457)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 68.
rescanning insn with uid = 34.


try_optimize_cfg iteration 1

verify found no changes in insn with uid = 54.
Changed jump 3->8 to return.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={7d,10u} r3={9d,9u,2e} r12={2d} r13={1d,9u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 154{118d,34u,2e} in 32{31 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 66 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 66 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 66 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":371:3 -1
     (nil))
(insn 8 6 7 2 (set (reg:SI 2 r2 [121])
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":371:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 7 8 9 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 0 r0 [129]) [7 htim_base_10(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":371:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [121]))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073818624 [0x40012c00]))
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":377:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 2 r2 [122])
        (plus:SI (reg/f:SI 2 r2 [122])
            (const_int 58368 [0xe400]))) "../Core/Src/stm32g4xx_hal_msp.c":377:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 14 13 15 3 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [122])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Core/Src/stm32g4xx_hal_msp.c":377:5 90 {*arm_andsi3_insn}
     (nil))
(insn 17 15 54 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [122])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 54 17 55 3 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 55 54 20)
(code_label 20 55 21 4 72 (nil) [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":382:8 -1
     (nil))
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 36)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":388:5 -1
     (nil))
(insn 27 26 33 5 (set (reg/f:SI 2 r2 [124])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 33 27 28 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 33 29 5 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [124])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 5 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":388:5 90 {*arm_andsi3_insn}
     (nil))
(insn 31 29 32 5 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [124])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 34 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":391:5 -1
     (nil))
(call_insn/j 34 32 35 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>) [0 HAL_NVIC_DisableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":391:5 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 35 34 36)
(code_label 36 35 37 6 74 (nil) [1 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":396:8 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 2 r2 [126])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":396:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 40 39 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [126]))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073744896 [0x40000c00]))
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 51)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 51)
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":402:5 -1
     (nil))
(insn 44 43 45 7 (set (reg/f:SI 2 r2 [127])
        (plus:SI (reg/f:SI 2 r2 [127])
            (const_int 132096 [0x20400]))) "../Core/Src/stm32g4xx_hal_msp.c":402:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 45 44 46 7 (set (reg:SI 3 r3 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [127])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 48 7 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (and:SI (reg:SI 3 r3 [orig:118 _6 ] [118])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":402:5 90 {*arm_andsi3_insn}
     (nil))
(insn 48 46 51 7 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [127])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 51 48 52 8 71 (nil) [1 uses])
(note 52 51 67 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 67 52 68 8 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 68 67 69 8 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":408:1 -1
     (nil)
 -> simple_return)
(barrier 69 68 61)
(note 61 69 62 NOTE_INSN_DELETED)
(note 62 61 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=1449, decl_uid=9245, cgraph_uid=1453, symbol_order=1460)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
Attempting shrink-wrapping optimization.
Block 2 needs the prologue.
Block 3 needs the prologue.
After wrapping required blocks, PRO is now 2
Avoiding non-duplicatable blocks, PRO is now 2
Bumping back to anticipatable blocks, PRO is now 2
scanning new insn with uid = 126.
scanning new insn with uid = 127.
scanning new insn with uid = 128.
scanning new insn with uid = 129.
scanning new insn with uid = 122.
scanning new insn with uid = 123.
verify found no changes in insn with uid = 58.
verify found no changes in insn with uid = 75.
verify found no changes in insn with uid = 92.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={9d,7u} r2={11d,9u} r3={13d,10u,1e} r4={3d,5u} r6={3d,4u} r7={3d,4u} r12={6d} r13={5d,35u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 384{304d,79u,1e} in 80{77 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 122 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 122 4 123 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":477:49 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -16 [0xfffffffffffffff0])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [33  S4 A32])
                    (reg:SI 6 r6))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [33  S4 A32])
                    (reg:SI 7 r7))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 12 [0xc])) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 123 122 124 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -32 [0xffffffffffffffe0]))) "../Core/Src/stm32g4xx_hal_msp.c":477:49 -1
     (nil))
(note 124 123 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 124 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":412:13 -1
     (nil))
(debug_insn 8 7 12 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":416:3 -1
     (nil))
(insn 12 8 9 2 (set (reg/f:SI 3 r3 [121])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":417:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 9 12 13 2 (set (reg:SI 1 r1 [120])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 13 9 10 2 (set (reg:SI 2 r2 [orig:122 FMC_Initialized ] [122])
        (mem/c:SI (reg/f:SI 3 r3 [121]) [1 FMC_Initialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":417:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 3 r3 [121]) [1 FMC_Initialized+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 FMC_Initialized+0 S4 A32])
            (nil))))
(insn 10 13 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [3 MEM <char[4]> [(struct  *)&GPIO_InitStruct + 8B]+0 S4 A64])
        (reg:SI 1 r1 [120])) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":417:3 -1
     (nil))
(jump_insn 15 11 21 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 2 r2 [orig:122 FMC_Initialized ] [122])
                        (const_int 0 [0]))
                    (label_ref:SI 96)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":417:6 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 548896828 (nil))
 -> 96)
(note 21 15 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 107 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":420:3 -1
     (nil))
(insn 107 22 108 3 (set (reg/f:SI 2 r2 [125])
        (plus:SI (reg/f:SI 2 r2 [125])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 7 {*arm_addsi3}
     (nil))
(insn 108 107 24 3 (set (reg/f:SI 2 r2 [125])
        (plus:SI (reg/f:SI 2 r2 [125])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 24 108 25 3 (set (reg:SI 1 r1 [124])
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 25 24 26 3 (set (mem/c:SI (reg/f:SI 3 r3 [121]) [1 FMC_Initialized+0 S4 A32])
        (reg:SI 1 r1 [124])) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 30 28 54 3 (set (reg:SI 3 r3 [orig:114 _4 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [125])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(note 54 30 31 3 NOTE_INSN_DELETED)
(insn 31 54 33 3 (set (reg:SI 3 r3 [orig:115 _5 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _4 ] [114])
            (reg:SI 1 r1))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 106 {*iorsi3_insn}
     (nil))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [125])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _5 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 34 33 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 36 34 51 3 (set (reg:SI 3 r3 [orig:116 _6 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [125])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 36 37 3 (set (reg:SI 4 r4 [130])
        (const_int 12 [0xc])) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 12 [0xc])
        (nil)))
(insn 37 51 57 3 (set (reg:SI 3 r3 [orig:117 _7 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _6 ] [116])
            (reg:SI 1 r1))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 90 {*arm_andsi3_insn}
     (nil))
(insn 57 37 38 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 57 39 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _7 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 110 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 110 39 111 3 (set (reg:SI 2 r2 [128])
        (const_int 65408 [0xff80])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 45 3 (set (reg:SI 3 r3 [+4 ])
        (const_int 2 [0x2])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 111 104 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [128])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (nil))
(insn 104 45 48 3 (set (reg:SI 1 r1 [144])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":454:3 7 {*arm_addsi3}
     (nil))
(insn 48 104 40 3 (set (reg:SI 3 r3 [129])
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 40 48 41 3 (set (reg:SI 2 r2 [orig:118 vol.12_8 ] [118])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":447:3 -1
     (nil))
(debug_insn 43 42 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":450:3 -1
     (nil))
(debug_insn 46 43 47 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":451:3 -1
     (nil))
(debug_insn 47 46 49 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":452:3 -1
     (nil))
(insn 49 47 50 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [1 GPIO_InitStruct.Speed+0 S4 A32])
        (reg:SI 3 r3 [129])) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 50 49 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":453:3 -1
     (nil))
(insn 52 50 53 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 4 r4 [130])) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 58 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":454:3 -1
     (nil))
(call_insn 58 53 59 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":454:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":456:3 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":459:3 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":460:3 -1
     (nil))
(debug_insn 62 61 105 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":461:3 -1
     (nil))
(insn 105 62 74 3 (set (reg:SI 1 r1 [145])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":463:3 7 {*arm_addsi3}
     (nil))
(insn 74 105 114 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 74 115 3 (set (reg:SI 2 r2 [133])
        (const_int 51123 [0xc7b3])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 64 3 (set (reg:SI 3 r3 [+4 ])
        (const_int 2 [0x2])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 115 69 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [133])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(insn 69 64 117 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 4 r4 [130])) "../Core/Src/stm32g4xx_hal_msp.c":462:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 69 118 3 (set (reg:SI 6 r6 [134])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 66 3 (set (reg:SI 7 r7 [+4 ])
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 118 67 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 6 r6 [134])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(debug_insn 67 66 70 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":462:3 -1
     (nil))
(debug_insn 70 67 75 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":463:3 -1
     (nil))
(call_insn 75 70 76 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":463:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 76 75 77 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":465:3 -1
     (nil))
(debug_insn 77 76 78 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":466:3 -1
     (nil))
(debug_insn 78 77 79 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":467:3 -1
     (nil))
(debug_insn 79 78 83 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":468:3 -1
     (nil))
(insn 83 79 84 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 6 r6 [134])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (nil))
(debug_insn 84 83 91 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":469:3 -1
     (nil))
(insn 91 84 106 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 91 86 3 (set (reg:SI 1 r1 [146])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":470:3 7 {*arm_addsi3}
     (nil))
(insn 86 106 87 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 4 r4 [130])) "../Core/Src/stm32g4xx_hal_msp.c":469:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 87 86 120 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":470:3 -1
     (nil))
(insn 120 87 121 3 (set (reg:SI 2 r2 [138])
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 81 3 (set (reg:SI 3 r3 [+4 ])
        (const_int 2 [0x2])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 121 92 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [138])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (nil))
(call_insn 92 81 95 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":470:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 95 92 96 3 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(code_label 96 95 97 4 80 (nil) [1 uses])
(note 97 96 125 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 125 97 126 4 NOTE_INSN_EPILOGUE_BEG)
(insn 126 125 127 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":485:1 -1
     (nil))
(insn/f 127 126 128 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":485:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])))
        (nil)))
(insn 128 127 129 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":485:1 -1
     (nil))
(jump_insn 129 128 132 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
            (set/f (reg:SI 7 r7)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [33  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":485:1 -1
     (expr_list:REG_CFA_RESTORE (reg:SI 7 r7)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil))))
 -> return)
(barrier 132 129 102)
(note 102 132 103 NOTE_INSN_DELETED)
(note 103 102 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=1451, decl_uid=9247, cgraph_uid=1455, symbol_order=1463)



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
Attempting shrink-wrapping optimization.
Block 2 needs the prologue.
Block 3 needs the prologue.
After wrapping required blocks, PRO is now 2
Avoiding non-duplicatable blocks, PRO is now 2
Bumping back to anticipatable blocks, PRO is now 2
scanning new insn with uid = 62.
scanning new insn with uid = 59.
scanning new insn with uid = 66.
verify found no changes in insn with uid = 28.
verify found no changes in insn with uid = 33.
rescanning insn with uid = 38.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={8d,4u} r2={7d,5u} r3={9d,5u,1e} r12={6d} r13={4d,17u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 322{285d,36u,1e} in 30{27 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 59 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 59 4 60 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":537:51 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 3 r3))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(note 60 59 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 60 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 11 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":541:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":489:13 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":493:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 3 r3 [117])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":493:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 10 9 12 2 (set (reg:SI 2 r2 [orig:118 FMC_DeInitialized ] [118])
        (mem/c:SI (reg/f:SI 3 r3 [117]) [1 FMC_DeInitialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":493:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 3 r3 [117]) [1 FMC_DeInitialized+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [1 FMC_DeInitialized+0 S4 A32])
            (nil))))
(jump_insn 12 10 13 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 2 r2 [orig:118 FMC_DeInitialized ] [118])
                        (const_int 0 [0]))
                    (label_ref:SI 42)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":493:6 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 548896828 (nil))
 -> 42)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":496:3 -1
     (nil))
(insn 52 14 53 3 (set (reg/f:SI 2 r2 [121])
        (plus:SI (reg/f:SI 2 r2 [121])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 7 {*arm_addsi3}
     (nil))
(insn 53 52 16 3 (set (reg/f:SI 2 r2 [121])
        (plus:SI (reg/f:SI 2 r2 [121])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 16 53 17 3 (set (reg:SI 1 r1 [120])
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 17 16 18 3 (set (mem/c:SI (reg/f:SI 3 r3 [117]) [1 FMC_DeInitialized+0 S4 A32])
        (reg:SI 1 r1 [120])) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":498:3 -1
     (nil))
(insn 20 18 27 3 (set (reg:SI 3 r3 [orig:114 _4 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [121])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 20 21 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 27 26 3 (set (reg:SI 3 r3 [orig:115 _5 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _4 ] [114])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 90 {*arm_andsi3_insn}
     (nil))
(insn 26 21 23 3 (set (reg:SI 1 r1)
        (const_int 65408 [0xff80])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 26 24 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [121])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _5 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":522:3 -1
     (nil))
(call_insn 28 24 29 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":522:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 29 28 32 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":526:3 -1
     (nil))
(insn 32 29 31 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 32 33 3 (set (reg:SI 1 r1)
        (const_int 51123 [0xc7b3])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 31 34 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":526:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 34 33 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":530:3 -1
     (nil))
(insn 37 34 36 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 37 67 3 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(note 67 36 66 3 NOTE_INSN_EPILOGUE_BEG)
(insn/f 66 67 38 3 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 14 lr)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":545:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
            (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                (nil)))))
(call_insn/j 38 66 39 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":530:3 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 39 38 42)
(code_label 42 39 43 4 86 (nil) [1 uses])
(note 43 42 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 61 43 62 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 62 61 65 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":545:1 -1
     (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
        (nil))
 -> return)
(barrier 65 62 50)
(note 50 65 51 NOTE_INSN_DELETED)
(note 51 50 0 NOTE_INSN_DELETED)
