
---------- Begin Simulation Statistics ----------
final_tick                                15704747500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71217                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676144                       # Number of bytes of host memory used
host_op_rate                                   134334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   421.25                       # Real time elapsed on the host
host_tick_rate                               37281620                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000004                       # Number of instructions simulated
sim_ops                                      56587904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015705                       # Number of seconds simulated
sim_ticks                                 15704747500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  35750179                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17055429                       # number of cc regfile writes
system.cpu.committedInsts                    30000004                       # Number of Instructions Simulated
system.cpu.committedOps                      56587904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.046983                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.046983                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1569946                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   859680                       # number of floating regfile writes
system.cpu.idleCycles                           87708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               112608                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6429003                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.852232                       # Inst execution rate
system.cpu.iew.exec_refs                     11850964                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4949019                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2511975                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6965600                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4383                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5029223                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            58936193                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6901945                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            262498                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              58177671                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  22781                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2099447                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  89690                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2140195                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            471                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        96115                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          16493                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  65982320                       # num instructions consuming a value
system.cpu.iew.wb_count                      58104099                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607296                       # average fanout of values written-back
system.cpu.iew.wb_producers                  40070772                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.849890                       # insts written-back per cycle
system.cpu.iew.wb_sent                       58128945                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 90721519                       # number of integer regfile reads
system.cpu.int_regfile_writes                46401872                       # number of integer regfile writes
system.cpu.ipc                               0.955125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.955125                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            585132      1.00%      1.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              44631981     76.37%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               258034      0.44%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                373283      0.64%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128305      0.22%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  485      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65095      0.11%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96018      0.16%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              364730      0.62%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                323      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6692931     11.45%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4534555      7.76%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          260405      0.45%     99.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         448836      0.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               58440171                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1478965                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2923727                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1399894                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1640605                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      850664                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014556                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  700863     82.39%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1781      0.21%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    71      0.01%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  66804      7.85%     90.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48473      5.70%     96.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1204      0.14%     96.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            31448      3.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               57226738                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          146147240                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     56704205                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          59644324                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   58936065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  58440171                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 128                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2348268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18175                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2417880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      31321788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.865799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.366613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15894195     50.74%     50.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2251660      7.19%     57.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2631346      8.40%     66.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2864927      9.15%     75.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2240176      7.15%     82.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1699780      5.43%     88.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1959829      6.26%     94.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1126540      3.60%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              653335      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31321788                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.860589                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            208250                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            39796                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6965600                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5029223                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24503828                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         31409496                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        211105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       353455                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            694                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6755482                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5453978                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            119619                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2729513                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2612171                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.700991                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  360656                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          162876                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             158928                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3948                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          320                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      4703282                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       415395                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1482814                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1991                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          460                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      3518641                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         5435                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong          974                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          189                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         1003                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          486                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          691                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       585791                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       337628                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       347950                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4        71676                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         6507                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        66475                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7          688                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8         2710                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9         6081                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        17917                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         9642                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12        38149                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      1107670                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        60031                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       123300                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       121356                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         4655                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         2053                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6         5189                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7         3293                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8         1644                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9        16236                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        14203                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11        31584                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         2325639                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             87341                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     30957588                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.827917                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.671344                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17057179     55.10%     55.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3130908     10.11%     65.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1624075      5.25%     70.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2816383      9.10%     79.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          719615      2.32%     81.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1122820      3.63%     85.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1018897      3.29%     88.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          587933      1.90%     90.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2879778      9.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     30957588                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               56587904                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11594550                       # Number of memory references committed
system.cpu.commit.loads                       6715608                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    6289400                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1300928                       # Number of committed floating point instructions.
system.cpu.commit.integer                    55513569                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                319993                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       567376      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     43234612     76.40%     77.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       253756      0.45%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       363390      0.64%     78.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128023      0.23%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32758      0.06%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        70786      0.13%     78.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       342092      0.60%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6517033     11.52%     91.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4430951      7.83%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       198575      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       447991      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     56587904                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2879778                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10206415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10206415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10206415                       # number of overall hits
system.cpu.dcache.overall_hits::total        10206415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       184623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         184623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       184623                       # number of overall misses
system.cpu.dcache.overall_misses::total        184623                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12475631998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12475631998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12475631998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12475631998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10391038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10391038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10391038                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10391038                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017768                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67573.552580                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67573.552580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67573.552580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67573.552580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17483                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.760259                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       121013                       # number of writebacks
system.cpu.dcache.writebacks::total            121013                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56744                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127879                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9387126498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9387126498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9387126498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9387126498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73406.317675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73406.317675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73406.317675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73406.317675                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127365                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5431495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5431495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4710586000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4710586000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5512092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5512092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58446.170453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58446.170453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        49063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31534                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1859157000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1859157000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58957.220778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58957.220778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4774920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4774920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       104026                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       104026                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7765045998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7765045998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4878946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4878946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74645.242516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74645.242516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        96345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7527969498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7527969498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78135.549307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78135.549307                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.082666                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10334294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.814329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.082666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20909953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20909953                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5683360                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              16117996                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   8586912                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                843830                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  89690                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2570805                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 32485                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               59704255                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                177895                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     6908145                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4949024                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           903                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54652                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6260838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       32520285                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6755482                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3131755                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24936835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  244322                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  278                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1654                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   4984233                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 32553                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           31321788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.953947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.133958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21060177     67.24%     67.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   461456      1.47%     68.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1108248      3.54%     72.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   923910      2.95%     75.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   610496      1.95%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   666689      2.13%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   708688      2.26%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   533118      1.70%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5249006     16.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             31321788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.215078                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.035365                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4934419                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4934419                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4934419                       # number of overall hits
system.cpu.icache.overall_hits::total         4934419                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        49813                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49813                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        49813                       # number of overall misses
system.cpu.icache.overall_misses::total         49813                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    743814000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    743814000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    743814000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    743814000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4984232                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4984232                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4984232                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4984232                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009994                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009994                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009994                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009994                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14932.126152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14932.126152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14932.126152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14932.126152                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48851                       # number of writebacks
system.cpu.icache.writebacks::total             48851                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        49360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    672249000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    672249000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    672249000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    672249000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009903                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009903                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009903                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009903                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13619.307131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13619.307131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13619.307131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13619.307131                       # average overall mshr miss latency
system.cpu.icache.replacements                  48851                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4934419                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4934419                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        49813                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49813                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    743814000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    743814000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4984232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4984232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14932.126152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14932.126152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    672249000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    672249000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13619.307131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13619.307131                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.968941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4983779                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.967970                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.968941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10017824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10017824                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4984465                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           365                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1379595                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  249988                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   65                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 471                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 150279                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15956                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  15704747500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  89690                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6110554                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4881873                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2593                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   8979058                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11258020                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               59440030                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 17830                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 363468                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    880                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10750976                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            65797083                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   156025398                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 92789877                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1694458                       # Number of floating rename lookups
system.cpu.rename.committedMaps              62586896                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3210155                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      40                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5086956                       # count of insts added to the skid buffer
system.cpu.rob.reads                         86966705                       # The number of ROB reads
system.cpu.rob.writes                       118194390                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   56587904                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                48026                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19295                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67321                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48026                       # number of overall hits
system.l2.overall_hits::.cpu.data               19295                       # number of overall hits
system.l2.overall_hits::total                   67321                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108582                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109914                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1332                       # number of overall misses
system.l2.overall_misses::.cpu.data            108582                       # number of overall misses
system.l2.overall_misses::total                109914                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93304500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8987155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9080459500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93304500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8987155000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9080459500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127877                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               177235                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127877                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              177235                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.849113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620160                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.849113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620160                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70048.423423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82768.368606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82614.221118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70048.423423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82768.368606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82614.221118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98258                       # number of writebacks
system.l2.writebacks::total                     98258                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109914                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109914                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79692000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7881333250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7961025250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79692000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7881333250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7961025250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.849113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.849113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620160                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59828.828829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72584.159898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72429.583584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59828.828829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72584.159898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72429.583584                       # average overall mshr miss latency
system.l2.replacements                         101872                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121013                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121013                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48851                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48851                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48851                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48851                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10105                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           86250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86250                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7274285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7274285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         96355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.895127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84339.536232                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84339.536232                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6396362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6396362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.895127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74160.718841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74160.718841                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93304500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93304500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70048.423423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70048.423423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79692000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79692000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59828.828829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59828.828829                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1712870000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1712870000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.708458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76700.250761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76700.250761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22332                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22332                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1484971250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1484971250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.708458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.708458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66495.219864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66495.219864                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8018.330836                       # Cycle average of tags in use
system.l2.tags.total_refs                      353438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.211204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.733179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.687502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7920.910156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978800                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2937656                       # Number of tag accesses
system.l2.tags.data_accesses                  2937656                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000744123250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5996                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5996                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              314184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98258                       # Number of write requests accepted
system.mem_ctrls.readBursts                    109914                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98258                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                109914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   88938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.331221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.670049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.557651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5991     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.384757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.366097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4861     81.07%     81.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.12%     81.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1089     18.16%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.57%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5996                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7034496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6288512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    447.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    400.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15704441000                       # Total gap between requests
system.mem_ctrls.avgGap                      75439.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6949248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6287552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5428167.501578741707                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 442493456.198515713215                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 400359954.848048329353                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108582                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        98258                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35736000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4298117500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 373736813000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26828.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39584.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3803627.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6949248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7034496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6288512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6288512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108582                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109914                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        98258                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         98258                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5428168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    442493456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        447921624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5428168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5428168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    400421083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       400421083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    400421083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5428168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    442493456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       848342707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               109914                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98243                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6052                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2272966000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             549570000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4333853500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20679.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39429.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49346                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52297                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       106502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   125.068675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    95.001937                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.935482                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70417     66.12%     66.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        22973     21.57%     87.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6016      5.65%     93.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3334      3.13%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2158      2.03%     98.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          816      0.77%     99.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          411      0.39%     99.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          162      0.15%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          215      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       106502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7034496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6287552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              447.921624                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              400.359955                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       380640540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       202288680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      391329120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     256051440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1239114240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   6997188330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    138253920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9604866270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   611.589984                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    302431500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    524160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14878156000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       379869420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       201886410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      393456840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256777020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1239114240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6996998520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    138413760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9606516210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   611.695044                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    303023500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    524160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14877564000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98258                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2933                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86250                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23664                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       321019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       321019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 321019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13323008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13323008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13323008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109914                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           151034250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          137392500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             80882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       219271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48851                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9966                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96355                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49360                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31522                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383123                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                530692                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6285376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15928960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22214336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          101874                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6288640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           279111                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002555                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050902                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278404     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    701      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             279111                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15704747500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          346591500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74040998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191816500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
