{"vcs1":{"timestamp_begin":1682278904.520641142, "rt":0.82, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682278905.399170902, "rt":1.28, "ut":0.22, "st":0.22}}
{"link":{"timestamp_begin":1682278906.734180178, "rt":1.82, "ut":0.07, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682278904.237059476}
{"VCS_COMP_START_TIME": 1682278904.237059476}
{"VCS_COMP_END_TIME": 1682278909.304731743}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340784}}
{"stitch_vcselab": {"peak_mem": 238984}}
