
BlackScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba1c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800bbbc  0800bbbc  0000cbbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc68  0800bc68  0000d158  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bc68  0800bc68  0000cc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc70  0800bc70  0000d158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc70  0800bc70  0000cc70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc74  0800bc74  0000cc74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800bc78  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001798  20000158  0800bdd0  0000d158  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200018f0  0800bdd0  0000d8f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d158  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c8b  00000000  00000000  0000d188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004143  00000000  00000000  00026e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  0002af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001240  00000000  00000000  0002c700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000071cc  00000000  00000000  0002d940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea05  00000000  00000000  00034b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f509  00000000  00000000  00053511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f2a1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068a0  00000000  00000000  000f2a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000f9300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000158 	.word	0x20000158
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bba4 	.word	0x0800bba4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000015c 	.word	0x2000015c
 80001dc:	0800bba4 	.word	0x0800bba4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <UP_initprotocol>:
_work casts;
int16_t value=9999;
_eProtocolo estadoProtocolo;
_sDato *datosComLib;

void UP_initprotocol(_sDato *datosCom,uint8_t ringbuff){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]

		datosCom->bufferRx = malloc(ringbuff);
 80005b8:	78fb      	ldrb	r3, [r7, #3]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f00a fe4a 	bl	800b254 <malloc>
 80005c0:	4603      	mov	r3, r0
 80005c2:	461a      	mov	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	609a      	str	r2, [r3, #8]
	    datosCom->bufferTx = malloc(ringbuff);
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f00a fe42 	bl	800b254 <malloc>
 80005d0:	4603      	mov	r3, r0
 80005d2:	461a      	mov	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	60da      	str	r2, [r3, #12]
	    datosComLib=datosCom;
 80005d8:	4a03      	ldr	r2, [pc, #12]	@ (80005e8 <UP_initprotocol+0x3c>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6013      	str	r3, [r2, #0]

}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	2000017c 	.word	0x2000017c

080005ec <UP_sendInfo>:

void UP_sendInfo(uint8_t bufferAux[],uint8_t bytes){
 80005ec:	b490      	push	{r4, r7}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	70fb      	strb	r3, [r7, #3]

    uint8_t bufAux[30], indiceAux=0,cks=0,i=0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80005fe:	2300      	movs	r3, #0
 8000600:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000604:	2300      	movs	r3, #0
 8000606:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    bufAux[indiceAux++]='U';
 800060a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800060e:	1c5a      	adds	r2, r3, #1
 8000610:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000614:	3330      	adds	r3, #48	@ 0x30
 8000616:	443b      	add	r3, r7
 8000618:	2255      	movs	r2, #85	@ 0x55
 800061a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='N';
 800061e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000622:	1c5a      	adds	r2, r3, #1
 8000624:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000628:	3330      	adds	r3, #48	@ 0x30
 800062a:	443b      	add	r3, r7
 800062c:	224e      	movs	r2, #78	@ 0x4e
 800062e:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='E';
 8000632:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000636:	1c5a      	adds	r2, r3, #1
 8000638:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800063c:	3330      	adds	r3, #48	@ 0x30
 800063e:	443b      	add	r3, r7
 8000640:	2245      	movs	r2, #69	@ 0x45
 8000642:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='R';
 8000646:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000650:	3330      	adds	r3, #48	@ 0x30
 8000652:	443b      	add	r3, r7
 8000654:	2252      	movs	r2, #82	@ 0x52
 8000656:	f803 2c24 	strb.w	r2, [r3, #-36]

    bufAux[indiceAux++]=bytes;
 800065a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000664:	3330      	adds	r3, #48	@ 0x30
 8000666:	443b      	add	r3, r7
 8000668:	78fa      	ldrb	r2, [r7, #3]
 800066a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]=':';
 800066e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000672:	1c5a      	adds	r2, r3, #1
 8000674:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000678:	3330      	adds	r3, #48	@ 0x30
 800067a:	443b      	add	r3, r7
 800067c:	223a      	movs	r2, #58	@ 0x3a
 800067e:	f803 2c24 	strb.w	r2, [r3, #-36]

    for(i=0; i<bytes-1; i++)
 8000682:	2300      	movs	r3, #0
 8000684:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000688:	e012      	b.n	80006b0 <UP_sendInfo+0xc4>
        bufAux[indiceAux++] = bufferAux[i];
 800068a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	441a      	add	r2, r3
 8000692:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000696:	1c59      	adds	r1, r3, #1
 8000698:	f887 102f 	strb.w	r1, [r7, #47]	@ 0x2f
 800069c:	7812      	ldrb	r2, [r2, #0]
 800069e:	3330      	adds	r3, #48	@ 0x30
 80006a0:	443b      	add	r3, r7
 80006a2:	f803 2c24 	strb.w	r2, [r3, #-36]
    for(i=0; i<bytes-1; i++)
 80006a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006aa:	3301      	adds	r3, #1
 80006ac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006b0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80006b4:	78fb      	ldrb	r3, [r7, #3]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	429a      	cmp	r2, r3
 80006ba:	dbe6      	blt.n	800068a <UP_sendInfo+0x9e>

    cks=0;
 80006bc:	2300      	movs	r3, #0
 80006be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    for(i=0 ;i<indiceAux;i++){
 80006c2:	2300      	movs	r3, #0
 80006c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006c8:	e022      	b.n	8000710 <UP_sendInfo+0x124>
        cks^= bufAux[i];
 80006ca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006ce:	3330      	adds	r3, #48	@ 0x30
 80006d0:	443b      	add	r3, r7
 80006d2:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 80006d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80006da:	4053      	eors	r3, r2
 80006dc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        datosComLib->bufferTx[datosComLib->indexWriteTx++]=bufAux[i];
 80006e0:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <UP_sendInfo+0x160>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	68d8      	ldr	r0, [r3, #12]
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <UP_sendInfo+0x160>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	795a      	ldrb	r2, [r3, #5]
 80006f0:	1c54      	adds	r4, r2, #1
 80006f2:	b2e4      	uxtb	r4, r4
 80006f4:	715c      	strb	r4, [r3, #5]
 80006f6:	4613      	mov	r3, r2
 80006f8:	4403      	add	r3, r0
 80006fa:	f101 0230 	add.w	r2, r1, #48	@ 0x30
 80006fe:	443a      	add	r2, r7
 8000700:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000704:	701a      	strb	r2, [r3, #0]
    for(i=0 ;i<indiceAux;i++){
 8000706:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800070a:	3301      	adds	r3, #1
 800070c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000710:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000714:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000718:	429a      	cmp	r2, r3
 800071a:	d3d6      	bcc.n	80006ca <UP_sendInfo+0xde>
    }
     datosComLib->bufferTx[datosComLib->indexWriteTx++]=cks;
 800071c:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <UP_sendInfo+0x160>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	68d9      	ldr	r1, [r3, #12]
 8000722:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <UP_sendInfo+0x160>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	795a      	ldrb	r2, [r3, #5]
 8000728:	1c50      	adds	r0, r2, #1
 800072a:	b2c0      	uxtb	r0, r0
 800072c:	7158      	strb	r0, [r3, #5]
 800072e:	4613      	mov	r3, r2
 8000730:	440b      	add	r3, r1
 8000732:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000736:	701a      	strb	r2, [r3, #0]

     datosComLib->bytesTosend=indiceAux;
 8000738:	4b04      	ldr	r3, [pc, #16]	@ (800074c <UP_sendInfo+0x160>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000740:	741a      	strb	r2, [r3, #16]

}
 8000742:	bf00      	nop
 8000744:	3730      	adds	r7, #48	@ 0x30
 8000746:	46bd      	mov	sp, r7
 8000748:	bc90      	pop	{r4, r7}
 800074a:	4770      	bx	lr
 800074c:	2000017c 	.word	0x2000017c

08000750 <UP_decodeHeader>:

void UP_decodeHeader(_sDato *datosComLib){
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

    static uint8_t nBytes=0;

    uint8_t indexWriteRxCopy=datosComLib->indexWriteRx;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	78db      	ldrb	r3, [r3, #3]
 800075c:	73fb      	strb	r3, [r7, #15]

    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 800075e:	e0e2      	b.n	8000926 <UP_decodeHeader+0x1d6>
    {
        switch (estadoProtocolo) {
 8000760:	4b76      	ldr	r3, [pc, #472]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b06      	cmp	r3, #6
 8000766:	f200 80d7 	bhi.w	8000918 <UP_decodeHeader+0x1c8>
 800076a:	a201      	add	r2, pc, #4	@ (adr r2, 8000770 <UP_decodeHeader+0x20>)
 800076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000770:	0800078d 	.word	0x0800078d
 8000774:	080007b5 	.word	0x080007b5
 8000778:	080007e9 	.word	0x080007e9
 800077c:	0800081d 	.word	0x0800081d
 8000780:	08000851 	.word	0x08000851
 8000784:	08000879 	.word	0x08000879
 8000788:	080008bb 	.word	0x080008bb
            case START:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='U'){
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689a      	ldr	r2, [r3, #8]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	791b      	ldrb	r3, [r3, #4]
 8000794:	1c59      	adds	r1, r3, #1
 8000796:	b2c8      	uxtb	r0, r1
 8000798:	6879      	ldr	r1, [r7, #4]
 800079a:	7108      	strb	r0, [r1, #4]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b55      	cmp	r3, #85	@ 0x55
 80007a2:	f040 80bd 	bne.w	8000920 <UP_decodeHeader+0x1d0>
                    estadoProtocolo=HEADER_1;
 80007a6:	4b65      	ldr	r3, [pc, #404]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx=0;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2200      	movs	r2, #0
 80007b0:	709a      	strb	r2, [r3, #2]
                }
                break;
 80007b2:	e0b5      	b.n	8000920 <UP_decodeHeader+0x1d0>
            case HEADER_1:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='N')
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	689a      	ldr	r2, [r3, #8]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	791b      	ldrb	r3, [r3, #4]
 80007bc:	1c59      	adds	r1, r3, #1
 80007be:	b2c8      	uxtb	r0, r1
 80007c0:	6879      	ldr	r1, [r7, #4]
 80007c2:	7108      	strb	r0, [r1, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b4e      	cmp	r3, #78	@ 0x4e
 80007ca:	d103      	bne.n	80007d4 <UP_decodeHeader+0x84>
                   estadoProtocolo=HEADER_2;
 80007cc:	4b5b      	ldr	r3, [pc, #364]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007ce:	2202      	movs	r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80007d2:	e0a8      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	791b      	ldrb	r3, [r3, #4]
 80007d8:	3b01      	subs	r3, #1
 80007da:	b2da      	uxtb	r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80007e0:	4b56      	ldr	r3, [pc, #344]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
                break;
 80007e6:	e09e      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case HEADER_2:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='E')
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689a      	ldr	r2, [r3, #8]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	1c59      	adds	r1, r3, #1
 80007f2:	b2c8      	uxtb	r0, r1
 80007f4:	6879      	ldr	r1, [r7, #4]
 80007f6:	7108      	strb	r0, [r1, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b45      	cmp	r3, #69	@ 0x45
 80007fe:	d103      	bne.n	8000808 <UP_decodeHeader+0xb8>
                    estadoProtocolo=HEADER_3;
 8000800:	4b4e      	ldr	r3, [pc, #312]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000802:	2203      	movs	r2, #3
 8000804:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                   estadoProtocolo=START;
                }
                break;
 8000806:	e08e      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	3b01      	subs	r3, #1
 800080e:	b2da      	uxtb	r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	711a      	strb	r2, [r3, #4]
                   estadoProtocolo=START;
 8000814:	4b49      	ldr	r3, [pc, #292]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
                break;
 800081a:	e084      	b.n	8000926 <UP_decodeHeader+0x1d6>
			case HEADER_3:
				if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='R')
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	689a      	ldr	r2, [r3, #8]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	791b      	ldrb	r3, [r3, #4]
 8000824:	1c59      	adds	r1, r3, #1
 8000826:	b2c8      	uxtb	r0, r1
 8000828:	6879      	ldr	r1, [r7, #4]
 800082a:	7108      	strb	r0, [r1, #4]
 800082c:	4413      	add	r3, r2
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b52      	cmp	r3, #82	@ 0x52
 8000832:	d103      	bne.n	800083c <UP_decodeHeader+0xec>
					estadoProtocolo=NBYTES;
 8000834:	4b41      	ldr	r3, [pc, #260]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000836:	2204      	movs	r2, #4
 8000838:	701a      	strb	r2, [r3, #0]
				else{
					datosComLib->indexReadRx--;
				    estadoProtocolo=START;
				}
            break;
 800083a:	e074      	b.n	8000926 <UP_decodeHeader+0x1d6>
					datosComLib->indexReadRx--;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	791b      	ldrb	r3, [r3, #4]
 8000840:	3b01      	subs	r3, #1
 8000842:	b2da      	uxtb	r2, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	711a      	strb	r2, [r3, #4]
				    estadoProtocolo=START;
 8000848:	4b3c      	ldr	r3, [pc, #240]	@ (800093c <UP_decodeHeader+0x1ec>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
            break;
 800084e:	e06a      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case NBYTES:
                datosComLib->indexStart=datosComLib->indexReadRx;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	791a      	ldrb	r2, [r3, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	705a      	strb	r2, [r3, #1]
                nBytes=datosComLib->bufferRx[datosComLib->indexReadRx++];
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	689a      	ldr	r2, [r3, #8]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	1c59      	adds	r1, r3, #1
 8000862:	b2c8      	uxtb	r0, r1
 8000864:	6879      	ldr	r1, [r7, #4]
 8000866:	7108      	strb	r0, [r1, #4]
 8000868:	4413      	add	r3, r2
 800086a:	781a      	ldrb	r2, [r3, #0]
 800086c:	4b34      	ldr	r3, [pc, #208]	@ (8000940 <UP_decodeHeader+0x1f0>)
 800086e:	701a      	strb	r2, [r3, #0]
                estadoProtocolo=TOKEN;
 8000870:	4b32      	ldr	r3, [pc, #200]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000872:	2205      	movs	r2, #5
 8000874:	701a      	strb	r2, [r3, #0]
                break;
 8000876:	e056      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case TOKEN:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]==':'){
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	689a      	ldr	r2, [r3, #8]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	791b      	ldrb	r3, [r3, #4]
 8000880:	1c59      	adds	r1, r3, #1
 8000882:	b2c8      	uxtb	r0, r1
 8000884:	6879      	ldr	r1, [r7, #4]
 8000886:	7108      	strb	r0, [r1, #4]
 8000888:	4413      	add	r3, r2
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b3a      	cmp	r3, #58	@ 0x3a
 800088e:	d10a      	bne.n	80008a6 <UP_decodeHeader+0x156>
                   estadoProtocolo=PAYLOAD;
 8000890:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000892:	2206      	movs	r2, #6
 8000894:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx ='U'^'N'^'E'^'R'^ nBytes^':';
 8000896:	4b2a      	ldr	r3, [pc, #168]	@ (8000940 <UP_decodeHeader+0x1f0>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	709a      	strb	r2, [r3, #2]
                }
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80008a4:	e03f      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80008b2:	4b22      	ldr	r3, [pc, #136]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
                break;
 80008b8:	e035      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case PAYLOAD:
                if (nBytes>1){
 80008ba:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d90f      	bls.n	80008e2 <UP_decodeHeader+0x192>
                    datosComLib->cheksumRx ^= datosComLib->bufferRx[datosComLib->indexReadRx++];
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	689a      	ldr	r2, [r3, #8]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	791b      	ldrb	r3, [r3, #4]
 80008ca:	1c59      	adds	r1, r3, #1
 80008cc:	b2c8      	uxtb	r0, r1
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	7108      	strb	r0, [r1, #4]
 80008d2:	4413      	add	r3, r2
 80008d4:	781a      	ldrb	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	789b      	ldrb	r3, [r3, #2]
 80008da:	4053      	eors	r3, r2
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	709a      	strb	r2, [r3, #2]
                }
                nBytes--;
 80008e2:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008ec:	701a      	strb	r2, [r3, #0]
                if(nBytes<=0){
 80008ee:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d116      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    estadoProtocolo=START;
 80008f6:	4b11      	ldr	r3, [pc, #68]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
                    if(datosComLib->cheksumRx == datosComLib->bufferRx[datosComLib->indexReadRx]){
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	789a      	ldrb	r2, [r3, #2]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	6879      	ldr	r1, [r7, #4]
 8000906:	7909      	ldrb	r1, [r1, #4]
 8000908:	440b      	add	r3, r1
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	d109      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    	UP_decodeData(datosComLib);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f000 f817 	bl	8000944 <UP_decodeData>
                    }
                }

                break;
 8000916:	e005      	b.n	8000924 <UP_decodeHeader+0x1d4>
            default:
                estadoProtocolo=START;
 8000918:	4b08      	ldr	r3, [pc, #32]	@ (800093c <UP_decodeHeader+0x1ec>)
 800091a:	2200      	movs	r2, #0
 800091c:	701a      	strb	r2, [r3, #0]
                break;
 800091e:	e002      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000920:	bf00      	nop
 8000922:	e000      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000924:	bf00      	nop
    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	791b      	ldrb	r3, [r3, #4]
 800092a:	7bfa      	ldrb	r2, [r7, #15]
 800092c:	429a      	cmp	r2, r3
 800092e:	f47f af17 	bne.w	8000760 <UP_decodeHeader+0x10>
        }
    }
}
 8000932:	bf00      	nop
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000178 	.word	0x20000178
 8000940:	20000180 	.word	0x20000180

08000944 <UP_decodeData>:

void UP_decodeData(_sDato *datosComLib){
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

    uint8_t bufAux[20], indiceAux=0,bytes=0;
 800094c:	2300      	movs	r3, #0
 800094e:	77bb      	strb	r3, [r7, #30]
 8000950:	2300      	movs	r3, #0
 8000952:	77fb      	strb	r3, [r7, #31]

    switch (datosComLib->bufferRx[datosComLib->indexStart+2])//CMD EN LA POSICION 2
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	689a      	ldr	r2, [r3, #8]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	785b      	ldrb	r3, [r3, #1]
 800095c:	3302      	adds	r3, #2
 800095e:	4413      	add	r3, r2
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2bf2      	cmp	r3, #242	@ 0xf2
 8000964:	d01f      	beq.n	80009a6 <UP_decodeData+0x62>
 8000966:	2bf2      	cmp	r3, #242	@ 0xf2
 8000968:	dc46      	bgt.n	80009f8 <UP_decodeData+0xb4>
 800096a:	2bf1      	cmp	r3, #241	@ 0xf1
 800096c:	d010      	beq.n	8000990 <UP_decodeData+0x4c>
 800096e:	2bf1      	cmp	r3, #241	@ 0xf1
 8000970:	dc42      	bgt.n	80009f8 <UP_decodeData+0xb4>
 8000972:	2b00      	cmp	r3, #0
 8000974:	d020      	beq.n	80009b8 <UP_decodeData+0x74>
 8000976:	2bf0      	cmp	r3, #240	@ 0xf0
 8000978:	d13e      	bne.n	80009f8 <UP_decodeData+0xb4>
    {
    case ALIVE:

        bufAux[indiceAux++]=ALIVE;
 800097a:	7fbb      	ldrb	r3, [r7, #30]
 800097c:	1c5a      	adds	r2, r3, #1
 800097e:	77ba      	strb	r2, [r7, #30]
 8000980:	3320      	adds	r3, #32
 8000982:	443b      	add	r3, r7
 8000984:	22f0      	movs	r2, #240	@ 0xf0
 8000986:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;//aca debo darle CMD+CKS+PAYLOAD
 800098a:	2302      	movs	r3, #2
 800098c:	77fb      	strb	r3, [r7, #31]

    break;
 800098e:	e03e      	b.n	8000a0e <UP_decodeData+0xca>
    case FIRMWARE:

		bufAux[indiceAux++]=FIRMWARE;
 8000990:	7fbb      	ldrb	r3, [r7, #30]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	77ba      	strb	r2, [r7, #30]
 8000996:	3320      	adds	r3, #32
 8000998:	443b      	add	r3, r7
 800099a:	22f1      	movs	r2, #241	@ 0xf1
 800099c:	f803 2c18 	strb.w	r2, [r3, #-24]
		bytes=0x02;
 80009a0:	2302      	movs	r3, #2
 80009a2:	77fb      	strb	r3, [r7, #31]

    break;
 80009a4:	e033      	b.n	8000a0e <UP_decodeData+0xca>

    case TEXT:

		bufAux[indiceAux++]=TEXT;
 80009a6:	7fbb      	ldrb	r3, [r7, #30]
 80009a8:	1c5a      	adds	r2, r3, #1
 80009aa:	77ba      	strb	r2, [r7, #30]
 80009ac:	3320      	adds	r3, #32
 80009ae:	443b      	add	r3, r7
 80009b0:	22f2      	movs	r2, #242	@ 0xf2
 80009b2:	f803 2c18 	strb.w	r2, [r3, #-24]
//		bytes=;

    break;
 80009b6:	e02a      	b.n	8000a0e <UP_decodeData+0xca>

    case ENGINES:
    	bufAux[indiceAux++]=ENGINES;
 80009b8:	7fbb      	ldrb	r3, [r7, #30]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	77ba      	strb	r2, [r7, #30]
 80009be:	3320      	adds	r3, #32
 80009c0:	443b      	add	r3, r7
 80009c2:	2200      	movs	r2, #0
 80009c4:	f803 2c18 	strb.w	r2, [r3, #-24]

    	casts.u8[0]=datosComLib->bufferRx[datosComLib->indexStart+3];
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	689a      	ldr	r2, [r3, #8]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	785b      	ldrb	r3, [r3, #1]
 80009d0:	3303      	adds	r3, #3
 80009d2:	4413      	add	r3, r2
 80009d4:	781a      	ldrb	r2, [r3, #0]
 80009d6:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <UP_decodeData+0xe0>)
 80009d8:	701a      	strb	r2, [r3, #0]
    	casts.u8[1]=datosComLib->bufferRx[datosComLib->indexStart+4];
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	785b      	ldrb	r3, [r3, #1]
 80009e2:	3304      	adds	r3, #4
 80009e4:	4413      	add	r3, r2
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ea:	705a      	strb	r2, [r3, #1]

    	value = casts.i16[0]; //ver aca que pasa para recuperar el valor de la velocidad
 80009ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ee:	f9b3 2000 	ldrsh.w	r2, [r3]
 80009f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a28 <UP_decodeData+0xe4>)
 80009f4:	801a      	strh	r2, [r3, #0]

    break;
 80009f6:	e00a      	b.n	8000a0e <UP_decodeData+0xca>
    default:

        bufAux[indiceAux++]=0xFF;
 80009f8:	7fbb      	ldrb	r3, [r7, #30]
 80009fa:	1c5a      	adds	r2, r3, #1
 80009fc:	77ba      	strb	r2, [r7, #30]
 80009fe:	3320      	adds	r3, #32
 8000a00:	443b      	add	r3, r7
 8000a02:	22ff      	movs	r2, #255	@ 0xff
 8000a04:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	77fb      	strb	r3, [r7, #31]

    break;
 8000a0c:	bf00      	nop
    }

    UP_sendInfo(bufAux,bytes);
 8000a0e:	7ffa      	ldrb	r2, [r7, #31]
 8000a10:	f107 0308 	add.w	r3, r7, #8
 8000a14:	4611      	mov	r1, r2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fde8 	bl	80005ec <UP_sendInfo>
}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000174 	.word	0x20000174
 8000a28:	20000000 	.word	0x20000000

08000a2c <UP_datafromUSB>:

void UP_datafromUSB(uint8_t *buf, uint16_t length) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]

  uint16_t i;

  for (i = 0; i < length; i++) {
 8000a38:	2300      	movs	r3, #0
 8000a3a:	81fb      	strh	r3, [r7, #14]
 8000a3c:	e016      	b.n	8000a6c <UP_datafromUSB+0x40>
	datosComLib->bufferRx[datosComLib->indexWriteRx] = buf[i];
 8000a3e:	89fb      	ldrh	r3, [r7, #14]
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	441a      	add	r2, r3
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	490e      	ldr	r1, [pc, #56]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a4c:	6809      	ldr	r1, [r1, #0]
 8000a4e:	78c9      	ldrb	r1, [r1, #3]
 8000a50:	b2c9      	uxtb	r1, r1
 8000a52:	440b      	add	r3, r1
 8000a54:	7812      	ldrb	r2, [r2, #0]
 8000a56:	701a      	strb	r2, [r3, #0]
	datosComLib->indexWriteRx++;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	78da      	ldrb	r2, [r3, #3]
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	3201      	adds	r2, #1
 8000a62:	b2d2      	uxtb	r2, r2
 8000a64:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < length; i++) {
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	81fb      	strh	r3, [r7, #14]
 8000a6c:	89fa      	ldrh	r2, [r7, #14]
 8000a6e:	887b      	ldrh	r3, [r7, #2]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d3e4      	bcc.n	8000a3e <UP_datafromUSB+0x12>
  }
}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	2000017c 	.word	0x2000017c

08000a88 <en_InitENG>:
 *      Author: Baccon
 */
#include "engines.h"
#include "stdlib.h"

void en_InitENG(_sEng *engines,uint16_t maxSpeed){
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	807b      	strh	r3, [r7, #2]

	engines->estado=FREE;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2202      	movs	r2, #2
 8000a98:	709a      	strb	r2, [r3, #2]
	engines->speed=0;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	801a      	strh	r2, [r3, #0]
	engines->maxSpeed=maxSpeed;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	887a      	ldrh	r2, [r7, #2]
 8000aa4:	809a      	strh	r2, [r3, #4]

}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
	...

08000ab4 <HAL_ADC_ConvCpltCallback>:
//void I2C_1_Abstract_Mem_Read_Blocking(uint16_t Dev_Address, uint8_t Mem_Adress, uint8_t Mem_AddSize, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]

	uint8_t u=0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	77fb      	strb	r3, [r7, #31]
	char palabra[18];

	for(u=0;u<NUM_CHANNELS;u++){
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	77fb      	strb	r3, [r7, #31]
 8000ac4:	e00c      	b.n	8000ae0 <HAL_ADC_ConvCpltCallback+0x2c>

//		casts.u16[0]=adcBuffer[u];
		sprintf(&palabra[0],"Channel %d:%i\n",u,adcBuffer[u]);
 8000ac6:	7ffa      	ldrb	r2, [r7, #31]
 8000ac8:	7ffb      	ldrb	r3, [r7, #31]
 8000aca:	490b      	ldr	r1, [pc, #44]	@ (8000af8 <HAL_ADC_ConvCpltCallback+0x44>)
 8000acc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000ad0:	f107 000c 	add.w	r0, r7, #12
 8000ad4:	4909      	ldr	r1, [pc, #36]	@ (8000afc <HAL_ADC_ConvCpltCallback+0x48>)
 8000ad6:	f00a fc73 	bl	800b3c0 <siprintf>
	for(u=0;u<NUM_CHANNELS;u++){
 8000ada:	7ffb      	ldrb	r3, [r7, #31]
 8000adc:	3301      	adds	r3, #1
 8000ade:	77fb      	strb	r3, [r7, #31]
 8000ae0:	7ffb      	ldrb	r3, [r7, #31]
 8000ae2:	2b07      	cmp	r3, #7
 8000ae4:	d9ef      	bls.n	8000ac6 <HAL_ADC_ConvCpltCallback+0x12>
//		memcpy(datosComSerie.bufferTx,palabra,sizeof(palabra));
//		datosComSerie.indexWriteTx  += sizeof(palabra);
	}
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ae6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000aec:	f002 fa63 	bl	8002fb6 <HAL_GPIO_TogglePin>
}
 8000af0:	bf00      	nop
 8000af2:	3720      	adds	r7, #32
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000384 	.word	0x20000384
 8000afc:	0800bbbc 	.word	0x0800bbbc
 8000b00:	40020800 	.word	0x40020800

08000b04 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM11) {
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d101      	bne.n	8000b1a <HAL_TIM_PeriodElapsedCallback+0x16>
		task10ms();//cambiar esto por una bandera
 8000b16:	f000 f815 	bl	8000b44 <task10ms>
	}
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40014800 	.word	0x40014800

08000b28 <HAL_I2C_MemRxCpltCallback>:
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c){
	if(hi2c->Devaddress==SSD1306_I2C_ADDR){
		SSD1306_DMAREADY();
	}
}
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	if(hi2c->Devaddress==SSD1306_I2C_ADDR){
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b34:	2b78      	cmp	r3, #120	@ 0x78
 8000b36:	d101      	bne.n	8000b3c <HAL_I2C_MemRxCpltCallback+0x14>
		SSD1306_DMAREADY();
 8000b38:	f000 fd14 	bl	8001564 <SSD1306_DMAREADY>
	}
}
 8000b3c:	bf00      	nop
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <task10ms>:
void task10ms(){
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0

	static uint8_t ticker=0;

	SSD1306_UpdateScreen();
 8000b48:	f000 fc0e 	bl	8001368 <SSD1306_UpdateScreen>

	if(!SISINIT){
 8000b4c:	4b19      	ldr	r3, [pc, #100]	@ (8000bb4 <task10ms+0x70>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d10e      	bne.n	8000b78 <task10ms+0x34>
		if(HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 5000) == HAL_OK){
 8000b5a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000b5e:	2201      	movs	r2, #1
 8000b60:	2178      	movs	r1, #120	@ 0x78
 8000b62:	4815      	ldr	r0, [pc, #84]	@ (8000bb8 <task10ms+0x74>)
 8000b64:	f002 ff0e 	bl	8003984 <HAL_I2C_IsDeviceReady>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d104      	bne.n	8000b78 <task10ms+0x34>

			SISINIT=TRUE;
 8000b6e:	4a11      	ldr	r2, [pc, #68]	@ (8000bb4 <task10ms+0x70>)
 8000b70:	7813      	ldrb	r3, [r2, #0]
 8000b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b76:	7013      	strb	r3, [r2, #0]
		}
	}
	if(ticker%10==0){
 8000b78:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <task10ms+0x78>)
 8000b7a:	781a      	ldrb	r2, [r3, #0]
 8000b7c:	4b10      	ldr	r3, [pc, #64]	@ (8000bc0 <task10ms+0x7c>)
 8000b7e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b82:	08d9      	lsrs	r1, r3, #3
 8000b84:	460b      	mov	r3, r1
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	440b      	add	r3, r1
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d107      	bne.n	8000ba4 <task10ms+0x60>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000b94:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b98:	480a      	ldr	r0, [pc, #40]	@ (8000bc4 <task10ms+0x80>)
 8000b9a:	f002 fa0c 	bl	8002fb6 <HAL_GPIO_TogglePin>
		ticker=0;
 8000b9e:	4b07      	ldr	r3, [pc, #28]	@ (8000bbc <task10ms+0x78>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	701a      	strb	r2, [r3, #0]
	}
	ticker++;
 8000ba4:	4b05      	ldr	r3, [pc, #20]	@ (8000bbc <task10ms+0x78>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	b2da      	uxtb	r2, r3
 8000bac:	4b03      	ldr	r3, [pc, #12]	@ (8000bbc <task10ms+0x78>)
 8000bae:	701a      	strb	r2, [r3, #0]
}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000394 	.word	0x20000394
 8000bb8:	200001cc 	.word	0x200001cc
 8000bbc:	200003a6 	.word	0x200003a6
 8000bc0:	cccccccd 	.word	0xcccccccd
 8000bc4:	40020800 	.word	0x40020800

08000bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bcc:	f000 ff70 	bl	8001ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd0:	f000 f858 	bl	8000c84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd4:	f000 fa0c 	bl	8000ff0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bd8:	f000 f9e2 	bl	8000fa0 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000bdc:	f009 fdbc 	bl	800a758 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000be0:	f000 f938 	bl	8000e54 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000be4:	f000 f9b8 	bl	8000f58 <MX_TIM11_Init>
  MX_ADC1_Init();
 8000be8:	f000 f8b4 	bl	8000d54 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000bec:	f000 f904 	bl	8000df8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000bf0:	481b      	ldr	r0, [pc, #108]	@ (8000c60 <main+0x98>)
 8000bf2:	f005 fb11 	bl	8006218 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 8000bf6:	481b      	ldr	r0, [pc, #108]	@ (8000c64 <main+0x9c>)
 8000bf8:	f005 fb0e 	bl	8006218 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000bfc:	2104      	movs	r1, #4
 8000bfe:	4818      	ldr	r0, [pc, #96]	@ (8000c60 <main+0x98>)
 8000c00:	f005 fbc6 	bl	8006390 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000c04:	2100      	movs	r1, #0
 8000c06:	4816      	ldr	r0, [pc, #88]	@ (8000c60 <main+0x98>)
 8000c08:	f005 fbc2 	bl	8006390 <HAL_TIM_PWM_Start>

  Display_Set_I2C_Master_Transmit(&I2C_1_Abstract_Master_Transmit, &I2C_1_Abstract_Master_Transmit_Blocking);
 8000c0c:	4916      	ldr	r1, [pc, #88]	@ (8000c68 <main+0xa0>)
 8000c0e:	4817      	ldr	r0, [pc, #92]	@ (8000c6c <main+0xa4>)
 8000c10:	f000 fc92 	bl	8001538 <Display_Set_I2C_Master_Transmit>

  HAL_Delay(10);
 8000c14:	200a      	movs	r0, #10
 8000c16:	f000 ffbd 	bl	8001b94 <HAL_Delay>
  SSD1306_Init();
 8000c1a:	f000 fafb 	bl	8001214 <SSD1306_Init>
  HAL_Delay(100);
 8000c1e:	2064      	movs	r0, #100	@ 0x64
 8000c20:	f000 ffb8 	bl	8001b94 <HAL_Delay>

  CDC_AttachRxData(&UP_datafromUSB);
 8000c24:	4812      	ldr	r0, [pc, #72]	@ (8000c70 <main+0xa8>)
 8000c26:	f009 feeb 	bl	800aa00 <CDC_AttachRxData>
  myFlags.allFlags=0;
 8000c2a:	4b12      	ldr	r3, [pc, #72]	@ (8000c74 <main+0xac>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	701a      	strb	r2, [r3, #0]
  UP_initprotocol(&datosComSerie,(uint8_t)RINGBUFFER);
 8000c30:	2100      	movs	r1, #0
 8000c32:	4811      	ldr	r0, [pc, #68]	@ (8000c78 <main+0xb0>)
 8000c34:	f7ff fcba 	bl	80005ac <UP_initprotocol>
  en_InitENG(&motorL, (uint16_t)htim3.Instance->ARR);
 8000c38:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <main+0x98>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	4619      	mov	r1, r3
 8000c42:	480e      	ldr	r0, [pc, #56]	@ (8000c7c <main+0xb4>)
 8000c44:	f7ff ff20 	bl	8000a88 <en_InitENG>
  en_InitENG(&motorR, (uint16_t)htim3.Instance->ARR);
 8000c48:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <main+0x98>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	4619      	mov	r1, r3
 8000c52:	480b      	ldr	r0, [pc, #44]	@ (8000c80 <main+0xb8>)
 8000c54:	f7ff ff18 	bl	8000a88 <en_InitENG>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	UP_comunicationsTask(&datosComSerie);
 8000c58:	4807      	ldr	r0, [pc, #28]	@ (8000c78 <main+0xb0>)
 8000c5a:	f000 fa55 	bl	8001108 <UP_comunicationsTask>
 8000c5e:	e7fb      	b.n	8000c58 <main+0x90>
 8000c60:	200002e0 	.word	0x200002e0
 8000c64:	20000328 	.word	0x20000328
 8000c68:	080011d9 	.word	0x080011d9
 8000c6c:	0800119d 	.word	0x0800119d
 8000c70:	08000a2d 	.word	0x08000a2d
 8000c74:	20000394 	.word	0x20000394
 8000c78:	20000370 	.word	0x20000370
 8000c7c:	20000398 	.word	0x20000398
 8000c80:	200003a0 	.word	0x200003a0

08000c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b094      	sub	sp, #80	@ 0x50
 8000c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c8a:	f107 0320 	add.w	r3, r7, #32
 8000c8e:	2230      	movs	r2, #48	@ 0x30
 8000c90:	2100      	movs	r1, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f00a fbb6 	bl	800b404 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c98:	f107 030c 	add.w	r3, r7, #12
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]
 8000ca6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60bb      	str	r3, [r7, #8]
 8000cac:	4b27      	ldr	r3, [pc, #156]	@ (8000d4c <SystemClock_Config+0xc8>)
 8000cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb0:	4a26      	ldr	r2, [pc, #152]	@ (8000d4c <SystemClock_Config+0xc8>)
 8000cb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cb8:	4b24      	ldr	r3, [pc, #144]	@ (8000d4c <SystemClock_Config+0xc8>)
 8000cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	4b21      	ldr	r3, [pc, #132]	@ (8000d50 <SystemClock_Config+0xcc>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a20      	ldr	r2, [pc, #128]	@ (8000d50 <SystemClock_Config+0xcc>)
 8000cce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d50 <SystemClock_Config+0xcc>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cdc:	607b      	str	r3, [r7, #4]
 8000cde:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ce4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cea:	2302      	movs	r3, #2
 8000cec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000cf4:	2319      	movs	r3, #25
 8000cf6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000cf8:	23c0      	movs	r3, #192	@ 0xc0
 8000cfa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d00:	2304      	movs	r3, #4
 8000d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d04:	f107 0320 	add.w	r3, r7, #32
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f004 fdf1 	bl	80058f0 <HAL_RCC_OscConfig>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d14:	f000 fa78 	bl	8001208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d18:	230f      	movs	r3, #15
 8000d1a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d2e:	f107 030c 	add.w	r3, r7, #12
 8000d32:	2103      	movs	r1, #3
 8000d34:	4618      	mov	r0, r3
 8000d36:	f005 f853 	bl	8005de0 <HAL_RCC_ClockConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d40:	f000 fa62 	bl	8001208 <Error_Handler>
  }
}
 8000d44:	bf00      	nop
 8000d46:	3750      	adds	r7, #80	@ 0x50
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40007000 	.word	0x40007000

08000d54 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d5a:	463b      	mov	r3, r7
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d66:	4b21      	ldr	r3, [pc, #132]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d68:	4a21      	ldr	r2, [pc, #132]	@ (8000df0 <MX_ADC1_Init+0x9c>)
 8000d6a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d6e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d74:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d80:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d86:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d8e:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d94:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d96:	4a17      	ldr	r2, [pc, #92]	@ (8000df4 <MX_ADC1_Init+0xa0>)
 8000d98:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d9a:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000da0:	4b12      	ldr	r3, [pc, #72]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000da6:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dae:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000db4:	480d      	ldr	r0, [pc, #52]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000db6:	f000 ff11 	bl	8001bdc <HAL_ADC_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000dc0:	f000 fa22 	bl	8001208 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dd0:	463b      	mov	r3, r7
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4805      	ldr	r0, [pc, #20]	@ (8000dec <MX_ADC1_Init+0x98>)
 8000dd6:	f001 f869 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000de0:	f000 fa12 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000de4:	bf00      	nop
 8000de6:	3710      	adds	r7, #16
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000184 	.word	0x20000184
 8000df0:	40012000 	.word	0x40012000
 8000df4:	0f000001 	.word	0x0f000001

08000df8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dfc:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000dfe:	4a13      	ldr	r2, [pc, #76]	@ (8000e4c <MX_I2C1_Init+0x54>)
 8000e00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000e02:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e04:	4a12      	ldr	r2, [pc, #72]	@ (8000e50 <MX_I2C1_Init+0x58>)
 8000e06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e08:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e14:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e22:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e28:	4b07      	ldr	r3, [pc, #28]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e2e:	4b06      	ldr	r3, [pc, #24]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e34:	4804      	ldr	r0, [pc, #16]	@ (8000e48 <MX_I2C1_Init+0x50>)
 8000e36:	f002 f8d9 	bl	8002fec <HAL_I2C_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e40:	f000 f9e2 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	200001cc 	.word	0x200001cc
 8000e4c:	40005400 	.word	0x40005400
 8000e50:	00061a80 	.word	0x00061a80

08000e54 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08e      	sub	sp, #56	@ 0x38
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
 8000e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e68:	f107 0320 	add.w	r3, r7, #32
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
 8000e80:	615a      	str	r2, [r3, #20]
 8000e82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e84:	4b32      	ldr	r3, [pc, #200]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000e86:	4a33      	ldr	r2, [pc, #204]	@ (8000f54 <MX_TIM3_Init+0x100>)
 8000e88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000e8a:	4b31      	ldr	r3, [pc, #196]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000e8c:	220f      	movs	r2, #15
 8000e8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e90:	4b2f      	ldr	r3, [pc, #188]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8000e96:	4b2e      	ldr	r3, [pc, #184]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000e98:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000e9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000eaa:	4829      	ldr	r0, [pc, #164]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000eac:	f005 f964 	bl	8006178 <HAL_TIM_Base_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000eb6:	f000 f9a7 	bl	8001208 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ec0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4822      	ldr	r0, [pc, #136]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000ec8:	f005 fcc4 	bl	8006854 <HAL_TIM_ConfigClockSource>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000ed2:	f000 f999 	bl	8001208 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ed6:	481e      	ldr	r0, [pc, #120]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000ed8:	f005 fa00 	bl	80062dc <HAL_TIM_PWM_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000ee2:	f000 f991 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000eee:	f107 0320 	add.w	r3, r7, #32
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4816      	ldr	r0, [pc, #88]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000ef6:	f006 f86f 	bl	8006fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000f00:	f000 f982 	bl	8001208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f04:	2360      	movs	r3, #96	@ 0x60
 8000f06:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	2200      	movs	r2, #0
 8000f18:	4619      	mov	r1, r3
 8000f1a:	480d      	ldr	r0, [pc, #52]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000f1c:	f005 fbd8 	bl	80066d0 <HAL_TIM_PWM_ConfigChannel>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000f26:	f000 f96f 	bl	8001208 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4807      	ldr	r0, [pc, #28]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000f32:	f005 fbcd 	bl	80066d0 <HAL_TIM_PWM_ConfigChannel>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000f3c:	f000 f964 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f40:	4803      	ldr	r0, [pc, #12]	@ (8000f50 <MX_TIM3_Init+0xfc>)
 8000f42:	f000 fc9d 	bl	8001880 <HAL_TIM_MspPostInit>

}
 8000f46:	bf00      	nop
 8000f48:	3738      	adds	r7, #56	@ 0x38
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	200002e0 	.word	0x200002e0
 8000f54:	40000400 	.word	0x40000400

08000f58 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <MX_TIM11_Init+0x40>)
 8000f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000f9c <MX_TIM11_Init+0x44>)
 8000f60:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 95;
 8000f62:	4b0d      	ldr	r3, [pc, #52]	@ (8000f98 <MX_TIM11_Init+0x40>)
 8000f64:	225f      	movs	r2, #95	@ 0x5f
 8000f66:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f68:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <MX_TIM11_Init+0x40>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9999;
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <MX_TIM11_Init+0x40>)
 8000f70:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f74:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f76:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <MX_TIM11_Init+0x40>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <MX_TIM11_Init+0x40>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <MX_TIM11_Init+0x40>)
 8000f84:	f005 f8f8 	bl	8006178 <HAL_TIM_Base_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000f8e:	f000 f93b 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000328 	.word	0x20000328
 8000f9c:	40014800 	.word	0x40014800

08000fa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <MX_DMA_Init+0x4c>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a0f      	ldr	r2, [pc, #60]	@ (8000fec <MX_DMA_Init+0x4c>)
 8000fb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000fec <MX_DMA_Init+0x4c>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	200b      	movs	r0, #11
 8000fc8:	f001 fa83 	bl	80024d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000fcc:	200b      	movs	r0, #11
 8000fce:	f001 fa9c 	bl	800250a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	200c      	movs	r0, #12
 8000fd8:	f001 fa7b 	bl	80024d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000fdc:	200c      	movs	r0, #12
 8000fde:	f001 fa94 	bl	800250a <HAL_NVIC_EnableIRQ>

}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40023800 	.word	0x40023800

08000ff0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	@ 0x28
 8000ff4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]
 8001004:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
 800100a:	4b3b      	ldr	r3, [pc, #236]	@ (80010f8 <MX_GPIO_Init+0x108>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a3a      	ldr	r2, [pc, #232]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001010:	f043 0304 	orr.w	r3, r3, #4
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b38      	ldr	r3, [pc, #224]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0304 	and.w	r3, r3, #4
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	4b34      	ldr	r3, [pc, #208]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a33      	ldr	r2, [pc, #204]	@ (80010f8 <MX_GPIO_Init+0x108>)
 800102c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b31      	ldr	r3, [pc, #196]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
 8001042:	4b2d      	ldr	r3, [pc, #180]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	4a2c      	ldr	r2, [pc, #176]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6313      	str	r3, [r2, #48]	@ 0x30
 800104e:	4b2a      	ldr	r3, [pc, #168]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	4b26      	ldr	r3, [pc, #152]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a25      	ldr	r2, [pc, #148]	@ (80010f8 <MX_GPIO_Init+0x108>)
 8001064:	f043 0302 	orr.w	r3, r3, #2
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b23      	ldr	r3, [pc, #140]	@ (80010f8 <MX_GPIO_Init+0x108>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800107c:	481f      	ldr	r0, [pc, #124]	@ (80010fc <MX_GPIO_Init+0x10c>)
 800107e:	f001 ff81 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Out2_2_Pin|Out2_1_Pin|Out1_2_Pin, GPIO_PIN_RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 8001088:	481d      	ldr	r0, [pc, #116]	@ (8001100 <MX_GPIO_Init+0x110>)
 800108a:	f001 ff7b 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Out1_1_GPIO_Port, Out1_1_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	2108      	movs	r1, #8
 8001092:	481c      	ldr	r0, [pc, #112]	@ (8001104 <MX_GPIO_Init+0x114>)
 8001094:	f001 ff76 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001098:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800109c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109e:	2301      	movs	r3, #1
 80010a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	4812      	ldr	r0, [pc, #72]	@ (80010fc <MX_GPIO_Init+0x10c>)
 80010b2:	f001 fde3 	bl	8002c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : Out2_2_Pin Out2_1_Pin Out1_2_Pin */
  GPIO_InitStruct.Pin = Out2_2_Pin|Out2_1_Pin|Out1_2_Pin;
 80010b6:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 80010ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010bc:	2301      	movs	r3, #1
 80010be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	4619      	mov	r1, r3
 80010ce:	480c      	ldr	r0, [pc, #48]	@ (8001100 <MX_GPIO_Init+0x110>)
 80010d0:	f001 fdd4 	bl	8002c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : Out1_1_Pin */
  GPIO_InitStruct.Pin = Out1_1_Pin;
 80010d4:	2308      	movs	r3, #8
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Out1_1_GPIO_Port, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	4806      	ldr	r0, [pc, #24]	@ (8001104 <MX_GPIO_Init+0x114>)
 80010ec:	f001 fdc6 	bl	8002c7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010f0:	bf00      	nop
 80010f2:	3728      	adds	r7, #40	@ 0x28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40020800 	.word	0x40020800
 8001100:	40020000 	.word	0x40020000
 8001104:	40020400 	.word	0x40020400

08001108 <UP_comunicationsTask>:

/* USER CODE BEGIN 4 */
void UP_comunicationsTask(_sDato *datosCom){
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

	if(datosCom->indexReadRx!=datosCom->indexWriteRx ){
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	791a      	ldrb	r2, [r3, #4]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	78db      	ldrb	r3, [r3, #3]
 8001118:	b2db      	uxtb	r3, r3
 800111a:	429a      	cmp	r2, r3
 800111c:	d007      	beq.n	800112e <UP_comunicationsTask+0x26>
		UP_decodeHeader(datosCom);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff fb16 	bl	8000750 <UP_decodeHeader>
		datosCom->indexReadRx=datosCom->indexWriteRx;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	78db      	ldrb	r3, [r3, #3]
 8001128:	b2da      	uxtb	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	711a      	strb	r2, [r3, #4]
	}

	if(datosCom->indexReadTx!=datosCom->indexWriteTx ){
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	799a      	ldrb	r2, [r3, #6]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	795b      	ldrb	r3, [r3, #5]
 8001136:	429a      	cmp	r2, r3
 8001138:	d02b      	beq.n	8001192 <UP_comunicationsTask+0x8a>

		if(datosCom->indexWriteTx > datosCom->indexReadTx){
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	795a      	ldrb	r2, [r3, #5]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	799b      	ldrb	r3, [r3, #6]
 8001142:	429a      	cmp	r2, r3
 8001144:	d908      	bls.n	8001158 <UP_comunicationsTask+0x50>
				datosCom->bytesTosend = datosCom->indexWriteTx - datosCom->indexReadTx;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	795a      	ldrb	r2, [r3, #5]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	799b      	ldrb	r3, [r3, #6]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	b2da      	uxtb	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	741a      	strb	r2, [r3, #16]
 8001156:	e006      	b.n	8001166 <UP_comunicationsTask+0x5e>
		    }else{
		    	datosCom->bytesTosend =  sizeof(datosCom->bufferRx) - datosCom->indexReadTx;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	799b      	ldrb	r3, [r3, #6]
 800115c:	f1c3 0304 	rsb	r3, r3, #4
 8001160:	b2da      	uxtb	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	741a      	strb	r2, [r3, #16]
		    }
		    if(CDC_Transmit_FS(&datosCom->bufferTx[datosCom->indexReadTx], datosCom->bytesTosend) == USBD_OK){
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	7992      	ldrb	r2, [r2, #6]
 800116e:	441a      	add	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	7c1b      	ldrb	r3, [r3, #16]
 8001174:	4619      	mov	r1, r3
 8001176:	4610      	mov	r0, r2
 8001178:	f009 fc0a 	bl	800a990 <CDC_Transmit_FS>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d107      	bne.n	8001192 <UP_comunicationsTask+0x8a>
		    	datosCom->indexReadTx += datosCom->bytesTosend;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	799a      	ldrb	r2, [r3, #6]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	7c1b      	ldrb	r3, [r3, #16]
 800118a:	4413      	add	r3, r2
 800118c:	b2da      	uxtb	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	719a      	strb	r2, [r3, #6]
		    }
	}
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <I2C_1_Abstract_Master_Transmit>:

void I2C_1_Abstract_Master_Transmit(uint16_t Dev_Address, uint8_t *p_Data, uint16_t _Size){
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af02      	add	r7, sp, #8
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	80fb      	strh	r3, [r7, #6]
 80011a8:	4613      	mov	r3, r2
 80011aa:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write_DMA(&hi2c1, Dev_Address, 0x40, 1, p_Data, _Size);
 80011ac:	88f9      	ldrh	r1, [r7, #6]
 80011ae:	88bb      	ldrh	r3, [r7, #4]
 80011b0:	9301      	str	r3, [sp, #4]
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	2301      	movs	r3, #1
 80011b8:	2240      	movs	r2, #64	@ 0x40
 80011ba:	4806      	ldr	r0, [pc, #24]	@ (80011d4 <I2C_1_Abstract_Master_Transmit+0x38>)
 80011bc:	f002 fa84 	bl	80036c8 <HAL_I2C_Mem_Write_DMA>
	HAL_I2C_Master_Transmit_DMA(&hi2c1, Dev_Address, p_Data, _Size);
 80011c0:	88bb      	ldrh	r3, [r7, #4]
 80011c2:	88f9      	ldrh	r1, [r7, #6]
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <I2C_1_Abstract_Master_Transmit+0x38>)
 80011c8:	f002 f952 	bl	8003470 <HAL_I2C_Master_Transmit_DMA>
//	HAL_I2C_Mem_Write(&hi2c1, Dev_Address, 0x40, 1, p_Data, _Size, 10);
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	200001cc 	.word	0x200001cc

080011d8 <I2C_1_Abstract_Master_Transmit_Blocking>:

void I2C_1_Abstract_Master_Transmit_Blocking(uint16_t Dev_Address, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af02      	add	r7, sp, #8
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	4603      	mov	r3, r0
 80011e4:	81fb      	strh	r3, [r7, #14]
 80011e6:	4613      	mov	r3, r2
 80011e8:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1, Dev_Address, p_Data, _Size, _Timeout);
 80011ea:	89ba      	ldrh	r2, [r7, #12]
 80011ec:	89f9      	ldrh	r1, [r7, #14]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	4613      	mov	r3, r2
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	4803      	ldr	r0, [pc, #12]	@ (8001204 <I2C_1_Abstract_Master_Transmit_Blocking+0x2c>)
 80011f8:	f002 f83c 	bl	8003274 <HAL_I2C_Master_Transmit>
}
 80011fc:	bf00      	nop
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200001cc 	.word	0x200001cc

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <Error_Handler+0x8>

08001214 <SSD1306_Init>:
        }
    }
}

void SSD1306_Init()
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0

	SSD1306_WRITECOMMAND(0xAE);
 8001218:	22ae      	movs	r2, #174	@ 0xae
 800121a:	2100      	movs	r1, #0
 800121c:	2078      	movs	r0, #120	@ 0x78
 800121e:	f000 f96f 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001222:	2220      	movs	r2, #32
 8001224:	2100      	movs	r1, #0
 8001226:	2078      	movs	r0, #120	@ 0x78
 8001228:	f000 f96a 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 800122c:	2210      	movs	r2, #16
 800122e:	2100      	movs	r1, #0
 8001230:	2078      	movs	r0, #120	@ 0x78
 8001232:	f000 f965 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0);
 8001236:	22b0      	movs	r2, #176	@ 0xb0
 8001238:	2100      	movs	r1, #0
 800123a:	2078      	movs	r0, #120	@ 0x78
 800123c:	f000 f960 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8);
 8001240:	22c8      	movs	r2, #200	@ 0xc8
 8001242:	2100      	movs	r1, #0
 8001244:	2078      	movs	r0, #120	@ 0x78
 8001246:	f000 f95b 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 800124a:	2200      	movs	r2, #0
 800124c:	2100      	movs	r1, #0
 800124e:	2078      	movs	r0, #120	@ 0x78
 8001250:	f000 f956 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001254:	2210      	movs	r2, #16
 8001256:	2100      	movs	r1, #0
 8001258:	2078      	movs	r0, #120	@ 0x78
 800125a:	f000 f951 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 800125e:	2240      	movs	r2, #64	@ 0x40
 8001260:	2100      	movs	r1, #0
 8001262:	2078      	movs	r0, #120	@ 0x78
 8001264:	f000 f94c 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81);
 8001268:	2281      	movs	r2, #129	@ 0x81
 800126a:	2100      	movs	r1, #0
 800126c:	2078      	movs	r0, #120	@ 0x78
 800126e:	f000 f947 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001272:	22ff      	movs	r2, #255	@ 0xff
 8001274:	2100      	movs	r1, #0
 8001276:	2078      	movs	r0, #120	@ 0x78
 8001278:	f000 f942 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1);
 800127c:	22a1      	movs	r2, #161	@ 0xa1
 800127e:	2100      	movs	r1, #0
 8001280:	2078      	movs	r0, #120	@ 0x78
 8001282:	f000 f93d 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6);
 8001286:	22a6      	movs	r2, #166	@ 0xa6
 8001288:	2100      	movs	r1, #0
 800128a:	2078      	movs	r0, #120	@ 0x78
 800128c:	f000 f938 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8);
 8001290:	22a8      	movs	r2, #168	@ 0xa8
 8001292:	2100      	movs	r1, #0
 8001294:	2078      	movs	r0, #120	@ 0x78
 8001296:	f000 f933 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 800129a:	223f      	movs	r2, #63	@ 0x3f
 800129c:	2100      	movs	r1, #0
 800129e:	2078      	movs	r0, #120	@ 0x78
 80012a0:	f000 f92e 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4);
 80012a4:	22a4      	movs	r2, #164	@ 0xa4
 80012a6:	2100      	movs	r1, #0
 80012a8:	2078      	movs	r0, #120	@ 0x78
 80012aa:	f000 f929 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3);
 80012ae:	22d3      	movs	r2, #211	@ 0xd3
 80012b0:	2100      	movs	r1, #0
 80012b2:	2078      	movs	r0, #120	@ 0x78
 80012b4:	f000 f924 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2100      	movs	r1, #0
 80012bc:	2078      	movs	r0, #120	@ 0x78
 80012be:	f000 f91f 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5);
 80012c2:	22d5      	movs	r2, #213	@ 0xd5
 80012c4:	2100      	movs	r1, #0
 80012c6:	2078      	movs	r0, #120	@ 0x78
 80012c8:	f000 f91a 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0);
 80012cc:	22f0      	movs	r2, #240	@ 0xf0
 80012ce:	2100      	movs	r1, #0
 80012d0:	2078      	movs	r0, #120	@ 0x78
 80012d2:	f000 f915 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9);
 80012d6:	22d9      	movs	r2, #217	@ 0xd9
 80012d8:	2100      	movs	r1, #0
 80012da:	2078      	movs	r0, #120	@ 0x78
 80012dc:	f000 f910 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22);
 80012e0:	2222      	movs	r2, #34	@ 0x22
 80012e2:	2100      	movs	r1, #0
 80012e4:	2078      	movs	r0, #120	@ 0x78
 80012e6:	f000 f90b 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA);
 80012ea:	22da      	movs	r2, #218	@ 0xda
 80012ec:	2100      	movs	r1, #0
 80012ee:	2078      	movs	r0, #120	@ 0x78
 80012f0:	f000 f906 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80012f4:	2212      	movs	r2, #18
 80012f6:	2100      	movs	r1, #0
 80012f8:	2078      	movs	r0, #120	@ 0x78
 80012fa:	f000 f901 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB);
 80012fe:	22db      	movs	r2, #219	@ 0xdb
 8001300:	2100      	movs	r1, #0
 8001302:	2078      	movs	r0, #120	@ 0x78
 8001304:	f000 f8fc 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001308:	2220      	movs	r2, #32
 800130a:	2100      	movs	r1, #0
 800130c:	2078      	movs	r0, #120	@ 0x78
 800130e:	f000 f8f7 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D);
 8001312:	228d      	movs	r2, #141	@ 0x8d
 8001314:	2100      	movs	r1, #0
 8001316:	2078      	movs	r0, #120	@ 0x78
 8001318:	f000 f8f2 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14);
 800131c:	2214      	movs	r2, #20
 800131e:	2100      	movs	r1, #0
 8001320:	2078      	movs	r0, #120	@ 0x78
 8001322:	f000 f8ed 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF);
 8001326:	22af      	movs	r2, #175	@ 0xaf
 8001328:	2100      	movs	r1, #0
 800132a:	2078      	movs	r0, #120	@ 0x78
 800132c:	f000 f8e8 	bl	8001500 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001330:	222e      	movs	r2, #46	@ 0x2e
 8001332:	2100      	movs	r1, #0
 8001334:	2078      	movs	r0, #120	@ 0x78
 8001336:	f000 f8e3 	bl	8001500 <ssd1306_I2C_Write>

	SSD1306.CurrentX = 0;
 800133a:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <SSD1306_Init+0x150>)
 800133c:	2200      	movs	r2, #0
 800133e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <SSD1306_Init+0x150>)
 8001342:	2200      	movs	r2, #0
 8001344:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <SSD1306_Init+0x150>)
 8001348:	2201      	movs	r2, #1
 800134a:	715a      	strb	r2, [r3, #5]
	SSD1306.Page=0;
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <SSD1306_Init+0x150>)
 800134e:	2200      	movs	r2, #0
 8001350:	719a      	strb	r2, [r3, #6]
	SSD1306.DMA = Init;
 8001352:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <SSD1306_Init+0x150>)
 8001354:	2200      	movs	r2, #0
 8001356:	71da      	strb	r2, [r3, #7]
	SSD1306_Fill(BLACK);
 8001358:	2000      	movs	r0, #0
 800135a:	f000 f855 	bl	8001408 <SSD1306_Fill>

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200007b0 	.word	0x200007b0

08001368 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
	switch(SSD1306.DMA){
 800136c:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 800136e:	79db      	ldrb	r3, [r3, #7]
 8001370:	2b03      	cmp	r3, #3
 8001372:	d83a      	bhi.n	80013ea <SSD1306_UpdateScreen+0x82>
 8001374:	a201      	add	r2, pc, #4	@ (adr r2, 800137c <SSD1306_UpdateScreen+0x14>)
 8001376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137a:	bf00      	nop
 800137c:	0800138d 	.word	0x0800138d
 8001380:	080013eb 	.word	0x080013eb
 8001384:	08001395 	.word	0x08001395
 8001388:	080013a9 	.word	0x080013a9
		case Init:
			SSD1306.DMA=Ready;
 800138c:	4b1c      	ldr	r3, [pc, #112]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 800138e:	2203      	movs	r2, #3
 8001390:	71da      	strb	r2, [r3, #7]
			break;
 8001392:	e02b      	b.n	80013ec <SSD1306_UpdateScreen+0x84>
		case Waiting:
			//uso esto para esperar al callback del dma
			break;
		case Printing:
			SSD1306.DMA=Waiting;
 8001394:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 8001396:	2201      	movs	r2, #1
 8001398:	71da      	strb	r2, [r3, #7]
			SSD1306.Page++;
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 800139c:	799b      	ldrb	r3, [r3, #6]
 800139e:	3301      	adds	r3, #1
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	4b17      	ldr	r3, [pc, #92]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 80013a4:	719a      	strb	r2, [r3, #6]
			break;
 80013a6:	e021      	b.n	80013ec <SSD1306_UpdateScreen+0x84>
		case Ready:
			SSD1306_WRITECOMMAND(0xB0 + SSD1306.Page);
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 80013aa:	799b      	ldrb	r3, [r3, #6]
 80013ac:	3b50      	subs	r3, #80	@ 0x50
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	461a      	mov	r2, r3
 80013b2:	2100      	movs	r1, #0
 80013b4:	2078      	movs	r0, #120	@ 0x78
 80013b6:	f000 f8a3 	bl	8001500 <ssd1306_I2C_Write>
			SSD1306_WRITECOMMAND(0x00);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	2078      	movs	r0, #120	@ 0x78
 80013c0:	f000 f89e 	bl	8001500 <ssd1306_I2C_Write>
			SSD1306_WRITECOMMAND(0x10);
 80013c4:	2210      	movs	r2, #16
 80013c6:	2100      	movs	r1, #0
 80013c8:	2078      	movs	r0, #120	@ 0x78
 80013ca:	f000 f899 	bl	8001500 <ssd1306_I2C_Write>
			ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * SSD1306.Page], SSD1306_WIDTH);
 80013ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 80013d0:	799b      	ldrb	r3, [r3, #6]
 80013d2:	01db      	lsls	r3, r3, #7
 80013d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001404 <SSD1306_UpdateScreen+0x9c>)
 80013d6:	441a      	add	r2, r3
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	2140      	movs	r1, #64	@ 0x40
 80013dc:	2078      	movs	r0, #120	@ 0x78
 80013de:	f000 f82b 	bl	8001438 <ssd1306_I2C_WriteMulti>
			SSD1306.DMA=Printing;
 80013e2:	4b07      	ldr	r3, [pc, #28]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 80013e4:	2202      	movs	r2, #2
 80013e6:	71da      	strb	r2, [r3, #7]
			break;
 80013e8:	e000      	b.n	80013ec <SSD1306_UpdateScreen+0x84>
		default:
			break;
 80013ea:	bf00      	nop
		}
	if(SSD1306.Page>7){
 80013ec:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 80013ee:	799b      	ldrb	r3, [r3, #6]
 80013f0:	2b07      	cmp	r3, #7
 80013f2:	d902      	bls.n	80013fa <SSD1306_UpdateScreen+0x92>
		SSD1306.Page=0;
 80013f4:	4b02      	ldr	r3, [pc, #8]	@ (8001400 <SSD1306_UpdateScreen+0x98>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	719a      	strb	r2, [r3, #6]
	}
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200007b0 	.word	0x200007b0
 8001404:	200003a8 	.word	0x200003a8

08001408 <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
	memset(SSD1306_Buffer, (color == BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <SSD1306_Fill+0x14>
 8001418:	2300      	movs	r3, #0
 800141a:	e000      	b.n	800141e <SSD1306_Fill+0x16>
 800141c:	23ff      	movs	r3, #255	@ 0xff
 800141e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001422:	4619      	mov	r1, r3
 8001424:	4803      	ldr	r0, [pc, #12]	@ (8001434 <SSD1306_Fill+0x2c>)
 8001426:	f009 ffed 	bl	800b404 <memset>
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200003a8 	.word	0x200003a8

08001438 <ssd1306_I2C_WriteMulti>:
	SSD1306_WRITECOMMAND(0x8D);
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	b0c5      	sub	sp, #276	@ 0x114
 800143c:	af00      	add	r7, sp, #0
 800143e:	4604      	mov	r4, r0
 8001440:	4608      	mov	r0, r1
 8001442:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001446:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800144a:	600a      	str	r2, [r1, #0]
 800144c:	4619      	mov	r1, r3
 800144e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001452:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001456:	4622      	mov	r2, r4
 8001458:	701a      	strb	r2, [r3, #0]
 800145a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800145e:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001462:	4602      	mov	r2, r0
 8001464:	701a      	strb	r2, [r3, #0]
 8001466:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800146a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800146e:	460a      	mov	r2, r1
 8001470:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8001472:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001476:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800147a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800147e:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001482:	7812      	ldrb	r2, [r2, #0]
 8001484:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8001486:	2300      	movs	r3, #0
 8001488:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800148c:	e015      	b.n	80014ba <ssd1306_I2C_WriteMulti+0x82>
		dt[i+1] = data[i];
 800148e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001492:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001496:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800149a:	6812      	ldr	r2, [r2, #0]
 800149c:	441a      	add	r2, r3
 800149e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014a2:	3301      	adds	r3, #1
 80014a4:	7811      	ldrb	r1, [r2, #0]
 80014a6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80014aa:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80014ae:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 80014b0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014b4:	3301      	adds	r3, #1
 80014b6:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80014ba:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014be:	b29b      	uxth	r3, r3
 80014c0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80014c4:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80014c8:	8812      	ldrh	r2, [r2, #0]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d8df      	bhi.n	800148e <ssd1306_I2C_WriteMulti+0x56>

	I2C_Master_Transmit(address, dt, count+1);
 80014ce:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <ssd1306_I2C_WriteMulti+0xc4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80014d6:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 80014da:	7812      	ldrb	r2, [r2, #0]
 80014dc:	b290      	uxth	r0, r2
 80014de:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80014e2:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80014e6:	8812      	ldrh	r2, [r2, #0]
 80014e8:	3201      	adds	r2, #1
 80014ea:	b292      	uxth	r2, r2
 80014ec:	f107 010c 	add.w	r1, r7, #12
 80014f0:	4798      	blx	r3
}
 80014f2:	bf00      	nop
 80014f4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd90      	pop	{r4, r7, pc}
 80014fc:	200007a8 	.word	0x200007a8

08001500 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data){
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
 800150a:	460b      	mov	r3, r1
 800150c:	71bb      	strb	r3, [r7, #6]
 800150e:	4613      	mov	r3, r2
 8001510:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001512:	79bb      	ldrb	r3, [r7, #6]
 8001514:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001516:	797b      	ldrb	r3, [r7, #5]
 8001518:	737b      	strb	r3, [r7, #13]
	I2C_Master_Transmit_Blocking(address, dt, 2, 10);
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <ssd1306_I2C_Write+0x34>)
 800151c:	681c      	ldr	r4, [r3, #0]
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	b298      	uxth	r0, r3
 8001522:	f107 010c 	add.w	r1, r7, #12
 8001526:	230a      	movs	r3, #10
 8001528:	2202      	movs	r2, #2
 800152a:	47a0      	blx	r4
}
 800152c:	bf00      	nop
 800152e:	3714      	adds	r7, #20
 8001530:	46bd      	mov	sp, r7
 8001532:	bd90      	pop	{r4, r7, pc}
 8001534:	200007ac 	.word	0x200007ac

08001538 <Display_Set_I2C_Master_Transmit>:

void Display_Set_I2C_Master_Transmit(void (*Master_Transmit)(uint16_t DevAddress, uint8_t *pData, uint16_t Size),void (*Master_Transmit_Blocking)(uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
	I2C_Master_Transmit = Master_Transmit;
 8001542:	4a06      	ldr	r2, [pc, #24]	@ (800155c <Display_Set_I2C_Master_Transmit+0x24>)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6013      	str	r3, [r2, #0]
	I2C_Master_Transmit_Blocking = Master_Transmit_Blocking;
 8001548:	4a05      	ldr	r2, [pc, #20]	@ (8001560 <Display_Set_I2C_Master_Transmit+0x28>)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	6013      	str	r3, [r2, #0]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	200007a8 	.word	0x200007a8
 8001560:	200007ac 	.word	0x200007ac

08001564 <SSD1306_DMAREADY>:

void SSD1306_DMAREADY(){
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
	SSD1306.DMA=Ready;
 8001568:	4b03      	ldr	r3, [pc, #12]	@ (8001578 <SSD1306_DMAREADY+0x14>)
 800156a:	2203      	movs	r2, #3
 800156c:	71da      	strb	r2, [r3, #7]
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	200007b0 	.word	0x200007b0

0800157c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <HAL_MspInit+0x4c>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158a:	4a0f      	ldr	r2, [pc, #60]	@ (80015c8 <HAL_MspInit+0x4c>)
 800158c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001590:	6453      	str	r3, [r2, #68]	@ 0x44
 8001592:	4b0d      	ldr	r3, [pc, #52]	@ (80015c8 <HAL_MspInit+0x4c>)
 8001594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001596:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	603b      	str	r3, [r7, #0]
 80015a2:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <HAL_MspInit+0x4c>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	4a08      	ldr	r2, [pc, #32]	@ (80015c8 <HAL_MspInit+0x4c>)
 80015a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <HAL_MspInit+0x4c>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	40023800 	.word	0x40023800

080015cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08a      	sub	sp, #40	@ 0x28
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a28      	ldr	r2, [pc, #160]	@ (800168c <HAL_ADC_MspInit+0xc0>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d149      	bne.n	8001682 <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	4b27      	ldr	r3, [pc, #156]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f6:	4a26      	ldr	r2, [pc, #152]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 80015f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015fe:	4b24      	ldr	r3, [pc, #144]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	4b20      	ldr	r3, [pc, #128]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	4a1f      	ldr	r2, [pc, #124]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6313      	str	r3, [r2, #48]	@ 0x30
 800161a:	4b1d      	ldr	r3, [pc, #116]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	60bb      	str	r3, [r7, #8]
 800162a:	4b19      	ldr	r3, [pc, #100]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	4a18      	ldr	r2, [pc, #96]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 8001630:	f043 0302 	orr.w	r3, r3, #2
 8001634:	6313      	str	r3, [r2, #48]	@ 0x30
 8001636:	4b16      	ldr	r3, [pc, #88]	@ (8001690 <HAL_ADC_MspInit+0xc4>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001642:	23fe      	movs	r3, #254	@ 0xfe
 8001644:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001646:	2303      	movs	r3, #3
 8001648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4619      	mov	r1, r3
 8001654:	480f      	ldr	r0, [pc, #60]	@ (8001694 <HAL_ADC_MspInit+0xc8>)
 8001656:	f001 fb11 	bl	8002c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800165a:	2301      	movs	r3, #1
 800165c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165e:	2303      	movs	r3, #3
 8001660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	480a      	ldr	r0, [pc, #40]	@ (8001698 <HAL_ADC_MspInit+0xcc>)
 800166e:	f001 fb05 	bl	8002c7c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	2012      	movs	r0, #18
 8001678:	f000 ff2b 	bl	80024d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800167c:	2012      	movs	r0, #18
 800167e:	f000 ff44 	bl	800250a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001682:	bf00      	nop
 8001684:	3728      	adds	r7, #40	@ 0x28
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40012000 	.word	0x40012000
 8001690:	40023800 	.word	0x40023800
 8001694:	40020000 	.word	0x40020000
 8001698:	40020400 	.word	0x40020400

0800169c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08a      	sub	sp, #40	@ 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a47      	ldr	r2, [pc, #284]	@ (80017d8 <HAL_I2C_MspInit+0x13c>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	f040 8087 	bne.w	80017ce <HAL_I2C_MspInit+0x132>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c0:	2300      	movs	r3, #0
 80016c2:	613b      	str	r3, [r7, #16]
 80016c4:	4b45      	ldr	r3, [pc, #276]	@ (80017dc <HAL_I2C_MspInit+0x140>)
 80016c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c8:	4a44      	ldr	r2, [pc, #272]	@ (80017dc <HAL_I2C_MspInit+0x140>)
 80016ca:	f043 0302 	orr.w	r3, r3, #2
 80016ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d0:	4b42      	ldr	r3, [pc, #264]	@ (80017dc <HAL_I2C_MspInit+0x140>)
 80016d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016dc:	23c0      	movs	r3, #192	@ 0xc0
 80016de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e0:	2312      	movs	r3, #18
 80016e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016ec:	2304      	movs	r3, #4
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	4619      	mov	r1, r3
 80016f6:	483a      	ldr	r0, [pc, #232]	@ (80017e0 <HAL_I2C_MspInit+0x144>)
 80016f8:	f001 fac0 	bl	8002c7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	4b36      	ldr	r3, [pc, #216]	@ (80017dc <HAL_I2C_MspInit+0x140>)
 8001702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001704:	4a35      	ldr	r2, [pc, #212]	@ (80017dc <HAL_I2C_MspInit+0x140>)
 8001706:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800170a:	6413      	str	r3, [r2, #64]	@ 0x40
 800170c:	4b33      	ldr	r3, [pc, #204]	@ (80017dc <HAL_I2C_MspInit+0x140>)
 800170e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001710:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8001718:	4b32      	ldr	r3, [pc, #200]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 800171a:	4a33      	ldr	r2, [pc, #204]	@ (80017e8 <HAL_I2C_MspInit+0x14c>)
 800171c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800171e:	4b31      	ldr	r3, [pc, #196]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 8001720:	2200      	movs	r2, #0
 8001722:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001724:	4b2f      	ldr	r3, [pc, #188]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 8001726:	2240      	movs	r2, #64	@ 0x40
 8001728:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800172a:	4b2e      	ldr	r3, [pc, #184]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 800172c:	2200      	movs	r2, #0
 800172e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001730:	4b2c      	ldr	r3, [pc, #176]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 8001732:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001736:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001738:	4b2a      	ldr	r3, [pc, #168]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 800173a:	2200      	movs	r2, #0
 800173c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800173e:	4b29      	ldr	r3, [pc, #164]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001744:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800174a:	4b26      	ldr	r3, [pc, #152]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 800174c:	2200      	movs	r2, #0
 800174e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001750:	4b24      	ldr	r3, [pc, #144]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 8001752:	2200      	movs	r2, #0
 8001754:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001756:	4823      	ldr	r0, [pc, #140]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 8001758:	f000 fef2 	bl	8002540 <HAL_DMA_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8001762:	f7ff fd51 	bl	8001208 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a1e      	ldr	r2, [pc, #120]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 800176a:	635a      	str	r2, [r3, #52]	@ 0x34
 800176c:	4a1d      	ldr	r2, [pc, #116]	@ (80017e4 <HAL_I2C_MspInit+0x148>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001772:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 8001774:	4a1e      	ldr	r2, [pc, #120]	@ (80017f0 <HAL_I2C_MspInit+0x154>)
 8001776:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001778:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 800177a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800177e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001780:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001786:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 8001788:	2200      	movs	r2, #0
 800178a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800178c:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 800178e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001792:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001794:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 8001796:	2200      	movs	r2, #0
 8001798:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80017a0:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ac:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80017b2:	480e      	ldr	r0, [pc, #56]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 80017b4:	f000 fec4 	bl	8002540 <HAL_DMA_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 80017be:	f7ff fd23 	bl	8001208 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a09      	ldr	r2, [pc, #36]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 80017c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80017c8:	4a08      	ldr	r2, [pc, #32]	@ (80017ec <HAL_I2C_MspInit+0x150>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017ce:	bf00      	nop
 80017d0:	3728      	adds	r7, #40	@ 0x28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40005400 	.word	0x40005400
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020400 	.word	0x40020400
 80017e4:	20000220 	.word	0x20000220
 80017e8:	40026028 	.word	0x40026028
 80017ec:	20000280 	.word	0x20000280
 80017f0:	40026010 	.word	0x40026010

080017f4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1c      	ldr	r2, [pc, #112]	@ (8001874 <HAL_TIM_Base_MspInit+0x80>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d116      	bne.n	8001834 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b1b      	ldr	r3, [pc, #108]	@ (8001878 <HAL_TIM_Base_MspInit+0x84>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180e:	4a1a      	ldr	r2, [pc, #104]	@ (8001878 <HAL_TIM_Base_MspInit+0x84>)
 8001810:	f043 0302 	orr.w	r3, r3, #2
 8001814:	6413      	str	r3, [r2, #64]	@ 0x40
 8001816:	4b18      	ldr	r3, [pc, #96]	@ (8001878 <HAL_TIM_Base_MspInit+0x84>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	201d      	movs	r0, #29
 8001828:	f000 fe53 	bl	80024d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800182c:	201d      	movs	r0, #29
 800182e:	f000 fe6c 	bl	800250a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001832:	e01a      	b.n	800186a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a10      	ldr	r2, [pc, #64]	@ (800187c <HAL_TIM_Base_MspInit+0x88>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d115      	bne.n	800186a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	4b0d      	ldr	r3, [pc, #52]	@ (8001878 <HAL_TIM_Base_MspInit+0x84>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001846:	4a0c      	ldr	r2, [pc, #48]	@ (8001878 <HAL_TIM_Base_MspInit+0x84>)
 8001848:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800184c:	6453      	str	r3, [r2, #68]	@ 0x44
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <HAL_TIM_Base_MspInit+0x84>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001852:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2100      	movs	r1, #0
 800185e:	201a      	movs	r0, #26
 8001860:	f000 fe37 	bl	80024d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001864:	201a      	movs	r0, #26
 8001866:	f000 fe50 	bl	800250a <HAL_NVIC_EnableIRQ>
}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40000400 	.word	0x40000400
 8001878:	40023800 	.word	0x40023800
 800187c:	40014800 	.word	0x40014800

08001880 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 030c 	add.w	r3, r7, #12
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <HAL_TIM_MspPostInit+0x68>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d11d      	bne.n	80018de <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <HAL_TIM_MspPostInit+0x6c>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	4a10      	ldr	r2, [pc, #64]	@ (80018ec <HAL_TIM_MspPostInit+0x6c>)
 80018ac:	f043 0302 	orr.w	r3, r3, #2
 80018b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b2:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <HAL_TIM_MspPostInit+0x6c>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Eng2PWM_Pin|Eng1PWM_Pin;
 80018be:	2330      	movs	r3, #48	@ 0x30
 80018c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c2:	2302      	movs	r3, #2
 80018c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018ce:	2302      	movs	r3, #2
 80018d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d2:	f107 030c 	add.w	r3, r7, #12
 80018d6:	4619      	mov	r1, r3
 80018d8:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <HAL_TIM_MspPostInit+0x70>)
 80018da:	f001 f9cf 	bl	8002c7c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018de:	bf00      	nop
 80018e0:	3720      	adds	r7, #32
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40000400 	.word	0x40000400
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40020400 	.word	0x40020400

080018f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <NMI_Handler+0x4>

080018fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <HardFault_Handler+0x4>

08001904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <MemManage_Handler+0x4>

0800190c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <BusFault_Handler+0x4>

08001914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <UsageFault_Handler+0x4>

0800191c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001920:	bf00      	nop
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr

08001946 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800194a:	f000 f903 	bl	8001b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001958:	4802      	ldr	r0, [pc, #8]	@ (8001964 <DMA1_Stream0_IRQHandler+0x10>)
 800195a:	f000 ff19 	bl	8002790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000280 	.word	0x20000280

08001968 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800196c:	4802      	ldr	r0, [pc, #8]	@ (8001978 <DMA1_Stream1_IRQHandler+0x10>)
 800196e:	f000 ff0f 	bl	8002790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000220 	.word	0x20000220

0800197c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001980:	4802      	ldr	r0, [pc, #8]	@ (800198c <ADC_IRQHandler+0x10>)
 8001982:	f000 f96e 	bl	8001c62 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000184 	.word	0x20000184

08001990 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001994:	4802      	ldr	r0, [pc, #8]	@ (80019a0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001996:	f004 fdab 	bl	80064f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000328 	.word	0x20000328

080019a4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019a8:	4802      	ldr	r0, [pc, #8]	@ (80019b4 <TIM3_IRQHandler+0x10>)
 80019aa:	f004 fda1 	bl	80064f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	200002e0 	.word	0x200002e0

080019b8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80019bc:	4802      	ldr	r0, [pc, #8]	@ (80019c8 <OTG_FS_IRQHandler+0x10>)
 80019be:	f002 fe88 	bl	80046d2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	200010a4 	.word	0x200010a4

080019cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d4:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <_sbrk+0x5c>)
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <_sbrk+0x60>)
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e0:	4b13      	ldr	r3, [pc, #76]	@ (8001a30 <_sbrk+0x64>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d102      	bne.n	80019ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019e8:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <_sbrk+0x64>)
 80019ea:	4a12      	ldr	r2, [pc, #72]	@ (8001a34 <_sbrk+0x68>)
 80019ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ee:	4b10      	ldr	r3, [pc, #64]	@ (8001a30 <_sbrk+0x64>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d207      	bcs.n	8001a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019fc:	f009 fd1a 	bl	800b434 <__errno>
 8001a00:	4603      	mov	r3, r0
 8001a02:	220c      	movs	r2, #12
 8001a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	e009      	b.n	8001a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a0c:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <_sbrk+0x64>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a12:	4b07      	ldr	r3, [pc, #28]	@ (8001a30 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	4a05      	ldr	r2, [pc, #20]	@ (8001a30 <_sbrk+0x64>)
 8001a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20020000 	.word	0x20020000
 8001a2c:	00000400 	.word	0x00000400
 8001a30:	200007b8 	.word	0x200007b8
 8001a34:	200018f0 	.word	0x200018f0

08001a38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <SystemInit+0x20>)
 8001a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a42:	4a05      	ldr	r2, [pc, #20]	@ (8001a58 <SystemInit+0x20>)
 8001a44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a94 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a60:	f7ff ffea 	bl	8001a38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a64:	480c      	ldr	r0, [pc, #48]	@ (8001a98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a66:	490d      	ldr	r1, [pc, #52]	@ (8001a9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a68:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a6c:	e002      	b.n	8001a74 <LoopCopyDataInit>

08001a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a72:	3304      	adds	r3, #4

08001a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a78:	d3f9      	bcc.n	8001a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a80:	e001      	b.n	8001a86 <LoopFillZerobss>

08001a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a84:	3204      	adds	r2, #4

08001a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a88:	d3fb      	bcc.n	8001a82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a8a:	f009 fcd9 	bl	800b440 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a8e:	f7ff f89b 	bl	8000bc8 <main>
  bx  lr    
 8001a92:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a9c:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001aa0:	0800bc78 	.word	0x0800bc78
  ldr r2, =_sbss
 8001aa4:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001aa8:	200018f0 	.word	0x200018f0

08001aac <DMA1_Stream2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001aac:	e7fe      	b.n	8001aac <DMA1_Stream2_IRQHandler>
	...

08001ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <HAL_Init+0x40>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8001af0 <HAL_Init+0x40>)
 8001aba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001abe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <HAL_Init+0x40>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8001af0 <HAL_Init+0x40>)
 8001ac6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001acc:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <HAL_Init+0x40>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a07      	ldr	r2, [pc, #28]	@ (8001af0 <HAL_Init+0x40>)
 8001ad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ad6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad8:	2003      	movs	r0, #3
 8001ada:	f000 fcef 	bl	80024bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ade:	200f      	movs	r0, #15
 8001ae0:	f000 f808 	bl	8001af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ae4:	f7ff fd4a 	bl	800157c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023c00 	.word	0x40023c00

08001af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <HAL_InitTick+0x54>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <HAL_InitTick+0x58>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 fd07 	bl	8002526 <HAL_SYSTICK_Config>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e00e      	b.n	8001b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d80a      	bhi.n	8001b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b30:	f000 fccf 	bl	80024d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b34:	4a06      	ldr	r2, [pc, #24]	@ (8001b50 <HAL_InitTick+0x5c>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000004 	.word	0x20000004
 8001b4c:	2000000c 	.word	0x2000000c
 8001b50:	20000008 	.word	0x20000008

08001b54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b58:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_IncTick+0x20>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <HAL_IncTick+0x24>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a04      	ldr	r2, [pc, #16]	@ (8001b78 <HAL_IncTick+0x24>)
 8001b66:	6013      	str	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	2000000c 	.word	0x2000000c
 8001b78:	200007bc 	.word	0x200007bc

08001b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b80:	4b03      	ldr	r3, [pc, #12]	@ (8001b90 <HAL_GetTick+0x14>)
 8001b82:	681b      	ldr	r3, [r3, #0]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	200007bc 	.word	0x200007bc

08001b94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b9c:	f7ff ffee 	bl	8001b7c <HAL_GetTick>
 8001ba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bac:	d005      	beq.n	8001bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bae:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <HAL_Delay+0x44>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bba:	bf00      	nop
 8001bbc:	f7ff ffde 	bl	8001b7c <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d8f7      	bhi.n	8001bbc <HAL_Delay+0x28>
  {
  }
}
 8001bcc:	bf00      	nop
 8001bce:	bf00      	nop
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	2000000c 	.word	0x2000000c

08001bdc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e033      	b.n	8001c5a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d109      	bne.n	8001c0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7ff fce6 	bl	80015cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	f003 0310 	and.w	r3, r3, #16
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d118      	bne.n	8001c4c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c22:	f023 0302 	bic.w	r3, r3, #2
 8001c26:	f043 0202 	orr.w	r2, r3, #2
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 fa6e 	bl	8002110 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3e:	f023 0303 	bic.w	r3, r3, #3
 8001c42:	f043 0201 	orr.w	r2, r3, #1
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c4a:	e001      	b.n	8001c50 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b086      	sub	sp, #24
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	617b      	str	r3, [r7, #20]
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	f003 0320 	and.w	r3, r3, #32
 8001c90:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d049      	beq.n	8001d2c <HAL_ADC_IRQHandler+0xca>
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d046      	beq.n	8001d2c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca2:	f003 0310 	and.w	r3, r3, #16
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d105      	bne.n	8001cb6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cae:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d12b      	bne.n	8001d1c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d127      	bne.n	8001d1c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d006      	beq.n	8001ce8 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d119      	bne.n	8001d1c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 0220 	bic.w	r2, r2, #32
 8001cf6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d105      	bne.n	8001d1c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d14:	f043 0201 	orr.w	r2, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7fe fec9 	bl	8000ab4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f06f 0212 	mvn.w	r2, #18
 8001d2a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f003 0304 	and.w	r3, r3, #4
 8001d32:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d3a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d057      	beq.n	8001df2 <HAL_ADC_IRQHandler+0x190>
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d054      	beq.n	8001df2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4c:	f003 0310 	and.w	r3, r3, #16
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d105      	bne.n	8001d60 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d58:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d139      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d74:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d006      	beq.n	8001d8a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d12b      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d124      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d11d      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d119      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001dbc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d105      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f043 0201 	orr.w	r2, r3, #1
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 fa90 	bl	8002308 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 020c 	mvn.w	r2, #12
 8001df0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f003 0301 	and.w	r3, r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e00:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d017      	beq.n	8001e38 <HAL_ADC_IRQHandler+0x1d6>
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d014      	beq.n	8001e38 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d10d      	bne.n	8001e38 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f000 f82a 	bl	8001e82 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f06f 0201 	mvn.w	r2, #1
 8001e36:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f003 0320 	and.w	r3, r3, #32
 8001e3e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e46:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d015      	beq.n	8001e7a <HAL_ADC_IRQHandler+0x218>
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d012      	beq.n	8001e7a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e58:	f043 0202 	orr.w	r2, r3, #2
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f06f 0220 	mvn.w	r2, #32
 8001e68:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 f813 	bl	8001e96 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f06f 0220 	mvn.w	r2, #32
 8001e78:	601a      	str	r2, [r3, #0]
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d101      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x1c>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e113      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x244>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b09      	cmp	r3, #9
 8001ed6:	d925      	bls.n	8001f24 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68d9      	ldr	r1, [r3, #12]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	3b1e      	subs	r3, #30
 8001eee:	2207      	movs	r2, #7
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43da      	mvns	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	400a      	ands	r2, r1
 8001efc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68d9      	ldr	r1, [r3, #12]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	4618      	mov	r0, r3
 8001f10:	4603      	mov	r3, r0
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	4403      	add	r3, r0
 8001f16:	3b1e      	subs	r3, #30
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	e022      	b.n	8001f6a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6919      	ldr	r1, [r3, #16]
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	461a      	mov	r2, r3
 8001f32:	4613      	mov	r3, r2
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	4413      	add	r3, r2
 8001f38:	2207      	movs	r2, #7
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43da      	mvns	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	400a      	ands	r2, r1
 8001f46:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6919      	ldr	r1, [r3, #16]
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	4618      	mov	r0, r3
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4403      	add	r3, r0
 8001f60:	409a      	lsls	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b06      	cmp	r3, #6
 8001f70:	d824      	bhi.n	8001fbc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	3b05      	subs	r3, #5
 8001f84:	221f      	movs	r2, #31
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	400a      	ands	r2, r1
 8001f92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	3b05      	subs	r3, #5
 8001fae:	fa00 f203 	lsl.w	r2, r0, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fba:	e04c      	b.n	8002056 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b0c      	cmp	r3, #12
 8001fc2:	d824      	bhi.n	800200e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3b23      	subs	r3, #35	@ 0x23
 8001fd6:	221f      	movs	r2, #31
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43da      	mvns	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	400a      	ands	r2, r1
 8001fe4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3b23      	subs	r3, #35	@ 0x23
 8002000:	fa00 f203 	lsl.w	r2, r0, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	631a      	str	r2, [r3, #48]	@ 0x30
 800200c:	e023      	b.n	8002056 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	3b41      	subs	r3, #65	@ 0x41
 8002020:	221f      	movs	r2, #31
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43da      	mvns	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	400a      	ands	r2, r1
 800202e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	b29b      	uxth	r3, r3
 800203c:	4618      	mov	r0, r3
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	3b41      	subs	r3, #65	@ 0x41
 800204a:	fa00 f203 	lsl.w	r2, r0, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002056:	4b29      	ldr	r3, [pc, #164]	@ (80020fc <HAL_ADC_ConfigChannel+0x250>)
 8002058:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a28      	ldr	r2, [pc, #160]	@ (8002100 <HAL_ADC_ConfigChannel+0x254>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d10f      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1d8>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b12      	cmp	r3, #18
 800206a:	d10b      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a1d      	ldr	r2, [pc, #116]	@ (8002100 <HAL_ADC_ConfigChannel+0x254>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d12b      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x23a>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a1c      	ldr	r2, [pc, #112]	@ (8002104 <HAL_ADC_ConfigChannel+0x258>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d003      	beq.n	80020a0 <HAL_ADC_ConfigChannel+0x1f4>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b11      	cmp	r3, #17
 800209e:	d122      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a11      	ldr	r2, [pc, #68]	@ (8002104 <HAL_ADC_ConfigChannel+0x258>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d111      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020c2:	4b11      	ldr	r3, [pc, #68]	@ (8002108 <HAL_ADC_ConfigChannel+0x25c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a11      	ldr	r2, [pc, #68]	@ (800210c <HAL_ADC_ConfigChannel+0x260>)
 80020c8:	fba2 2303 	umull	r2, r3, r2, r3
 80020cc:	0c9a      	lsrs	r2, r3, #18
 80020ce:	4613      	mov	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	4413      	add	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020d8:	e002      	b.n	80020e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	3b01      	subs	r3, #1
 80020de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f9      	bne.n	80020da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	40012300 	.word	0x40012300
 8002100:	40012000 	.word	0x40012000
 8002104:	10000012 	.word	0x10000012
 8002108:	20000004 	.word	0x20000004
 800210c:	431bde83 	.word	0x431bde83

08002110 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002118:	4b79      	ldr	r3, [pc, #484]	@ (8002300 <ADC_Init+0x1f0>)
 800211a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	431a      	orrs	r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002144:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6859      	ldr	r1, [r3, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	021a      	lsls	r2, r3, #8
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002168:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6859      	ldr	r1, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800218a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6899      	ldr	r1, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	430a      	orrs	r2, r1
 800219c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a2:	4a58      	ldr	r2, [pc, #352]	@ (8002304 <ADC_Init+0x1f4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d022      	beq.n	80021ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6899      	ldr	r1, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	430a      	orrs	r2, r1
 80021c8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6899      	ldr	r1, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	e00f      	b.n	800220e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800220c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 0202 	bic.w	r2, r2, #2
 800221c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6899      	ldr	r1, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	7e1b      	ldrb	r3, [r3, #24]
 8002228:	005a      	lsls	r2, r3, #1
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d01b      	beq.n	8002274 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800224a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	685a      	ldr	r2, [r3, #4]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800225a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6859      	ldr	r1, [r3, #4]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002266:	3b01      	subs	r3, #1
 8002268:	035a      	lsls	r2, r3, #13
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	605a      	str	r2, [r3, #4]
 8002272:	e007      	b.n	8002284 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002282:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002292:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	3b01      	subs	r3, #1
 80022a0:	051a      	lsls	r2, r3, #20
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6899      	ldr	r1, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022c6:	025a      	lsls	r2, r3, #9
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6899      	ldr	r1, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	029a      	lsls	r2, r3, #10
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	609a      	str	r2, [r3, #8]
}
 80022f4:	bf00      	nop
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	40012300 	.word	0x40012300
 8002304:	0f000001 	.word	0x0f000001

08002308 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800232c:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <__NVIC_SetPriorityGrouping+0x44>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002332:	68ba      	ldr	r2, [r7, #8]
 8002334:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002338:	4013      	ands	r3, r2
 800233a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002344:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800234c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800234e:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <__NVIC_SetPriorityGrouping+0x44>)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	60d3      	str	r3, [r2, #12]
}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	e000ed00 	.word	0xe000ed00

08002364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002368:	4b04      	ldr	r3, [pc, #16]	@ (800237c <__NVIC_GetPriorityGrouping+0x18>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	0a1b      	lsrs	r3, r3, #8
 800236e:	f003 0307 	and.w	r3, r3, #7
}
 8002372:	4618      	mov	r0, r3
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	2b00      	cmp	r3, #0
 8002390:	db0b      	blt.n	80023aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	f003 021f 	and.w	r2, r3, #31
 8002398:	4907      	ldr	r1, [pc, #28]	@ (80023b8 <__NVIC_EnableIRQ+0x38>)
 800239a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239e:	095b      	lsrs	r3, r3, #5
 80023a0:	2001      	movs	r0, #1
 80023a2:	fa00 f202 	lsl.w	r2, r0, r2
 80023a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	e000e100 	.word	0xe000e100

080023bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	6039      	str	r1, [r7, #0]
 80023c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	db0a      	blt.n	80023e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	490c      	ldr	r1, [pc, #48]	@ (8002408 <__NVIC_SetPriority+0x4c>)
 80023d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023da:	0112      	lsls	r2, r2, #4
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	440b      	add	r3, r1
 80023e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e4:	e00a      	b.n	80023fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	4908      	ldr	r1, [pc, #32]	@ (800240c <__NVIC_SetPriority+0x50>)
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	3b04      	subs	r3, #4
 80023f4:	0112      	lsls	r2, r2, #4
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	440b      	add	r3, r1
 80023fa:	761a      	strb	r2, [r3, #24]
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	e000e100 	.word	0xe000e100
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002410:	b480      	push	{r7}
 8002412:	b089      	sub	sp, #36	@ 0x24
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	f1c3 0307 	rsb	r3, r3, #7
 800242a:	2b04      	cmp	r3, #4
 800242c:	bf28      	it	cs
 800242e:	2304      	movcs	r3, #4
 8002430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	3304      	adds	r3, #4
 8002436:	2b06      	cmp	r3, #6
 8002438:	d902      	bls.n	8002440 <NVIC_EncodePriority+0x30>
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	3b03      	subs	r3, #3
 800243e:	e000      	b.n	8002442 <NVIC_EncodePriority+0x32>
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002444:	f04f 32ff 	mov.w	r2, #4294967295
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	43da      	mvns	r2, r3
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	401a      	ands	r2, r3
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002458:	f04f 31ff 	mov.w	r1, #4294967295
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	fa01 f303 	lsl.w	r3, r1, r3
 8002462:	43d9      	mvns	r1, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002468:	4313      	orrs	r3, r2
         );
}
 800246a:	4618      	mov	r0, r3
 800246c:	3724      	adds	r7, #36	@ 0x24
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
	...

08002478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3b01      	subs	r3, #1
 8002484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002488:	d301      	bcc.n	800248e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800248a:	2301      	movs	r3, #1
 800248c:	e00f      	b.n	80024ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800248e:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <SysTick_Config+0x40>)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3b01      	subs	r3, #1
 8002494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002496:	210f      	movs	r1, #15
 8002498:	f04f 30ff 	mov.w	r0, #4294967295
 800249c:	f7ff ff8e 	bl	80023bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024a0:	4b05      	ldr	r3, [pc, #20]	@ (80024b8 <SysTick_Config+0x40>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a6:	4b04      	ldr	r3, [pc, #16]	@ (80024b8 <SysTick_Config+0x40>)
 80024a8:	2207      	movs	r2, #7
 80024aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	e000e010 	.word	0xe000e010

080024bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff ff29 	bl	800231c <__NVIC_SetPriorityGrouping>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b086      	sub	sp, #24
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4603      	mov	r3, r0
 80024da:	60b9      	str	r1, [r7, #8]
 80024dc:	607a      	str	r2, [r7, #4]
 80024de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024e4:	f7ff ff3e 	bl	8002364 <__NVIC_GetPriorityGrouping>
 80024e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	6978      	ldr	r0, [r7, #20]
 80024f0:	f7ff ff8e 	bl	8002410 <NVIC_EncodePriority>
 80024f4:	4602      	mov	r2, r0
 80024f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024fa:	4611      	mov	r1, r2
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff5d 	bl	80023bc <__NVIC_SetPriority>
}
 8002502:	bf00      	nop
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	4603      	mov	r3, r0
 8002512:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ff31 	bl	8002380 <__NVIC_EnableIRQ>
}
 800251e:	bf00      	nop
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7ff ffa2 	bl	8002478 <SysTick_Config>
 8002534:	4603      	mov	r3, r0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
	...

08002540 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800254c:	f7ff fb16 	bl	8001b7c <HAL_GetTick>
 8002550:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d101      	bne.n	800255c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e099      	b.n	8002690 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2202      	movs	r2, #2
 8002560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f022 0201 	bic.w	r2, r2, #1
 800257a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800257c:	e00f      	b.n	800259e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800257e:	f7ff fafd 	bl	8001b7c <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b05      	cmp	r3, #5
 800258a:	d908      	bls.n	800259e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2220      	movs	r2, #32
 8002590:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2203      	movs	r2, #3
 8002596:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e078      	b.n	8002690 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1e8      	bne.n	800257e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	4b38      	ldr	r3, [pc, #224]	@ (8002698 <HAL_DMA_Init+0x158>)
 80025b8:	4013      	ands	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	2b04      	cmp	r3, #4
 80025f6:	d107      	bne.n	8002608 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002600:	4313      	orrs	r3, r2
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	4313      	orrs	r3, r2
 8002606:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	f023 0307 	bic.w	r3, r3, #7
 800261e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	4313      	orrs	r3, r2
 8002628:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	2b04      	cmp	r3, #4
 8002630:	d117      	bne.n	8002662 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	4313      	orrs	r3, r2
 800263a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00e      	beq.n	8002662 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 fa9d 	bl	8002b84 <DMA_CheckFifoParam>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d008      	beq.n	8002662 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2240      	movs	r2, #64	@ 0x40
 8002654:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800265e:	2301      	movs	r3, #1
 8002660:	e016      	b.n	8002690 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	697a      	ldr	r2, [r7, #20]
 8002668:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 fa54 	bl	8002b18 <DMA_CalcBaseAndBitshift>
 8002670:	4603      	mov	r3, r0
 8002672:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002678:	223f      	movs	r2, #63	@ 0x3f
 800267a:	409a      	lsls	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	f010803f 	.word	0xf010803f

0800269c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_DMA_Start_IT+0x26>
 80026be:	2302      	movs	r3, #2
 80026c0:	e040      	b.n	8002744 <HAL_DMA_Start_IT+0xa8>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d12f      	bne.n	8002736 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2202      	movs	r2, #2
 80026da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	68b9      	ldr	r1, [r7, #8]
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f000 f9e6 	bl	8002abc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f4:	223f      	movs	r2, #63	@ 0x3f
 80026f6:	409a      	lsls	r2, r3
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0216 	orr.w	r2, r2, #22
 800270a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	2b00      	cmp	r3, #0
 8002712:	d007      	beq.n	8002724 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0208 	orr.w	r2, r2, #8
 8002722:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 0201 	orr.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	e005      	b.n	8002742 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800273e:	2302      	movs	r3, #2
 8002740:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002742:	7dfb      	ldrb	r3, [r7, #23]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d004      	beq.n	800276a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2280      	movs	r2, #128	@ 0x80
 8002764:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e00c      	b.n	8002784 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2205      	movs	r2, #5
 800276e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 0201 	bic.w	r2, r2, #1
 8002780:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002782:	2300      	movs	r3, #0
}
 8002784:	4618      	mov	r0, r3
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800279c:	4b8e      	ldr	r3, [pc, #568]	@ (80029d8 <HAL_DMA_IRQHandler+0x248>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a8e      	ldr	r2, [pc, #568]	@ (80029dc <HAL_DMA_IRQHandler+0x24c>)
 80027a2:	fba2 2303 	umull	r2, r3, r2, r3
 80027a6:	0a9b      	lsrs	r3, r3, #10
 80027a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ba:	2208      	movs	r2, #8
 80027bc:	409a      	lsls	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4013      	ands	r3, r2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d01a      	beq.n	80027fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d013      	beq.n	80027fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 0204 	bic.w	r2, r2, #4
 80027e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e8:	2208      	movs	r2, #8
 80027ea:	409a      	lsls	r2, r3
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027f4:	f043 0201 	orr.w	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002800:	2201      	movs	r2, #1
 8002802:	409a      	lsls	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d012      	beq.n	8002832 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00b      	beq.n	8002832 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800281e:	2201      	movs	r2, #1
 8002820:	409a      	lsls	r2, r3
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282a:	f043 0202 	orr.w	r2, r3, #2
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002836:	2204      	movs	r2, #4
 8002838:	409a      	lsls	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	4013      	ands	r3, r2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d012      	beq.n	8002868 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00b      	beq.n	8002868 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002854:	2204      	movs	r2, #4
 8002856:	409a      	lsls	r2, r3
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002860:	f043 0204 	orr.w	r2, r3, #4
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286c:	2210      	movs	r2, #16
 800286e:	409a      	lsls	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	4013      	ands	r3, r2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d043      	beq.n	8002900 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d03c      	beq.n	8002900 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288a:	2210      	movs	r2, #16
 800288c:	409a      	lsls	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d018      	beq.n	80028d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d108      	bne.n	80028c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d024      	beq.n	8002900 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	4798      	blx	r3
 80028be:	e01f      	b.n	8002900 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d01b      	beq.n	8002900 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	4798      	blx	r3
 80028d0:	e016      	b.n	8002900 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d107      	bne.n	80028f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 0208 	bic.w	r2, r2, #8
 80028ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d003      	beq.n	8002900 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002904:	2220      	movs	r2, #32
 8002906:	409a      	lsls	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 808f 	beq.w	8002a30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0310 	and.w	r3, r3, #16
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 8087 	beq.w	8002a30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002926:	2220      	movs	r2, #32
 8002928:	409a      	lsls	r2, r3
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b05      	cmp	r3, #5
 8002938:	d136      	bne.n	80029a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0216 	bic.w	r2, r2, #22
 8002948:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695a      	ldr	r2, [r3, #20]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002958:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	d103      	bne.n	800296a <HAL_DMA_IRQHandler+0x1da>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002966:	2b00      	cmp	r3, #0
 8002968:	d007      	beq.n	800297a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0208 	bic.w	r2, r2, #8
 8002978:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297e:	223f      	movs	r2, #63	@ 0x3f
 8002980:	409a      	lsls	r2, r3
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800299a:	2b00      	cmp	r3, #0
 800299c:	d07e      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	4798      	blx	r3
        }
        return;
 80029a6:	e079      	b.n	8002a9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d01d      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10d      	bne.n	80029e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d031      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	4798      	blx	r3
 80029d4:	e02c      	b.n	8002a30 <HAL_DMA_IRQHandler+0x2a0>
 80029d6:	bf00      	nop
 80029d8:	20000004 	.word	0x20000004
 80029dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d023      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	4798      	blx	r3
 80029f0:	e01e      	b.n	8002a30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d10f      	bne.n	8002a20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 0210 	bic.w	r2, r2, #16
 8002a0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d032      	beq.n	8002a9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d022      	beq.n	8002a8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2205      	movs	r2, #5
 8002a48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0201 	bic.w	r2, r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d307      	bcc.n	8002a78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f2      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x2cc>
 8002a76:	e000      	b.n	8002a7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d005      	beq.n	8002a9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	4798      	blx	r3
 8002a9a:	e000      	b.n	8002a9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a9c:	bf00      	nop
    }
  }
}
 8002a9e:	3718      	adds	r7, #24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 8002ac8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ad8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	683a      	ldr	r2, [r7, #0]
 8002ae0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	2b40      	cmp	r3, #64	@ 0x40
 8002ae8:	d108      	bne.n	8002afc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002afa:	e007      	b.n	8002b0c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	60da      	str	r2, [r3, #12]
}
 8002b0c:	bf00      	nop
 8002b0e:	3714      	adds	r7, #20
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	3b10      	subs	r3, #16
 8002b28:	4a14      	ldr	r2, [pc, #80]	@ (8002b7c <DMA_CalcBaseAndBitshift+0x64>)
 8002b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2e:	091b      	lsrs	r3, r3, #4
 8002b30:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b32:	4a13      	ldr	r2, [pc, #76]	@ (8002b80 <DMA_CalcBaseAndBitshift+0x68>)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4413      	add	r3, r2
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d909      	bls.n	8002b5a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b4e:	f023 0303 	bic.w	r3, r3, #3
 8002b52:	1d1a      	adds	r2, r3, #4
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b58:	e007      	b.n	8002b6a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b62:	f023 0303 	bic.w	r3, r3, #3
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3714      	adds	r7, #20
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	aaaaaaab 	.word	0xaaaaaaab
 8002b80:	0800bc2c 	.word	0x0800bc2c

08002b84 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b94:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d11f      	bne.n	8002bde <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2b03      	cmp	r3, #3
 8002ba2:	d856      	bhi.n	8002c52 <DMA_CheckFifoParam+0xce>
 8002ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8002bac <DMA_CheckFifoParam+0x28>)
 8002ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002baa:	bf00      	nop
 8002bac:	08002bbd 	.word	0x08002bbd
 8002bb0:	08002bcf 	.word	0x08002bcf
 8002bb4:	08002bbd 	.word	0x08002bbd
 8002bb8:	08002c53 	.word	0x08002c53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d046      	beq.n	8002c56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bcc:	e043      	b.n	8002c56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bd6:	d140      	bne.n	8002c5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bdc:	e03d      	b.n	8002c5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002be6:	d121      	bne.n	8002c2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	2b03      	cmp	r3, #3
 8002bec:	d837      	bhi.n	8002c5e <DMA_CheckFifoParam+0xda>
 8002bee:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf4 <DMA_CheckFifoParam+0x70>)
 8002bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf4:	08002c05 	.word	0x08002c05
 8002bf8:	08002c0b 	.word	0x08002c0b
 8002bfc:	08002c05 	.word	0x08002c05
 8002c00:	08002c1d 	.word	0x08002c1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	73fb      	strb	r3, [r7, #15]
      break;
 8002c08:	e030      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d025      	beq.n	8002c62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c1a:	e022      	b.n	8002c62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c20:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c24:	d11f      	bne.n	8002c66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c2a:	e01c      	b.n	8002c66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d903      	bls.n	8002c3a <DMA_CheckFifoParam+0xb6>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d003      	beq.n	8002c40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c38:	e018      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	73fb      	strb	r3, [r7, #15]
      break;
 8002c3e:	e015      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00e      	beq.n	8002c6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c50:	e00b      	b.n	8002c6a <DMA_CheckFifoParam+0xe6>
      break;
 8002c52:	bf00      	nop
 8002c54:	e00a      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      break;
 8002c56:	bf00      	nop
 8002c58:	e008      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      break;
 8002c5a:	bf00      	nop
 8002c5c:	e006      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      break;
 8002c5e:	bf00      	nop
 8002c60:	e004      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      break;
 8002c62:	bf00      	nop
 8002c64:	e002      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      break;   
 8002c66:	bf00      	nop
 8002c68:	e000      	b.n	8002c6c <DMA_CheckFifoParam+0xe8>
      break;
 8002c6a:	bf00      	nop
    }
  } 
  
  return status; 
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop

08002c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b089      	sub	sp, #36	@ 0x24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c92:	2300      	movs	r3, #0
 8002c94:	61fb      	str	r3, [r7, #28]
 8002c96:	e159      	b.n	8002f4c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c98:	2201      	movs	r2, #1
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	f040 8148 	bne.w	8002f46 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f003 0303 	and.w	r3, r3, #3
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d005      	beq.n	8002cce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d130      	bne.n	8002d30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	2203      	movs	r2, #3
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d04:	2201      	movs	r2, #1
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	091b      	lsrs	r3, r3, #4
 8002d1a:	f003 0201 	and.w	r2, r3, #1
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 0303 	and.w	r3, r3, #3
 8002d38:	2b03      	cmp	r3, #3
 8002d3a:	d017      	beq.n	8002d6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	2203      	movs	r2, #3
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	4013      	ands	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f003 0303 	and.w	r3, r3, #3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d123      	bne.n	8002dc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	08da      	lsrs	r2, r3, #3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3208      	adds	r2, #8
 8002d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	f003 0307 	and.w	r3, r3, #7
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	220f      	movs	r2, #15
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	43db      	mvns	r3, r3
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	691a      	ldr	r2, [r3, #16]
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	08da      	lsrs	r2, r3, #3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	3208      	adds	r2, #8
 8002dba:	69b9      	ldr	r1, [r7, #24]
 8002dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	2203      	movs	r2, #3
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f003 0203 	and.w	r2, r3, #3
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 80a2 	beq.w	8002f46 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	4b57      	ldr	r3, [pc, #348]	@ (8002f64 <HAL_GPIO_Init+0x2e8>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0a:	4a56      	ldr	r2, [pc, #344]	@ (8002f64 <HAL_GPIO_Init+0x2e8>)
 8002e0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e12:	4b54      	ldr	r3, [pc, #336]	@ (8002f64 <HAL_GPIO_Init+0x2e8>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e1e:	4a52      	ldr	r2, [pc, #328]	@ (8002f68 <HAL_GPIO_Init+0x2ec>)
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	089b      	lsrs	r3, r3, #2
 8002e24:	3302      	adds	r3, #2
 8002e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	220f      	movs	r2, #15
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a49      	ldr	r2, [pc, #292]	@ (8002f6c <HAL_GPIO_Init+0x2f0>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d019      	beq.n	8002e7e <HAL_GPIO_Init+0x202>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a48      	ldr	r2, [pc, #288]	@ (8002f70 <HAL_GPIO_Init+0x2f4>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d013      	beq.n	8002e7a <HAL_GPIO_Init+0x1fe>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a47      	ldr	r2, [pc, #284]	@ (8002f74 <HAL_GPIO_Init+0x2f8>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00d      	beq.n	8002e76 <HAL_GPIO_Init+0x1fa>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a46      	ldr	r2, [pc, #280]	@ (8002f78 <HAL_GPIO_Init+0x2fc>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d007      	beq.n	8002e72 <HAL_GPIO_Init+0x1f6>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a45      	ldr	r2, [pc, #276]	@ (8002f7c <HAL_GPIO_Init+0x300>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d101      	bne.n	8002e6e <HAL_GPIO_Init+0x1f2>
 8002e6a:	2304      	movs	r3, #4
 8002e6c:	e008      	b.n	8002e80 <HAL_GPIO_Init+0x204>
 8002e6e:	2307      	movs	r3, #7
 8002e70:	e006      	b.n	8002e80 <HAL_GPIO_Init+0x204>
 8002e72:	2303      	movs	r3, #3
 8002e74:	e004      	b.n	8002e80 <HAL_GPIO_Init+0x204>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e002      	b.n	8002e80 <HAL_GPIO_Init+0x204>
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <HAL_GPIO_Init+0x204>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	69fa      	ldr	r2, [r7, #28]
 8002e82:	f002 0203 	and.w	r2, r2, #3
 8002e86:	0092      	lsls	r2, r2, #2
 8002e88:	4093      	lsls	r3, r2
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e90:	4935      	ldr	r1, [pc, #212]	@ (8002f68 <HAL_GPIO_Init+0x2ec>)
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	089b      	lsrs	r3, r3, #2
 8002e96:	3302      	adds	r3, #2
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e9e:	4b38      	ldr	r3, [pc, #224]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	43db      	mvns	r3, r3
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ec2:	4a2f      	ldr	r2, [pc, #188]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ec8:	4b2d      	ldr	r3, [pc, #180]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ee4:	69ba      	ldr	r2, [r7, #24]
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002eec:	4a24      	ldr	r2, [pc, #144]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ef2:	4b23      	ldr	r3, [pc, #140]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	43db      	mvns	r3, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4013      	ands	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d003      	beq.n	8002f16 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f16:	4a1a      	ldr	r2, [pc, #104]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f1c:	4b18      	ldr	r3, [pc, #96]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d003      	beq.n	8002f40 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f40:	4a0f      	ldr	r2, [pc, #60]	@ (8002f80 <HAL_GPIO_Init+0x304>)
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	61fb      	str	r3, [r7, #28]
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	2b0f      	cmp	r3, #15
 8002f50:	f67f aea2 	bls.w	8002c98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f54:	bf00      	nop
 8002f56:	bf00      	nop
 8002f58:	3724      	adds	r7, #36	@ 0x24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40013800 	.word	0x40013800
 8002f6c:	40020000 	.word	0x40020000
 8002f70:	40020400 	.word	0x40020400
 8002f74:	40020800 	.word	0x40020800
 8002f78:	40020c00 	.word	0x40020c00
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	40013c00 	.word	0x40013c00

08002f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	807b      	strh	r3, [r7, #2]
 8002f90:	4613      	mov	r3, r2
 8002f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f94:	787b      	ldrb	r3, [r7, #1]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f9a:	887a      	ldrh	r2, [r7, #2]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fa0:	e003      	b.n	8002faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fa2:	887b      	ldrh	r3, [r7, #2]
 8002fa4:	041a      	lsls	r2, r3, #16
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	619a      	str	r2, [r3, #24]
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b085      	sub	sp, #20
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002fc8:	887a      	ldrh	r2, [r7, #2]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	041a      	lsls	r2, r3, #16
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	43d9      	mvns	r1, r3
 8002fd4:	887b      	ldrh	r3, [r7, #2]
 8002fd6:	400b      	ands	r3, r1
 8002fd8:	431a      	orrs	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	619a      	str	r2, [r3, #24]
}
 8002fde:	bf00      	nop
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e12b      	b.n	8003256 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d106      	bne.n	8003018 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7fe fb42 	bl	800169c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2224      	movs	r2, #36	@ 0x24
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f022 0201 	bic.w	r2, r2, #1
 800302e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800303e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800304e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003050:	f003 f87e 	bl	8006150 <HAL_RCC_GetPCLK1Freq>
 8003054:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	4a81      	ldr	r2, [pc, #516]	@ (8003260 <HAL_I2C_Init+0x274>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d807      	bhi.n	8003070 <HAL_I2C_Init+0x84>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	4a80      	ldr	r2, [pc, #512]	@ (8003264 <HAL_I2C_Init+0x278>)
 8003064:	4293      	cmp	r3, r2
 8003066:	bf94      	ite	ls
 8003068:	2301      	movls	r3, #1
 800306a:	2300      	movhi	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	e006      	b.n	800307e <HAL_I2C_Init+0x92>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4a7d      	ldr	r2, [pc, #500]	@ (8003268 <HAL_I2C_Init+0x27c>)
 8003074:	4293      	cmp	r3, r2
 8003076:	bf94      	ite	ls
 8003078:	2301      	movls	r3, #1
 800307a:	2300      	movhi	r3, #0
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e0e7      	b.n	8003256 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4a78      	ldr	r2, [pc, #480]	@ (800326c <HAL_I2C_Init+0x280>)
 800308a:	fba2 2303 	umull	r2, r3, r2, r3
 800308e:	0c9b      	lsrs	r3, r3, #18
 8003090:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	4a6a      	ldr	r2, [pc, #424]	@ (8003260 <HAL_I2C_Init+0x274>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d802      	bhi.n	80030c0 <HAL_I2C_Init+0xd4>
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	3301      	adds	r3, #1
 80030be:	e009      	b.n	80030d4 <HAL_I2C_Init+0xe8>
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80030c6:	fb02 f303 	mul.w	r3, r2, r3
 80030ca:	4a69      	ldr	r2, [pc, #420]	@ (8003270 <HAL_I2C_Init+0x284>)
 80030cc:	fba2 2303 	umull	r2, r3, r2, r3
 80030d0:	099b      	lsrs	r3, r3, #6
 80030d2:	3301      	adds	r3, #1
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	6812      	ldr	r2, [r2, #0]
 80030d8:	430b      	orrs	r3, r1
 80030da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	495c      	ldr	r1, [pc, #368]	@ (8003260 <HAL_I2C_Init+0x274>)
 80030f0:	428b      	cmp	r3, r1
 80030f2:	d819      	bhi.n	8003128 <HAL_I2C_Init+0x13c>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	1e59      	subs	r1, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003102:	1c59      	adds	r1, r3, #1
 8003104:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003108:	400b      	ands	r3, r1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00a      	beq.n	8003124 <HAL_I2C_Init+0x138>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	1e59      	subs	r1, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	fbb1 f3f3 	udiv	r3, r1, r3
 800311c:	3301      	adds	r3, #1
 800311e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003122:	e051      	b.n	80031c8 <HAL_I2C_Init+0x1dc>
 8003124:	2304      	movs	r3, #4
 8003126:	e04f      	b.n	80031c8 <HAL_I2C_Init+0x1dc>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d111      	bne.n	8003154 <HAL_I2C_Init+0x168>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1e58      	subs	r0, r3, #1
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6859      	ldr	r1, [r3, #4]
 8003138:	460b      	mov	r3, r1
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	440b      	add	r3, r1
 800313e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003142:	3301      	adds	r3, #1
 8003144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003148:	2b00      	cmp	r3, #0
 800314a:	bf0c      	ite	eq
 800314c:	2301      	moveq	r3, #1
 800314e:	2300      	movne	r3, #0
 8003150:	b2db      	uxtb	r3, r3
 8003152:	e012      	b.n	800317a <HAL_I2C_Init+0x18e>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	1e58      	subs	r0, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6859      	ldr	r1, [r3, #4]
 800315c:	460b      	mov	r3, r1
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	0099      	lsls	r1, r3, #2
 8003164:	440b      	add	r3, r1
 8003166:	fbb0 f3f3 	udiv	r3, r0, r3
 800316a:	3301      	adds	r3, #1
 800316c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003170:	2b00      	cmp	r3, #0
 8003172:	bf0c      	ite	eq
 8003174:	2301      	moveq	r3, #1
 8003176:	2300      	movne	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <HAL_I2C_Init+0x196>
 800317e:	2301      	movs	r3, #1
 8003180:	e022      	b.n	80031c8 <HAL_I2C_Init+0x1dc>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10e      	bne.n	80031a8 <HAL_I2C_Init+0x1bc>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	1e58      	subs	r0, r3, #1
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6859      	ldr	r1, [r3, #4]
 8003192:	460b      	mov	r3, r1
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	440b      	add	r3, r1
 8003198:	fbb0 f3f3 	udiv	r3, r0, r3
 800319c:	3301      	adds	r3, #1
 800319e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031a6:	e00f      	b.n	80031c8 <HAL_I2C_Init+0x1dc>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	1e58      	subs	r0, r3, #1
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6859      	ldr	r1, [r3, #4]
 80031b0:	460b      	mov	r3, r1
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	0099      	lsls	r1, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80031be:	3301      	adds	r3, #1
 80031c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031c8:	6879      	ldr	r1, [r7, #4]
 80031ca:	6809      	ldr	r1, [r1, #0]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69da      	ldr	r2, [r3, #28]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80031f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	6911      	ldr	r1, [r2, #16]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	68d2      	ldr	r2, [r2, #12]
 8003202:	4311      	orrs	r1, r2
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	6812      	ldr	r2, [r2, #0]
 8003208:	430b      	orrs	r3, r1
 800320a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695a      	ldr	r2, [r3, #20]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2220      	movs	r2, #32
 8003242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	000186a0 	.word	0x000186a0
 8003264:	001e847f 	.word	0x001e847f
 8003268:	003d08ff 	.word	0x003d08ff
 800326c:	431bde83 	.word	0x431bde83
 8003270:	10624dd3 	.word	0x10624dd3

08003274 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b088      	sub	sp, #32
 8003278:	af02      	add	r7, sp, #8
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	607a      	str	r2, [r7, #4]
 800327e:	461a      	mov	r2, r3
 8003280:	460b      	mov	r3, r1
 8003282:	817b      	strh	r3, [r7, #10]
 8003284:	4613      	mov	r3, r2
 8003286:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003288:	f7fe fc78 	bl	8001b7c <HAL_GetTick>
 800328c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b20      	cmp	r3, #32
 8003298:	f040 80e0 	bne.w	800345c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	2319      	movs	r3, #25
 80032a2:	2201      	movs	r2, #1
 80032a4:	4970      	ldr	r1, [pc, #448]	@ (8003468 <HAL_I2C_Master_Transmit+0x1f4>)
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 fef6 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80032b2:	2302      	movs	r3, #2
 80032b4:	e0d3      	b.n	800345e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_I2C_Master_Transmit+0x50>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e0cc      	b.n	800345e <HAL_I2C_Master_Transmit+0x1ea>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d007      	beq.n	80032ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 0201 	orr.w	r2, r2, #1
 80032e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2221      	movs	r2, #33	@ 0x21
 80032fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2210      	movs	r2, #16
 8003306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	893a      	ldrh	r2, [r7, #8]
 800331a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4a50      	ldr	r2, [pc, #320]	@ (800346c <HAL_I2C_Master_Transmit+0x1f8>)
 800332a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800332c:	8979      	ldrh	r1, [r7, #10]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	6a3a      	ldr	r2, [r7, #32]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 fc7c 	bl	8003c30 <I2C_MasterRequestWrite>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e08d      	b.n	800345e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003342:	2300      	movs	r3, #0
 8003344:	613b      	str	r3, [r7, #16]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	695b      	ldr	r3, [r3, #20]
 800334c:	613b      	str	r3, [r7, #16]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003358:	e066      	b.n	8003428 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800335a:	697a      	ldr	r2, [r7, #20]
 800335c:	6a39      	ldr	r1, [r7, #32]
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 ffb4 	bl	80042cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00d      	beq.n	8003386 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	2b04      	cmp	r3, #4
 8003370:	d107      	bne.n	8003382 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003380:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e06b      	b.n	800345e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338a:	781a      	ldrb	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003396:	1c5a      	adds	r2, r3, #1
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	3b01      	subs	r3, #1
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ae:	3b01      	subs	r3, #1
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b04      	cmp	r3, #4
 80033c2:	d11b      	bne.n	80033fc <HAL_I2C_Master_Transmit+0x188>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d017      	beq.n	80033fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d0:	781a      	ldrb	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	1c5a      	adds	r2, r3, #1
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	3b01      	subs	r3, #1
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f4:	3b01      	subs	r3, #1
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	6a39      	ldr	r1, [r7, #32]
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 ffab 	bl	800435c <I2C_WaitOnBTFFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00d      	beq.n	8003428 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003410:	2b04      	cmp	r3, #4
 8003412:	d107      	bne.n	8003424 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003422:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e01a      	b.n	800345e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342c:	2b00      	cmp	r3, #0
 800342e:	d194      	bne.n	800335a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800343e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2220      	movs	r2, #32
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003458:	2300      	movs	r3, #0
 800345a:	e000      	b.n	800345e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800345c:	2302      	movs	r3, #2
  }
}
 800345e:	4618      	mov	r0, r3
 8003460:	3718      	adds	r7, #24
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	00100002 	.word	0x00100002
 800346c:	ffff0000 	.word	0xffff0000

08003470 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	607a      	str	r2, [r7, #4]
 800347a:	461a      	mov	r2, r3
 800347c:	460b      	mov	r3, r1
 800347e:	817b      	strh	r3, [r7, #10]
 8003480:	4613      	mov	r3, r2
 8003482:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2b20      	cmp	r3, #32
 8003492:	f040 8109 	bne.w	80036a8 <HAL_I2C_Master_Transmit_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003496:	4b87      	ldr	r3, [pc, #540]	@ (80036b4 <HAL_I2C_Master_Transmit_DMA+0x244>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	08db      	lsrs	r3, r3, #3
 800349c:	4a86      	ldr	r2, [pc, #536]	@ (80036b8 <HAL_I2C_Master_Transmit_DMA+0x248>)
 800349e:	fba2 2303 	umull	r2, r3, r2, r3
 80034a2:	0a1a      	lsrs	r2, r3, #8
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	009a      	lsls	r2, r3, #2
 80034ac:	4413      	add	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	3b01      	subs	r3, #1
 80034b4:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d112      	bne.n	80034e2 <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2220      	movs	r2, #32
 80034c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	f043 0220 	orr.w	r2, r3, #32
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80034de:	2302      	movs	r3, #2
 80034e0:	e0e3      	b.n	80036aa <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d0df      	beq.n	80034b0 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_I2C_Master_Transmit_DMA+0x8e>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e0d5      	b.n	80036aa <HAL_I2C_Master_Transmit_DMA+0x23a>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b01      	cmp	r3, #1
 8003512:	d007      	beq.n	8003524 <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0201 	orr.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003532:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2221      	movs	r2, #33	@ 0x21
 8003538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2210      	movs	r2, #16
 8003540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	893a      	ldrh	r2, [r7, #8]
 8003554:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4a56      	ldr	r2, [pc, #344]	@ (80036bc <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8003564:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003566:	897a      	ldrh	r2, [r7, #10]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003570:	2b00      	cmp	r3, #0
 8003572:	d07b      	beq.n	800366c <HAL_I2C_Master_Transmit_DMA+0x1fc>
    {
      if (hi2c->hdmatx != NULL)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003578:	2b00      	cmp	r3, #0
 800357a:	d02a      	beq.n	80035d2 <HAL_I2C_Master_Transmit_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003580:	4a4f      	ldr	r2, [pc, #316]	@ (80036c0 <HAL_I2C_Master_Transmit_DMA+0x250>)
 8003582:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003588:	4a4e      	ldr	r2, [pc, #312]	@ (80036c4 <HAL_I2C_Master_Transmit_DMA+0x254>)
 800358a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003590:	2200      	movs	r2, #0
 8003592:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003598:	2200      	movs	r2, #0
 800359a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a0:	2200      	movs	r2, #0
 80035a2:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a8:	2200      	movs	r2, #0
 80035aa:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b4:	4619      	mov	r1, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	3310      	adds	r3, #16
 80035bc:	461a      	mov	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c2:	f7ff f86b 	bl	800269c <HAL_DMA_Start_IT>
 80035c6:	4603      	mov	r3, r0
 80035c8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80035ca:	7dfb      	ldrb	r3, [r7, #23]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d139      	bne.n	8003644 <HAL_I2C_Master_Transmit_DMA+0x1d4>
 80035d0:	e013      	b.n	80035fa <HAL_I2C_Master_Transmit_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2220      	movs	r2, #32
 80035d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e057      	b.n	80036aa <HAL_I2C_Master_Transmit_DMA+0x23a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003610:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003620:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003630:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003640:	601a      	str	r2, [r3, #0]
 8003642:	e02f      	b.n	80036a4 <HAL_I2C_Master_Transmit_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2220      	movs	r2, #32
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003658:	f043 0210 	orr.w	r2, r3, #16
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e01e      	b.n	80036aa <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800367a:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800368a:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80036a2:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	e000      	b.n	80036aa <HAL_I2C_Master_Transmit_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 80036a8:	2302      	movs	r3, #2
  }
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	20000004 	.word	0x20000004
 80036b8:	14f8b589 	.word	0x14f8b589
 80036bc:	ffff0000 	.word	0xffff0000
 80036c0:	08003e61 	.word	0x08003e61
 80036c4:	0800401f 	.word	0x0800401f

080036c8 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	@ 0x28
 80036cc:	af02      	add	r7, sp, #8
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	4608      	mov	r0, r1
 80036d2:	4611      	mov	r1, r2
 80036d4:	461a      	mov	r2, r3
 80036d6:	4603      	mov	r3, r0
 80036d8:	817b      	strh	r3, [r7, #10]
 80036da:	460b      	mov	r3, r1
 80036dc:	813b      	strh	r3, [r7, #8]
 80036de:	4613      	mov	r3, r2
 80036e0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036e6:	f7fe fa49 	bl	8001b7c <HAL_GetTick>
 80036ea:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	f040 8136 	bne.w	8003966 <HAL_I2C_Mem_Write_DMA+0x29e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80036fa:	4b9d      	ldr	r3, [pc, #628]	@ (8003970 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	08db      	lsrs	r3, r3, #3
 8003700:	4a9c      	ldr	r2, [pc, #624]	@ (8003974 <HAL_I2C_Mem_Write_DMA+0x2ac>)
 8003702:	fba2 2303 	umull	r2, r3, r2, r3
 8003706:	0a1a      	lsrs	r2, r3, #8
 8003708:	4613      	mov	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	009a      	lsls	r2, r3, #2
 8003710:	4413      	add	r3, r2
 8003712:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	3b01      	subs	r3, #1
 8003718:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d112      	bne.n	8003746 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2220      	movs	r2, #32
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373a:	f043 0220 	orr.w	r2, r3, #32
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003742:	2302      	movs	r3, #2
 8003744:	e110      	b.n	8003968 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b02      	cmp	r3, #2
 8003752:	d0df      	beq.n	8003714 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800375a:	2b01      	cmp	r3, #1
 800375c:	d101      	bne.n	8003762 <HAL_I2C_Mem_Write_DMA+0x9a>
 800375e:	2302      	movs	r3, #2
 8003760:	e102      	b.n	8003968 <HAL_I2C_Mem_Write_DMA+0x2a0>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b01      	cmp	r3, #1
 8003776:	d007      	beq.n	8003788 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 0201 	orr.w	r2, r2, #1
 8003786:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003796:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2221      	movs	r2, #33	@ 0x21
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2240      	movs	r2, #64	@ 0x40
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80037b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037be:	b29a      	uxth	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	4a6c      	ldr	r2, [pc, #432]	@ (8003978 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 80037c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80037ca:	897a      	ldrh	r2, [r7, #10]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80037d0:	893a      	ldrh	r2, [r7, #8]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80037d6:	88fa      	ldrh	r2, [r7, #6]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 80a9 	beq.w	800393e <HAL_I2C_Mem_Write_DMA+0x276>
    {
      if (hi2c->hdmatx != NULL)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d02a      	beq.n	800384a <HAL_I2C_Mem_Write_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f8:	4a60      	ldr	r2, [pc, #384]	@ (800397c <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80037fa:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003800:	4a5f      	ldr	r2, [pc, #380]	@ (8003980 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8003802:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003808:	2200      	movs	r2, #0
 800380a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003810:	2200      	movs	r2, #0
 8003812:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003818:	2200      	movs	r2, #0
 800381a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003820:	2200      	movs	r2, #0
 8003822:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382c:	4619      	mov	r1, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	3310      	adds	r3, #16
 8003834:	461a      	mov	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383a:	f7fe ff2f 	bl	800269c <HAL_DMA_Start_IT>
 800383e:	4603      	mov	r3, r0
 8003840:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003842:	7efb      	ldrb	r3, [r7, #27]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d166      	bne.n	8003916 <HAL_I2C_Mem_Write_DMA+0x24e>
 8003848:	e013      	b.n	8003872 <HAL_I2C_Mem_Write_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2220      	movs	r2, #32
 800384e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e07a      	b.n	8003968 <HAL_I2C_Mem_Write_DMA+0x2a0>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003872:	88f8      	ldrh	r0, [r7, #6]
 8003874:	893a      	ldrh	r2, [r7, #8]
 8003876:	8979      	ldrh	r1, [r7, #10]
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	9301      	str	r3, [sp, #4]
 800387c:	2323      	movs	r3, #35	@ 0x23
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	4603      	mov	r3, r0
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 fa56 	bl	8003d34 <I2C_RequestMemoryWrite>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d022      	beq.n	80038d4 <HAL_I2C_Mem_Write_DMA+0x20c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe ff5a 	bl	800274c <HAL_DMA_Abort_IT>
 8003898:	4603      	mov	r3, r0
 800389a:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a0:	2200      	movs	r2, #0
 80038a2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b2:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0201 	bic.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e049      	b.n	8003968 <HAL_I2C_Mem_Write_DMA+0x2a0>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d4:	2300      	movs	r3, #0
 80038d6:	613b      	str	r3, [r7, #16]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	613b      	str	r3, [r7, #16]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	613b      	str	r3, [r7, #16]
 80038e8:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003900:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003910:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8003912:	2300      	movs	r3, #0
 8003914:	e028      	b.n	8003968 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392a:	f043 0210 	orr.w	r2, r3, #16
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e014      	b.n	8003968 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2220      	movs	r2, #32
 8003942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e000      	b.n	8003968 <HAL_I2C_Mem_Write_DMA+0x2a0>
    }
  }
  else
  {
    return HAL_BUSY;
 8003966:	2302      	movs	r3, #2
  }
}
 8003968:	4618      	mov	r0, r3
 800396a:	3720      	adds	r7, #32
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	20000004 	.word	0x20000004
 8003974:	14f8b589 	.word	0x14f8b589
 8003978:	ffff0000 	.word	0xffff0000
 800397c:	08003e61 	.word	0x08003e61
 8003980:	0800401f 	.word	0x0800401f

08003984 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b08a      	sub	sp, #40	@ 0x28
 8003988:	af02      	add	r7, sp, #8
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	607a      	str	r2, [r7, #4]
 800398e:	603b      	str	r3, [r7, #0]
 8003990:	460b      	mov	r3, r1
 8003992:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003994:	f7fe f8f2 	bl	8001b7c <HAL_GetTick>
 8003998:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800399a:	2300      	movs	r3, #0
 800399c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b20      	cmp	r3, #32
 80039a8:	f040 8111 	bne.w	8003bce <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	9300      	str	r3, [sp, #0]
 80039b0:	2319      	movs	r3, #25
 80039b2:	2201      	movs	r2, #1
 80039b4:	4988      	ldr	r1, [pc, #544]	@ (8003bd8 <HAL_I2C_IsDeviceReady+0x254>)
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f000 fb6e 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80039c2:	2302      	movs	r3, #2
 80039c4:	e104      	b.n	8003bd0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d101      	bne.n	80039d4 <HAL_I2C_IsDeviceReady+0x50>
 80039d0:	2302      	movs	r3, #2
 80039d2:	e0fd      	b.n	8003bd0 <HAL_I2C_IsDeviceReady+0x24c>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d007      	beq.n	80039fa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f042 0201 	orr.w	r2, r2, #1
 80039f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a08:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2224      	movs	r2, #36	@ 0x24
 8003a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4a70      	ldr	r2, [pc, #448]	@ (8003bdc <HAL_I2C_IsDeviceReady+0x258>)
 8003a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a2c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 fb2c 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00d      	beq.n	8003a62 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a54:	d103      	bne.n	8003a5e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a5c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e0b6      	b.n	8003bd0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a62:	897b      	ldrh	r3, [r7, #10]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	461a      	mov	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a70:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003a72:	f7fe f883 	bl	8001b7c <HAL_GetTick>
 8003a76:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	bf0c      	ite	eq
 8003a86:	2301      	moveq	r3, #1
 8003a88:	2300      	movne	r3, #0
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a9c:	bf0c      	ite	eq
 8003a9e:	2301      	moveq	r3, #1
 8003aa0:	2300      	movne	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003aa6:	e025      	b.n	8003af4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003aa8:	f7fe f868 	bl	8001b7c <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d302      	bcc.n	8003abe <HAL_I2C_IsDeviceReady+0x13a>
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d103      	bne.n	8003ac6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	22a0      	movs	r2, #160	@ 0xa0
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	bf0c      	ite	eq
 8003ad4:	2301      	moveq	r3, #1
 8003ad6:	2300      	movne	r3, #0
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ae6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aea:	bf0c      	ite	eq
 8003aec:	2301      	moveq	r3, #1
 8003aee:	2300      	movne	r3, #0
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2ba0      	cmp	r3, #160	@ 0xa0
 8003afe:	d005      	beq.n	8003b0c <HAL_I2C_IsDeviceReady+0x188>
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <HAL_I2C_IsDeviceReady+0x188>
 8003b06:	7dbb      	ldrb	r3, [r7, #22]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d0cd      	beq.n	8003aa8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d129      	bne.n	8003b76 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b30:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b32:	2300      	movs	r3, #0
 8003b34:	613b      	str	r3, [r7, #16]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	613b      	str	r3, [r7, #16]
 8003b46:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	2319      	movs	r3, #25
 8003b4e:	2201      	movs	r2, #1
 8003b50:	4921      	ldr	r1, [pc, #132]	@ (8003bd8 <HAL_I2C_IsDeviceReady+0x254>)
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 faa0 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e036      	b.n	8003bd0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003b72:	2300      	movs	r3, #0
 8003b74:	e02c      	b.n	8003bd0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b84:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b8e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	2319      	movs	r3, #25
 8003b96:	2201      	movs	r2, #1
 8003b98:	490f      	ldr	r1, [pc, #60]	@ (8003bd8 <HAL_I2C_IsDeviceReady+0x254>)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 fa7c 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e012      	b.n	8003bd0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	3301      	adds	r3, #1
 8003bae:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	f4ff af32 	bcc.w	8003a1e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003bce:	2302      	movs	r3, #2
  }
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3720      	adds	r7, #32
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	00100002 	.word	0x00100002
 8003bdc:	ffff0000 	.word	0xffff0000

08003be0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af02      	add	r7, sp, #8
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	607a      	str	r2, [r7, #4]
 8003c3a:	603b      	str	r3, [r7, #0]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c44:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d006      	beq.n	8003c5a <I2C_MasterRequestWrite+0x2a>
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d003      	beq.n	8003c5a <I2C_MasterRequestWrite+0x2a>
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c58:	d108      	bne.n	8003c6c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	e00b      	b.n	8003c84 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c70:	2b12      	cmp	r3, #18
 8003c72:	d107      	bne.n	8003c84 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c82:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 fa01 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00d      	beq.n	8003cb8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003caa:	d103      	bne.n	8003cb4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cb2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e035      	b.n	8003d24 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cc0:	d108      	bne.n	8003cd4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cc2:	897b      	ldrh	r3, [r7, #10]
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cd0:	611a      	str	r2, [r3, #16]
 8003cd2:	e01b      	b.n	8003d0c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003cd4:	897b      	ldrh	r3, [r7, #10]
 8003cd6:	11db      	asrs	r3, r3, #7
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	f003 0306 	and.w	r3, r3, #6
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	f063 030f 	orn	r3, r3, #15
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	490e      	ldr	r1, [pc, #56]	@ (8003d2c <I2C_MasterRequestWrite+0xfc>)
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 fa4a 	bl	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e010      	b.n	8003d24 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d02:	897b      	ldrh	r3, [r7, #10]
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	4907      	ldr	r1, [pc, #28]	@ (8003d30 <I2C_MasterRequestWrite+0x100>)
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 fa3a 	bl	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e000      	b.n	8003d24 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	00010008 	.word	0x00010008
 8003d30:	00010002 	.word	0x00010002

08003d34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b088      	sub	sp, #32
 8003d38:	af02      	add	r7, sp, #8
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	4608      	mov	r0, r1
 8003d3e:	4611      	mov	r1, r2
 8003d40:	461a      	mov	r2, r3
 8003d42:	4603      	mov	r3, r0
 8003d44:	817b      	strh	r3, [r7, #10]
 8003d46:	460b      	mov	r3, r1
 8003d48:	813b      	strh	r3, [r7, #8]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 f994 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00d      	beq.n	8003d92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d84:	d103      	bne.n	8003d8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e05f      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d92:	897b      	ldrh	r3, [r7, #10]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	461a      	mov	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003da0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da4:	6a3a      	ldr	r2, [r7, #32]
 8003da6:	492d      	ldr	r1, [pc, #180]	@ (8003e5c <I2C_RequestMemoryWrite+0x128>)
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f9ef 	bl	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e04c      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db8:	2300      	movs	r3, #0
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	617b      	str	r3, [r7, #20]
 8003dcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd0:	6a39      	ldr	r1, [r7, #32]
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f000 fa7a 	bl	80042cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00d      	beq.n	8003dfa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	d107      	bne.n	8003df6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003df4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e02b      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dfa:	88fb      	ldrh	r3, [r7, #6]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d105      	bne.n	8003e0c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e00:	893b      	ldrh	r3, [r7, #8]
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	611a      	str	r2, [r3, #16]
 8003e0a:	e021      	b.n	8003e50 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e0c:	893b      	ldrh	r3, [r7, #8]
 8003e0e:	0a1b      	lsrs	r3, r3, #8
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e1c:	6a39      	ldr	r1, [r7, #32]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 fa54 	bl	80042cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d107      	bne.n	8003e42 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e005      	b.n	8003e52 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e46:	893b      	ldrh	r3, [r7, #8]
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	00010002 	.word	0x00010002

08003e60 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e74:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e7c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003e92:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d003      	beq.n	8003ea4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003eb4:	7cfb      	ldrb	r3, [r7, #19]
 8003eb6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003eba:	2b21      	cmp	r3, #33	@ 0x21
 8003ebc:	d007      	beq.n	8003ece <I2C_DMAXferCplt+0x6e>
 8003ebe:	7cfb      	ldrb	r3, [r7, #19]
 8003ec0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8003ec4:	2b22      	cmp	r3, #34	@ 0x22
 8003ec6:	d131      	bne.n	8003f2c <I2C_DMAXferCplt+0xcc>
 8003ec8:	7cbb      	ldrb	r3, [r7, #18]
 8003eca:	2b20      	cmp	r3, #32
 8003ecc:	d12e      	bne.n	8003f2c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003edc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003ee4:	7cfb      	ldrb	r3, [r7, #19]
 8003ee6:	2b29      	cmp	r3, #41	@ 0x29
 8003ee8:	d10a      	bne.n	8003f00 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	2221      	movs	r2, #33	@ 0x21
 8003eee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	2228      	movs	r2, #40	@ 0x28
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ef8:	6978      	ldr	r0, [r7, #20]
 8003efa:	f7ff fe7b 	bl	8003bf4 <HAL_I2C_SlaveTxCpltCallback>
 8003efe:	e00c      	b.n	8003f1a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003f00:	7cfb      	ldrb	r3, [r7, #19]
 8003f02:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f04:	d109      	bne.n	8003f1a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2222      	movs	r2, #34	@ 0x22
 8003f0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	2228      	movs	r2, #40	@ 0x28
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f14:	6978      	ldr	r0, [r7, #20]
 8003f16:	f7ff fe77 	bl	8003c08 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003f28:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003f2a:	e074      	b.n	8004016 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d06e      	beq.n	8004016 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d107      	bne.n	8003f52 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f50:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003f60:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f68:	d009      	beq.n	8003f7e <I2C_DMAXferCplt+0x11e>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d006      	beq.n	8003f7e <I2C_DMAXferCplt+0x11e>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003f76:	d002      	beq.n	8003f7e <I2C_DMAXferCplt+0x11e>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2b20      	cmp	r3, #32
 8003f7c:	d107      	bne.n	8003f8e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003f9c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fac:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8003fbc:	6978      	ldr	r0, [r7, #20]
 8003fbe:	f7ff fe2d 	bl	8003c1c <HAL_I2C_ErrorCallback>
}
 8003fc2:	e028      	b.n	8004016 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b40      	cmp	r3, #64	@ 0x40
 8003fd6:	d10a      	bne.n	8003fee <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003fe6:	6978      	ldr	r0, [r7, #20]
 8003fe8:	f7fc fd9e 	bl	8000b28 <HAL_I2C_MemRxCpltCallback>
}
 8003fec:	e013      	b.n	8004016 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b08      	cmp	r3, #8
 8003ffa:	d002      	beq.n	8004002 <I2C_DMAXferCplt+0x1a2>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2b20      	cmp	r3, #32
 8004000:	d103      	bne.n	800400a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2200      	movs	r2, #0
 8004006:	631a      	str	r2, [r3, #48]	@ 0x30
 8004008:	e002      	b.n	8004010 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2212      	movs	r2, #18
 800400e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004010:	6978      	ldr	r0, [r7, #20]
 8004012:	f7ff fde5 	bl	8003be0 <HAL_I2C_MasterRxCpltCallback>
}
 8004016:	bf00      	nop
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b084      	sub	sp, #16
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800402a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004038:	2200      	movs	r2, #0
 800403a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004048:	2200      	movs	r2, #0
 800404a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f7fe fd29 	bl	8002aa4 <HAL_DMA_GetError>
 8004052:	4603      	mov	r3, r0
 8004054:	2b02      	cmp	r3, #2
 8004056:	d01b      	beq.n	8004090 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004066:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	f043 0210 	orr.w	r2, r3, #16
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f7ff fdc6 	bl	8003c1c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004090:	bf00      	nop
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	603b      	str	r3, [r7, #0]
 80040a4:	4613      	mov	r3, r2
 80040a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040a8:	e048      	b.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b0:	d044      	beq.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b2:	f7fd fd63 	bl	8001b7c <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d302      	bcc.n	80040c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d139      	bne.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	0c1b      	lsrs	r3, r3, #16
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d10d      	bne.n	80040ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	43da      	mvns	r2, r3
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	4013      	ands	r3, r2
 80040de:	b29b      	uxth	r3, r3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	bf0c      	ite	eq
 80040e4:	2301      	moveq	r3, #1
 80040e6:	2300      	movne	r3, #0
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	461a      	mov	r2, r3
 80040ec:	e00c      	b.n	8004108 <I2C_WaitOnFlagUntilTimeout+0x70>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	43da      	mvns	r2, r3
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	4013      	ands	r3, r2
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	bf0c      	ite	eq
 8004100:	2301      	moveq	r3, #1
 8004102:	2300      	movne	r3, #0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	79fb      	ldrb	r3, [r7, #7]
 800410a:	429a      	cmp	r2, r3
 800410c:	d116      	bne.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004128:	f043 0220 	orr.w	r2, r3, #32
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e023      	b.n	8004184 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	0c1b      	lsrs	r3, r3, #16
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b01      	cmp	r3, #1
 8004144:	d10d      	bne.n	8004162 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	43da      	mvns	r2, r3
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	4013      	ands	r3, r2
 8004152:	b29b      	uxth	r3, r3
 8004154:	2b00      	cmp	r3, #0
 8004156:	bf0c      	ite	eq
 8004158:	2301      	moveq	r3, #1
 800415a:	2300      	movne	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	461a      	mov	r2, r3
 8004160:	e00c      	b.n	800417c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	43da      	mvns	r2, r3
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	4013      	ands	r3, r2
 800416e:	b29b      	uxth	r3, r3
 8004170:	2b00      	cmp	r3, #0
 8004172:	bf0c      	ite	eq
 8004174:	2301      	moveq	r3, #1
 8004176:	2300      	movne	r3, #0
 8004178:	b2db      	uxtb	r3, r3
 800417a:	461a      	mov	r2, r3
 800417c:	79fb      	ldrb	r3, [r7, #7]
 800417e:	429a      	cmp	r2, r3
 8004180:	d093      	beq.n	80040aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
 8004198:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800419a:	e071      	b.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041aa:	d123      	bne.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80041c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	f043 0204 	orr.w	r2, r3, #4
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e067      	b.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fa:	d041      	beq.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041fc:	f7fd fcbe 	bl	8001b7c <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	429a      	cmp	r2, r3
 800420a:	d302      	bcc.n	8004212 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d136      	bne.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	0c1b      	lsrs	r3, r3, #16
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b01      	cmp	r3, #1
 800421a:	d10c      	bne.n	8004236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	43da      	mvns	r2, r3
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	4013      	ands	r3, r2
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	bf14      	ite	ne
 800422e:	2301      	movne	r3, #1
 8004230:	2300      	moveq	r3, #0
 8004232:	b2db      	uxtb	r3, r3
 8004234:	e00b      	b.n	800424e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	43da      	mvns	r2, r3
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	4013      	ands	r3, r2
 8004242:	b29b      	uxth	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	bf14      	ite	ne
 8004248:	2301      	movne	r3, #1
 800424a:	2300      	moveq	r3, #0
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d016      	beq.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426c:	f043 0220 	orr.w	r2, r3, #32
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e021      	b.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	0c1b      	lsrs	r3, r3, #16
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	d10c      	bne.n	80042a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	43da      	mvns	r2, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	4013      	ands	r3, r2
 8004296:	b29b      	uxth	r3, r3
 8004298:	2b00      	cmp	r3, #0
 800429a:	bf14      	ite	ne
 800429c:	2301      	movne	r3, #1
 800429e:	2300      	moveq	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	e00b      	b.n	80042bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	43da      	mvns	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	4013      	ands	r3, r2
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	bf14      	ite	ne
 80042b6:	2301      	movne	r3, #1
 80042b8:	2300      	moveq	r3, #0
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f47f af6d 	bne.w	800419c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042d8:	e034      	b.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 f886 	bl	80043ec <I2C_IsAcknowledgeFailed>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e034      	b.n	8004354 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f0:	d028      	beq.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042f2:	f7fd fc43 	bl	8001b7c <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	68ba      	ldr	r2, [r7, #8]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d302      	bcc.n	8004308 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d11d      	bne.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004312:	2b80      	cmp	r3, #128	@ 0x80
 8004314:	d016      	beq.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	f043 0220 	orr.w	r2, r3, #32
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e007      	b.n	8004354 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434e:	2b80      	cmp	r3, #128	@ 0x80
 8004350:	d1c3      	bne.n	80042da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004368:	e034      	b.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f83e 	bl	80043ec <I2C_IsAcknowledgeFailed>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e034      	b.n	80043e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004380:	d028      	beq.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004382:	f7fd fbfb 	bl	8001b7c <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	429a      	cmp	r2, r3
 8004390:	d302      	bcc.n	8004398 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d11d      	bne.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f003 0304 	and.w	r3, r3, #4
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d016      	beq.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2220      	movs	r2, #32
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	f043 0220 	orr.w	r2, r3, #32
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e007      	b.n	80043e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	f003 0304 	and.w	r3, r3, #4
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d1c3      	bne.n	800436a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004402:	d11b      	bne.n	800443c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800440c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2220      	movs	r2, #32
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004428:	f043 0204 	orr.w	r2, r3, #4
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e000      	b.n	800443e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b086      	sub	sp, #24
 800444e:	af02      	add	r7, sp, #8
 8004450:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d101      	bne.n	800445c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e101      	b.n	8004660 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d106      	bne.n	800447c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f006 fbe2 	bl	800ac40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2203      	movs	r2, #3
 8004480:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800448a:	d102      	bne.n	8004492 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f002 ff37 	bl	800730a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	7c1a      	ldrb	r2, [r3, #16]
 80044a4:	f88d 2000 	strb.w	r2, [sp]
 80044a8:	3304      	adds	r3, #4
 80044aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044ac:	f002 fe16 	bl	80070dc <USB_CoreInit>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d005      	beq.n	80044c2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2202      	movs	r2, #2
 80044ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e0ce      	b.n	8004660 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2100      	movs	r1, #0
 80044c8:	4618      	mov	r0, r3
 80044ca:	f002 ff2f 	bl	800732c <USB_SetCurrentMode>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e0bf      	b.n	8004660 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044e0:	2300      	movs	r3, #0
 80044e2:	73fb      	strb	r3, [r7, #15]
 80044e4:	e04a      	b.n	800457c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80044e6:	7bfa      	ldrb	r2, [r7, #15]
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	00db      	lsls	r3, r3, #3
 80044ee:	4413      	add	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	440b      	add	r3, r1
 80044f4:	3315      	adds	r3, #21
 80044f6:	2201      	movs	r2, #1
 80044f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80044fa:	7bfa      	ldrb	r2, [r7, #15]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	3314      	adds	r3, #20
 800450a:	7bfa      	ldrb	r2, [r7, #15]
 800450c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800450e:	7bfa      	ldrb	r2, [r7, #15]
 8004510:	7bfb      	ldrb	r3, [r7, #15]
 8004512:	b298      	uxth	r0, r3
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	00db      	lsls	r3, r3, #3
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	332e      	adds	r3, #46	@ 0x2e
 8004522:	4602      	mov	r2, r0
 8004524:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004526:	7bfa      	ldrb	r2, [r7, #15]
 8004528:	6879      	ldr	r1, [r7, #4]
 800452a:	4613      	mov	r3, r2
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	4413      	add	r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	440b      	add	r3, r1
 8004534:	3318      	adds	r3, #24
 8004536:	2200      	movs	r2, #0
 8004538:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800453a:	7bfa      	ldrb	r2, [r7, #15]
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	4613      	mov	r3, r2
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	4413      	add	r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	440b      	add	r3, r1
 8004548:	331c      	adds	r3, #28
 800454a:	2200      	movs	r2, #0
 800454c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800454e:	7bfa      	ldrb	r2, [r7, #15]
 8004550:	6879      	ldr	r1, [r7, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	4413      	add	r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	440b      	add	r3, r1
 800455c:	3320      	adds	r3, #32
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004562:	7bfa      	ldrb	r2, [r7, #15]
 8004564:	6879      	ldr	r1, [r7, #4]
 8004566:	4613      	mov	r3, r2
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4413      	add	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	440b      	add	r3, r1
 8004570:	3324      	adds	r3, #36	@ 0x24
 8004572:	2200      	movs	r2, #0
 8004574:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004576:	7bfb      	ldrb	r3, [r7, #15]
 8004578:	3301      	adds	r3, #1
 800457a:	73fb      	strb	r3, [r7, #15]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	791b      	ldrb	r3, [r3, #4]
 8004580:	7bfa      	ldrb	r2, [r7, #15]
 8004582:	429a      	cmp	r2, r3
 8004584:	d3af      	bcc.n	80044e6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004586:	2300      	movs	r3, #0
 8004588:	73fb      	strb	r3, [r7, #15]
 800458a:	e044      	b.n	8004616 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800458c:	7bfa      	ldrb	r2, [r7, #15]
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	4613      	mov	r3, r2
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	4413      	add	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800459e:	2200      	movs	r2, #0
 80045a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80045a2:	7bfa      	ldrb	r2, [r7, #15]
 80045a4:	6879      	ldr	r1, [r7, #4]
 80045a6:	4613      	mov	r3, r2
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	4413      	add	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	440b      	add	r3, r1
 80045b0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80045b4:	7bfa      	ldrb	r2, [r7, #15]
 80045b6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80045b8:	7bfa      	ldrb	r2, [r7, #15]
 80045ba:	6879      	ldr	r1, [r7, #4]
 80045bc:	4613      	mov	r3, r2
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	4413      	add	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80045ca:	2200      	movs	r2, #0
 80045cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80045ce:	7bfa      	ldrb	r2, [r7, #15]
 80045d0:	6879      	ldr	r1, [r7, #4]
 80045d2:	4613      	mov	r3, r2
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	4413      	add	r3, r2
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	440b      	add	r3, r1
 80045dc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80045e4:	7bfa      	ldrb	r2, [r7, #15]
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	4413      	add	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80045f6:	2200      	movs	r2, #0
 80045f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80045fa:	7bfa      	ldrb	r2, [r7, #15]
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	4613      	mov	r3, r2
 8004600:	00db      	lsls	r3, r3, #3
 8004602:	4413      	add	r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	440b      	add	r3, r1
 8004608:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004610:	7bfb      	ldrb	r3, [r7, #15]
 8004612:	3301      	adds	r3, #1
 8004614:	73fb      	strb	r3, [r7, #15]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	791b      	ldrb	r3, [r3, #4]
 800461a:	7bfa      	ldrb	r2, [r7, #15]
 800461c:	429a      	cmp	r2, r3
 800461e:	d3b5      	bcc.n	800458c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6818      	ldr	r0, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	7c1a      	ldrb	r2, [r3, #16]
 8004628:	f88d 2000 	strb.w	r2, [sp]
 800462c:	3304      	adds	r3, #4
 800462e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004630:	f002 fec8 	bl	80073c4 <USB_DevInit>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d005      	beq.n	8004646 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2202      	movs	r2, #2
 800463e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e00c      	b.n	8004660 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f003 ff12 	bl	8008482 <USB_DevDisconnect>

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800467c:	2b01      	cmp	r3, #1
 800467e:	d101      	bne.n	8004684 <HAL_PCD_Start+0x1c>
 8004680:	2302      	movs	r3, #2
 8004682:	e022      	b.n	80046ca <HAL_PCD_Start+0x62>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004694:	2b00      	cmp	r3, #0
 8004696:	d009      	beq.n	80046ac <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800469c:	2b01      	cmp	r3, #1
 800469e:	d105      	bne.n	80046ac <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4618      	mov	r0, r3
 80046b2:	f002 fe19 	bl	80072e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f003 fec0 	bl	8008440 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80046d2:	b590      	push	{r4, r7, lr}
 80046d4:	b08d      	sub	sp, #52	@ 0x34
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046e0:	6a3b      	ldr	r3, [r7, #32]
 80046e2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f003 ff7e 	bl	80085ea <USB_GetMode>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f040 848c 	bne.w	800500e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f003 fee2 	bl	80084c4 <USB_ReadInterrupts>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	f000 8482 	beq.w	800500c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	0a1b      	lsrs	r3, r3, #8
 8004712:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4618      	mov	r0, r3
 8004722:	f003 fecf 	bl	80084c4 <USB_ReadInterrupts>
 8004726:	4603      	mov	r3, r0
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b02      	cmp	r3, #2
 800472e:	d107      	bne.n	8004740 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	695a      	ldr	r2, [r3, #20]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f002 0202 	and.w	r2, r2, #2
 800473e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4618      	mov	r0, r3
 8004746:	f003 febd 	bl	80084c4 <USB_ReadInterrupts>
 800474a:	4603      	mov	r3, r0
 800474c:	f003 0310 	and.w	r3, r3, #16
 8004750:	2b10      	cmp	r3, #16
 8004752:	d161      	bne.n	8004818 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699a      	ldr	r2, [r3, #24]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0210 	bic.w	r2, r2, #16
 8004762:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	f003 020f 	and.w	r2, r3, #15
 8004770:	4613      	mov	r3, r2
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4413      	add	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	4413      	add	r3, r2
 8004780:	3304      	adds	r3, #4
 8004782:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800478a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800478e:	d124      	bne.n	80047da <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004796:	4013      	ands	r3, r2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d035      	beq.n	8004808 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	091b      	lsrs	r3, r3, #4
 80047a4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80047a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	461a      	mov	r2, r3
 80047ae:	6a38      	ldr	r0, [r7, #32]
 80047b0:	f003 fcf4 	bl	800819c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	68da      	ldr	r2, [r3, #12]
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	091b      	lsrs	r3, r3, #4
 80047bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047c0:	441a      	add	r2, r3
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	695a      	ldr	r2, [r3, #20]
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	091b      	lsrs	r3, r3, #4
 80047ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047d2:	441a      	add	r2, r3
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	615a      	str	r2, [r3, #20]
 80047d8:	e016      	b.n	8004808 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80047e0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80047e4:	d110      	bne.n	8004808 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047ec:	2208      	movs	r2, #8
 80047ee:	4619      	mov	r1, r3
 80047f0:	6a38      	ldr	r0, [r7, #32]
 80047f2:	f003 fcd3 	bl	800819c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	695a      	ldr	r2, [r3, #20]
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	091b      	lsrs	r3, r3, #4
 80047fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004802:	441a      	add	r2, r3
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699a      	ldr	r2, [r3, #24]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 0210 	orr.w	r2, r2, #16
 8004816:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4618      	mov	r0, r3
 800481e:	f003 fe51 	bl	80084c4 <USB_ReadInterrupts>
 8004822:	4603      	mov	r3, r0
 8004824:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004828:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800482c:	f040 80a7 	bne.w	800497e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004830:	2300      	movs	r3, #0
 8004832:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4618      	mov	r0, r3
 800483a:	f003 fe56 	bl	80084ea <USB_ReadDevAllOutEpInterrupt>
 800483e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004840:	e099      	b.n	8004976 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004844:	f003 0301 	and.w	r3, r3, #1
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 808e 	beq.w	800496a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004854:	b2d2      	uxtb	r2, r2
 8004856:	4611      	mov	r1, r2
 8004858:	4618      	mov	r0, r3
 800485a:	f003 fe7a 	bl	8008552 <USB_ReadDevOutEPInterrupt>
 800485e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00c      	beq.n	8004884 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800486a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486c:	015a      	lsls	r2, r3, #5
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	4413      	add	r3, r2
 8004872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004876:	461a      	mov	r2, r3
 8004878:	2301      	movs	r3, #1
 800487a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800487c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fea4 	bl	80055cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	f003 0308 	and.w	r3, r3, #8
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00c      	beq.n	80048a8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800488e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004890:	015a      	lsls	r2, r3, #5
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	4413      	add	r3, r2
 8004896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800489a:	461a      	mov	r2, r3
 800489c:	2308      	movs	r3, #8
 800489e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80048a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 ff7a 	bl	800579c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	f003 0310 	and.w	r3, r3, #16
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d008      	beq.n	80048c4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80048b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b4:	015a      	lsls	r2, r3, #5
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048be:	461a      	mov	r2, r3
 80048c0:	2310      	movs	r3, #16
 80048c2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d030      	beq.n	8004930 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048d6:	2b80      	cmp	r3, #128	@ 0x80
 80048d8:	d109      	bne.n	80048ee <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	69fa      	ldr	r2, [r7, #28]
 80048e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048ec:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80048ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048f0:	4613      	mov	r3, r2
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	4413      	add	r3, r2
 8004900:	3304      	adds	r3, #4
 8004902:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	78db      	ldrb	r3, [r3, #3]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d108      	bne.n	800491e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	2200      	movs	r2, #0
 8004910:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	b2db      	uxtb	r3, r3
 8004916:	4619      	mov	r1, r3
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f006 fa8d 	bl	800ae38 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800491e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004920:	015a      	lsls	r2, r3, #5
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	4413      	add	r3, r2
 8004926:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800492a:	461a      	mov	r2, r3
 800492c:	2302      	movs	r3, #2
 800492e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	f003 0320 	and.w	r3, r3, #32
 8004936:	2b00      	cmp	r3, #0
 8004938:	d008      	beq.n	800494c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800493a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	4413      	add	r3, r2
 8004942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004946:	461a      	mov	r2, r3
 8004948:	2320      	movs	r3, #32
 800494a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d009      	beq.n	800496a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004958:	015a      	lsls	r2, r3, #5
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	4413      	add	r3, r2
 800495e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004962:	461a      	mov	r2, r3
 8004964:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004968:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800496a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496c:	3301      	adds	r3, #1
 800496e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004972:	085b      	lsrs	r3, r3, #1
 8004974:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004978:	2b00      	cmp	r3, #0
 800497a:	f47f af62 	bne.w	8004842 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f003 fd9e 	bl	80084c4 <USB_ReadInterrupts>
 8004988:	4603      	mov	r3, r0
 800498a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800498e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004992:	f040 80db 	bne.w	8004b4c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f003 fdbf 	bl	800851e <USB_ReadDevAllInEpInterrupt>
 80049a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80049a6:	e0cd      	b.n	8004b44 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80049a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 80c2 	beq.w	8004b38 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ba:	b2d2      	uxtb	r2, r2
 80049bc:	4611      	mov	r1, r2
 80049be:	4618      	mov	r0, r3
 80049c0:	f003 fde5 	bl	800858e <USB_ReadDevInEPInterrupt>
 80049c4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d057      	beq.n	8004a80 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	2201      	movs	r2, #1
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	69f9      	ldr	r1, [r7, #28]
 80049ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049f0:	4013      	ands	r3, r2
 80049f2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80049f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f6:	015a      	lsls	r2, r3, #5
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	4413      	add	r3, r2
 80049fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a00:	461a      	mov	r2, r3
 8004a02:	2301      	movs	r3, #1
 8004a04:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	799b      	ldrb	r3, [r3, #6]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d132      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004a0e:	6879      	ldr	r1, [r7, #4]
 8004a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a12:	4613      	mov	r3, r2
 8004a14:	00db      	lsls	r3, r3, #3
 8004a16:	4413      	add	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	3320      	adds	r3, #32
 8004a1e:	6819      	ldr	r1, [r3, #0]
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a24:	4613      	mov	r3, r2
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	4413      	add	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	4403      	add	r3, r0
 8004a2e:	331c      	adds	r3, #28
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4419      	add	r1, r3
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a38:	4613      	mov	r3, r2
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	4413      	add	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4403      	add	r3, r0
 8004a42:	3320      	adds	r3, #32
 8004a44:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d113      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x3a2>
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a50:	4613      	mov	r3, r2
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	4413      	add	r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	3324      	adds	r3, #36	@ 0x24
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d108      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6818      	ldr	r0, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	2101      	movs	r1, #1
 8004a70:	f003 fdec 	bl	800864c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	4619      	mov	r1, r3
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f006 f961 	bl	800ad42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f003 0308 	and.w	r3, r3, #8
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d008      	beq.n	8004a9c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	015a      	lsls	r2, r3, #5
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	4413      	add	r3, r2
 8004a92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a96:	461a      	mov	r2, r3
 8004a98:	2308      	movs	r3, #8
 8004a9a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	f003 0310 	and.w	r3, r3, #16
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d008      	beq.n	8004ab8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa8:	015a      	lsls	r2, r3, #5
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	4413      	add	r3, r2
 8004aae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d008      	beq.n	8004ad4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ace:	461a      	mov	r2, r3
 8004ad0:	2340      	movs	r3, #64	@ 0x40
 8004ad2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d023      	beq.n	8004b26 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004ade:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ae0:	6a38      	ldr	r0, [r7, #32]
 8004ae2:	f002 fdd3 	bl	800768c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004ae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae8:	4613      	mov	r3, r2
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	4413      	add	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	3310      	adds	r3, #16
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	4413      	add	r3, r2
 8004af6:	3304      	adds	r3, #4
 8004af8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	78db      	ldrb	r3, [r3, #3]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d108      	bne.n	8004b14 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	2200      	movs	r2, #0
 8004b06:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f006 f9a4 	bl	800ae5c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b16:	015a      	lsls	r2, r3, #5
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b20:	461a      	mov	r2, r3
 8004b22:	2302      	movs	r3, #2
 8004b24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d003      	beq.n	8004b38 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004b30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fcbd 	bl	80054b2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b40:	085b      	lsrs	r3, r3, #1
 8004b42:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f47f af2e 	bne.w	80049a8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4618      	mov	r0, r3
 8004b52:	f003 fcb7 	bl	80084c4 <USB_ReadInterrupts>
 8004b56:	4603      	mov	r3, r0
 8004b58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b60:	d122      	bne.n	8004ba8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	69fa      	ldr	r2, [r7, #28]
 8004b6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b70:	f023 0301 	bic.w	r3, r3, #1
 8004b74:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d108      	bne.n	8004b92 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004b88:	2100      	movs	r1, #0
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 fea4 	bl	80058d8 <HAL_PCDEx_LPM_Callback>
 8004b90:	e002      	b.n	8004b98 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f006 f942 	bl	800ae1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695a      	ldr	r2, [r3, #20]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004ba6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f003 fc89 	bl	80084c4 <USB_ReadInterrupts>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bbc:	d112      	bne.n	8004be4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d102      	bne.n	8004bd4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f006 f8fe 	bl	800add0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	695a      	ldr	r2, [r3, #20]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004be2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f003 fc6b 	bl	80084c4 <USB_ReadInterrupts>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf8:	f040 80b7 	bne.w	8004d6a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	69fa      	ldr	r2, [r7, #28]
 8004c06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c0a:	f023 0301 	bic.w	r3, r3, #1
 8004c0e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2110      	movs	r1, #16
 8004c16:	4618      	mov	r0, r3
 8004c18:	f002 fd38 	bl	800768c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c20:	e046      	b.n	8004cb0 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c24:	015a      	lsls	r2, r3, #5
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	4413      	add	r3, r2
 8004c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c2e:	461a      	mov	r2, r3
 8004c30:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c34:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c46:	0151      	lsls	r1, r2, #5
 8004c48:	69fa      	ldr	r2, [r7, #28]
 8004c4a:	440a      	add	r2, r1
 8004c4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c50:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c54:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c58:	015a      	lsls	r2, r3, #5
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c62:	461a      	mov	r2, r3
 8004c64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c68:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6c:	015a      	lsls	r2, r3, #5
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	4413      	add	r3, r2
 8004c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c7a:	0151      	lsls	r1, r2, #5
 8004c7c:	69fa      	ldr	r2, [r7, #28]
 8004c7e:	440a      	add	r2, r1
 8004c80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c88:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c8c:	015a      	lsls	r2, r3, #5
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	4413      	add	r3, r2
 8004c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c9a:	0151      	lsls	r1, r2, #5
 8004c9c:	69fa      	ldr	r2, [r7, #28]
 8004c9e:	440a      	add	r2, r1
 8004ca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ca4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ca8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cac:	3301      	adds	r3, #1
 8004cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	791b      	ldrb	r3, [r3, #4]
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d3b2      	bcc.n	8004c22 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	69fa      	ldr	r2, [r7, #28]
 8004cc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cca:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004cce:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	7bdb      	ldrb	r3, [r3, #15]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d016      	beq.n	8004d06 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ce2:	69fa      	ldr	r2, [r7, #28]
 8004ce4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ce8:	f043 030b 	orr.w	r3, r3, #11
 8004cec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf8:	69fa      	ldr	r2, [r7, #28]
 8004cfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cfe:	f043 030b 	orr.w	r3, r3, #11
 8004d02:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d04:	e015      	b.n	8004d32 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d14:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d18:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004d1c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d2c:	f043 030b 	orr.w	r3, r3, #11
 8004d30:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	69fa      	ldr	r2, [r7, #28]
 8004d3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d40:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004d44:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d54:	461a      	mov	r2, r3
 8004d56:	f003 fc79 	bl	800864c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695a      	ldr	r2, [r3, #20]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004d68:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f003 fba8 	bl	80084c4 <USB_ReadInterrupts>
 8004d74:	4603      	mov	r3, r0
 8004d76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d7e:	d123      	bne.n	8004dc8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f003 fc3e 	bl	8008606 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f002 fcf5 	bl	800777e <USB_GetDevSpeed>
 8004d94:	4603      	mov	r3, r0
 8004d96:	461a      	mov	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681c      	ldr	r4, [r3, #0]
 8004da0:	f001 f9ca 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 8004da4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004daa:	461a      	mov	r2, r3
 8004dac:	4620      	mov	r0, r4
 8004dae:	f002 f9f9 	bl	80071a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f005 ffed 	bl	800ad92 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695a      	ldr	r2, [r3, #20]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004dc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f003 fb79 	bl	80084c4 <USB_ReadInterrupts>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	f003 0308 	and.w	r3, r3, #8
 8004dd8:	2b08      	cmp	r3, #8
 8004dda:	d10a      	bne.n	8004df2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f005 ffca 	bl	800ad76 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	695a      	ldr	r2, [r3, #20]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f002 0208 	and.w	r2, r2, #8
 8004df0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f003 fb64 	bl	80084c4 <USB_ReadInterrupts>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e02:	2b80      	cmp	r3, #128	@ 0x80
 8004e04:	d123      	bne.n	8004e4e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e0e:	6a3b      	ldr	r3, [r7, #32]
 8004e10:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e12:	2301      	movs	r3, #1
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e16:	e014      	b.n	8004e42 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	00db      	lsls	r3, r3, #3
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d105      	bne.n	8004e3c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	4619      	mov	r1, r3
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 fb0a 	bl	8005450 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3e:	3301      	adds	r3, #1
 8004e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	791b      	ldrb	r3, [r3, #4]
 8004e46:	461a      	mov	r2, r3
 8004e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d3e4      	bcc.n	8004e18 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f003 fb36 	bl	80084c4 <USB_ReadInterrupts>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e62:	d13c      	bne.n	8004ede <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e64:	2301      	movs	r3, #1
 8004e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e68:	e02b      	b.n	8004ec2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	015a      	lsls	r2, r3, #5
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	4413      	add	r3, r2
 8004e72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e7e:	4613      	mov	r3, r2
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	4413      	add	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	3318      	adds	r3, #24
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d115      	bne.n	8004ebc <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004e90:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	da12      	bge.n	8004ebc <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004e96:	6879      	ldr	r1, [r7, #4]
 8004e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	4413      	add	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	440b      	add	r3, r1
 8004ea4:	3317      	adds	r3, #23
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 faca 	bl	8005450 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	791b      	ldrb	r3, [r3, #4]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d3cd      	bcc.n	8004e6a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695a      	ldr	r2, [r3, #20]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004edc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f003 faee 	bl	80084c4 <USB_ReadInterrupts>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ef2:	d156      	bne.n	8004fa2 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ef8:	e045      	b.n	8004f86 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f0a:	6879      	ldr	r1, [r7, #4]
 8004f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f0e:	4613      	mov	r3, r2
 8004f10:	00db      	lsls	r3, r3, #3
 8004f12:	4413      	add	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	440b      	add	r3, r1
 8004f18:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d12e      	bne.n	8004f80 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f22:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	da2b      	bge.n	8004f80 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	0c1a      	lsrs	r2, r3, #16
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004f32:	4053      	eors	r3, r2
 8004f34:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d121      	bne.n	8004f80 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f40:	4613      	mov	r3, r2
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4413      	add	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004f4e:	2201      	movs	r2, #1
 8004f50:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10a      	bne.n	8004f80 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	69fa      	ldr	r2, [r7, #28]
 8004f74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f7c:	6053      	str	r3, [r2, #4]
            break;
 8004f7e:	e008      	b.n	8004f92 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f82:	3301      	adds	r3, #1
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	791b      	ldrb	r3, [r3, #4]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d3b3      	bcc.n	8004efa <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695a      	ldr	r2, [r3, #20]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004fa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f003 fa8c 	bl	80084c4 <USB_ReadInterrupts>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb6:	d10a      	bne.n	8004fce <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f005 ff61 	bl	800ae80 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	695a      	ldr	r2, [r3, #20]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004fcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f003 fa76 	bl	80084c4 <USB_ReadInterrupts>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f003 0304 	and.w	r3, r3, #4
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d115      	bne.n	800500e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d002      	beq.n	8004ffa <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f005 ff51 	bl	800ae9c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6859      	ldr	r1, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	430a      	orrs	r2, r1
 8005008:	605a      	str	r2, [r3, #4]
 800500a:	e000      	b.n	800500e <HAL_PCD_IRQHandler+0x93c>
      return;
 800500c:	bf00      	nop
    }
  }
}
 800500e:	3734      	adds	r7, #52	@ 0x34
 8005010:	46bd      	mov	sp, r7
 8005012:	bd90      	pop	{r4, r7, pc}

08005014 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	460b      	mov	r3, r1
 800501e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_PCD_SetAddress+0x1a>
 800502a:	2302      	movs	r3, #2
 800502c:	e012      	b.n	8005054 <HAL_PCD_SetAddress+0x40>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	78fa      	ldrb	r2, [r7, #3]
 800503a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	78fa      	ldrb	r2, [r7, #3]
 8005042:	4611      	mov	r1, r2
 8005044:	4618      	mov	r0, r3
 8005046:	f003 f9d5 	bl	80083f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	4608      	mov	r0, r1
 8005066:	4611      	mov	r1, r2
 8005068:	461a      	mov	r2, r3
 800506a:	4603      	mov	r3, r0
 800506c:	70fb      	strb	r3, [r7, #3]
 800506e:	460b      	mov	r3, r1
 8005070:	803b      	strh	r3, [r7, #0]
 8005072:	4613      	mov	r3, r2
 8005074:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005076:	2300      	movs	r3, #0
 8005078:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800507a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800507e:	2b00      	cmp	r3, #0
 8005080:	da0f      	bge.n	80050a2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005082:	78fb      	ldrb	r3, [r7, #3]
 8005084:	f003 020f 	and.w	r2, r3, #15
 8005088:	4613      	mov	r3, r2
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	4413      	add	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	3310      	adds	r3, #16
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	4413      	add	r3, r2
 8005096:	3304      	adds	r3, #4
 8005098:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2201      	movs	r2, #1
 800509e:	705a      	strb	r2, [r3, #1]
 80050a0:	e00f      	b.n	80050c2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050a2:	78fb      	ldrb	r3, [r7, #3]
 80050a4:	f003 020f 	and.w	r2, r3, #15
 80050a8:	4613      	mov	r3, r2
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	4413      	add	r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	4413      	add	r3, r2
 80050b8:	3304      	adds	r3, #4
 80050ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80050c2:	78fb      	ldrb	r3, [r7, #3]
 80050c4:	f003 030f 	and.w	r3, r3, #15
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80050ce:	883b      	ldrh	r3, [r7, #0]
 80050d0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	78ba      	ldrb	r2, [r7, #2]
 80050dc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	785b      	ldrb	r3, [r3, #1]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d004      	beq.n	80050f0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	461a      	mov	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80050f0:	78bb      	ldrb	r3, [r7, #2]
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d102      	bne.n	80050fc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005102:	2b01      	cmp	r3, #1
 8005104:	d101      	bne.n	800510a <HAL_PCD_EP_Open+0xae>
 8005106:	2302      	movs	r3, #2
 8005108:	e00e      	b.n	8005128 <HAL_PCD_EP_Open+0xcc>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68f9      	ldr	r1, [r7, #12]
 8005118:	4618      	mov	r0, r3
 800511a:	f002 fb55 	bl	80077c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005126:	7afb      	ldrb	r3, [r7, #11]
}
 8005128:	4618      	mov	r0, r3
 800512a:	3710      	adds	r7, #16
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	460b      	mov	r3, r1
 800513a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800513c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005140:	2b00      	cmp	r3, #0
 8005142:	da0f      	bge.n	8005164 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005144:	78fb      	ldrb	r3, [r7, #3]
 8005146:	f003 020f 	and.w	r2, r3, #15
 800514a:	4613      	mov	r3, r2
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	4413      	add	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	3310      	adds	r3, #16
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	4413      	add	r3, r2
 8005158:	3304      	adds	r3, #4
 800515a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2201      	movs	r2, #1
 8005160:	705a      	strb	r2, [r3, #1]
 8005162:	e00f      	b.n	8005184 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005164:	78fb      	ldrb	r3, [r7, #3]
 8005166:	f003 020f 	and.w	r2, r3, #15
 800516a:	4613      	mov	r3, r2
 800516c:	00db      	lsls	r3, r3, #3
 800516e:	4413      	add	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	4413      	add	r3, r2
 800517a:	3304      	adds	r3, #4
 800517c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005184:	78fb      	ldrb	r3, [r7, #3]
 8005186:	f003 030f 	and.w	r3, r3, #15
 800518a:	b2da      	uxtb	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005196:	2b01      	cmp	r3, #1
 8005198:	d101      	bne.n	800519e <HAL_PCD_EP_Close+0x6e>
 800519a:	2302      	movs	r3, #2
 800519c:	e00e      	b.n	80051bc <HAL_PCD_EP_Close+0x8c>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68f9      	ldr	r1, [r7, #12]
 80051ac:	4618      	mov	r0, r3
 80051ae:	f002 fb93 	bl	80078d8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3710      	adds	r7, #16
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	607a      	str	r2, [r7, #4]
 80051ce:	603b      	str	r3, [r7, #0]
 80051d0:	460b      	mov	r3, r1
 80051d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051d4:	7afb      	ldrb	r3, [r7, #11]
 80051d6:	f003 020f 	and.w	r2, r3, #15
 80051da:	4613      	mov	r3, r2
 80051dc:	00db      	lsls	r3, r3, #3
 80051de:	4413      	add	r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	4413      	add	r3, r2
 80051ea:	3304      	adds	r3, #4
 80051ec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	2200      	movs	r2, #0
 80051fe:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	2200      	movs	r2, #0
 8005204:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005206:	7afb      	ldrb	r3, [r7, #11]
 8005208:	f003 030f 	and.w	r3, r3, #15
 800520c:	b2da      	uxtb	r2, r3
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	799b      	ldrb	r3, [r3, #6]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d102      	bne.n	8005220 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6818      	ldr	r0, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	799b      	ldrb	r3, [r3, #6]
 8005228:	461a      	mov	r2, r3
 800522a:	6979      	ldr	r1, [r7, #20]
 800522c:	f002 fc30 	bl	8007a90 <USB_EPStartXfer>

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800523a:	b480      	push	{r7}
 800523c:	b083      	sub	sp, #12
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
 8005242:	460b      	mov	r3, r1
 8005244:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005246:	78fb      	ldrb	r3, [r7, #3]
 8005248:	f003 020f 	and.w	r2, r3, #15
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	4413      	add	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	440b      	add	r3, r1
 8005258:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800525c:	681b      	ldr	r3, [r3, #0]
}
 800525e:	4618      	mov	r0, r3
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b086      	sub	sp, #24
 800526e:	af00      	add	r7, sp, #0
 8005270:	60f8      	str	r0, [r7, #12]
 8005272:	607a      	str	r2, [r7, #4]
 8005274:	603b      	str	r3, [r7, #0]
 8005276:	460b      	mov	r3, r1
 8005278:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800527a:	7afb      	ldrb	r3, [r7, #11]
 800527c:	f003 020f 	and.w	r2, r3, #15
 8005280:	4613      	mov	r3, r2
 8005282:	00db      	lsls	r3, r3, #3
 8005284:	4413      	add	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	3310      	adds	r3, #16
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	4413      	add	r3, r2
 800528e:	3304      	adds	r3, #4
 8005290:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	683a      	ldr	r2, [r7, #0]
 800529c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2200      	movs	r2, #0
 80052a2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	2201      	movs	r2, #1
 80052a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052aa:	7afb      	ldrb	r3, [r7, #11]
 80052ac:	f003 030f 	and.w	r3, r3, #15
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	799b      	ldrb	r3, [r3, #6]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d102      	bne.n	80052c4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	799b      	ldrb	r3, [r3, #6]
 80052cc:	461a      	mov	r2, r3
 80052ce:	6979      	ldr	r1, [r7, #20]
 80052d0:	f002 fbde 	bl	8007a90 <USB_EPStartXfer>

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3718      	adds	r7, #24
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b084      	sub	sp, #16
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	460b      	mov	r3, r1
 80052e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80052ea:	78fb      	ldrb	r3, [r7, #3]
 80052ec:	f003 030f 	and.w	r3, r3, #15
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	7912      	ldrb	r2, [r2, #4]
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d901      	bls.n	80052fc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e04f      	b.n	800539c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005300:	2b00      	cmp	r3, #0
 8005302:	da0f      	bge.n	8005324 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005304:	78fb      	ldrb	r3, [r7, #3]
 8005306:	f003 020f 	and.w	r2, r3, #15
 800530a:	4613      	mov	r3, r2
 800530c:	00db      	lsls	r3, r3, #3
 800530e:	4413      	add	r3, r2
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	3310      	adds	r3, #16
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	4413      	add	r3, r2
 8005318:	3304      	adds	r3, #4
 800531a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	705a      	strb	r2, [r3, #1]
 8005322:	e00d      	b.n	8005340 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005324:	78fa      	ldrb	r2, [r7, #3]
 8005326:	4613      	mov	r3, r2
 8005328:	00db      	lsls	r3, r3, #3
 800532a:	4413      	add	r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	4413      	add	r3, r2
 8005336:	3304      	adds	r3, #4
 8005338:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2201      	movs	r2, #1
 8005344:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005346:	78fb      	ldrb	r3, [r7, #3]
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	b2da      	uxtb	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_PCD_EP_SetStall+0x82>
 800535c:	2302      	movs	r3, #2
 800535e:	e01d      	b.n	800539c <HAL_PCD_EP_SetStall+0xbe>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68f9      	ldr	r1, [r7, #12]
 800536e:	4618      	mov	r0, r3
 8005370:	f002 ff6c 	bl	800824c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005374:	78fb      	ldrb	r3, [r7, #3]
 8005376:	f003 030f 	and.w	r3, r3, #15
 800537a:	2b00      	cmp	r3, #0
 800537c:	d109      	bne.n	8005392 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6818      	ldr	r0, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	7999      	ldrb	r1, [r3, #6]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800538c:	461a      	mov	r2, r3
 800538e:	f003 f95d 	bl	800864c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	460b      	mov	r3, r1
 80053ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80053b0:	78fb      	ldrb	r3, [r7, #3]
 80053b2:	f003 030f 	and.w	r3, r3, #15
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	7912      	ldrb	r2, [r2, #4]
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d901      	bls.n	80053c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e042      	b.n	8005448 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	da0f      	bge.n	80053ea <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053ca:	78fb      	ldrb	r3, [r7, #3]
 80053cc:	f003 020f 	and.w	r2, r3, #15
 80053d0:	4613      	mov	r3, r2
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	4413      	add	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	3310      	adds	r3, #16
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	4413      	add	r3, r2
 80053de:	3304      	adds	r3, #4
 80053e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2201      	movs	r2, #1
 80053e6:	705a      	strb	r2, [r3, #1]
 80053e8:	e00f      	b.n	800540a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053ea:	78fb      	ldrb	r3, [r7, #3]
 80053ec:	f003 020f 	and.w	r2, r3, #15
 80053f0:	4613      	mov	r3, r2
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	4413      	add	r3, r2
 8005400:	3304      	adds	r3, #4
 8005402:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005410:	78fb      	ldrb	r3, [r7, #3]
 8005412:	f003 030f 	and.w	r3, r3, #15
 8005416:	b2da      	uxtb	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005422:	2b01      	cmp	r3, #1
 8005424:	d101      	bne.n	800542a <HAL_PCD_EP_ClrStall+0x86>
 8005426:	2302      	movs	r3, #2
 8005428:	e00e      	b.n	8005448 <HAL_PCD_EP_ClrStall+0xa4>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68f9      	ldr	r1, [r7, #12]
 8005438:	4618      	mov	r0, r3
 800543a:	f002 ff75 	bl	8008328 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	460b      	mov	r3, r1
 800545a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800545c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005460:	2b00      	cmp	r3, #0
 8005462:	da0c      	bge.n	800547e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005464:	78fb      	ldrb	r3, [r7, #3]
 8005466:	f003 020f 	and.w	r2, r3, #15
 800546a:	4613      	mov	r3, r2
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	4413      	add	r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	3310      	adds	r3, #16
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	4413      	add	r3, r2
 8005478:	3304      	adds	r3, #4
 800547a:	60fb      	str	r3, [r7, #12]
 800547c:	e00c      	b.n	8005498 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800547e:	78fb      	ldrb	r3, [r7, #3]
 8005480:	f003 020f 	and.w	r2, r3, #15
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	4413      	add	r3, r2
 8005494:	3304      	adds	r3, #4
 8005496:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68f9      	ldr	r1, [r7, #12]
 800549e:	4618      	mov	r0, r3
 80054a0:	f002 fd94 	bl	8007fcc <USB_EPStopXfer>
 80054a4:	4603      	mov	r3, r0
 80054a6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80054a8:	7afb      	ldrb	r3, [r7, #11]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b08a      	sub	sp, #40	@ 0x28
 80054b6:	af02      	add	r7, sp, #8
 80054b8:	6078      	str	r0, [r7, #4]
 80054ba:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80054c6:	683a      	ldr	r2, [r7, #0]
 80054c8:	4613      	mov	r3, r2
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	4413      	add	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	3310      	adds	r3, #16
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	4413      	add	r3, r2
 80054d6:	3304      	adds	r3, #4
 80054d8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	695a      	ldr	r2, [r3, #20]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d901      	bls.n	80054ea <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e06b      	b.n	80055c2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	691a      	ldr	r2, [r3, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	69fa      	ldr	r2, [r7, #28]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d902      	bls.n	8005506 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	3303      	adds	r3, #3
 800550a:	089b      	lsrs	r3, r3, #2
 800550c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800550e:	e02a      	b.n	8005566 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	691a      	ldr	r2, [r3, #16]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	69fa      	ldr	r2, [r7, #28]
 8005522:	429a      	cmp	r2, r3
 8005524:	d902      	bls.n	800552c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	3303      	adds	r3, #3
 8005530:	089b      	lsrs	r3, r3, #2
 8005532:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	68d9      	ldr	r1, [r3, #12]
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	b2da      	uxtb	r2, r3
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	4603      	mov	r3, r0
 8005548:	6978      	ldr	r0, [r7, #20]
 800554a:	f002 fde9 	bl	8008120 <USB_WritePacket>

    ep->xfer_buff  += len;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	441a      	add	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	695a      	ldr	r2, [r3, #20]
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	441a      	add	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	4413      	add	r3, r2
 800556e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	429a      	cmp	r2, r3
 800557a:	d809      	bhi.n	8005590 <PCD_WriteEmptyTxFifo+0xde>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	695a      	ldr	r2, [r3, #20]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005584:	429a      	cmp	r2, r3
 8005586:	d203      	bcs.n	8005590 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1bf      	bne.n	8005510 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	691a      	ldr	r2, [r3, #16]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	429a      	cmp	r2, r3
 800559a:	d811      	bhi.n	80055c0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	f003 030f 	and.w	r3, r3, #15
 80055a2:	2201      	movs	r2, #1
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	43db      	mvns	r3, r3
 80055b6:	6939      	ldr	r1, [r7, #16]
 80055b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055bc:	4013      	ands	r3, r2
 80055be:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3720      	adds	r7, #32
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
	...

080055cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b088      	sub	sp, #32
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	333c      	adds	r3, #60	@ 0x3c
 80055e4:	3304      	adds	r3, #4
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	799b      	ldrb	r3, [r3, #6]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d17b      	bne.n	80056fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b00      	cmp	r3, #0
 800560a:	d015      	beq.n	8005638 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	4a61      	ldr	r2, [pc, #388]	@ (8005794 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005610:	4293      	cmp	r3, r2
 8005612:	f240 80b9 	bls.w	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 80b3 	beq.w	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	015a      	lsls	r2, r3, #5
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	4413      	add	r3, r2
 800562a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800562e:	461a      	mov	r2, r3
 8005630:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005634:	6093      	str	r3, [r2, #8]
 8005636:	e0a7      	b.n	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	f003 0320 	and.w	r3, r3, #32
 800563e:	2b00      	cmp	r3, #0
 8005640:	d009      	beq.n	8005656 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	4413      	add	r3, r2
 800564a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800564e:	461a      	mov	r2, r3
 8005650:	2320      	movs	r3, #32
 8005652:	6093      	str	r3, [r2, #8]
 8005654:	e098      	b.n	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800565c:	2b00      	cmp	r3, #0
 800565e:	f040 8093 	bne.w	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	4a4b      	ldr	r2, [pc, #300]	@ (8005794 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d90f      	bls.n	800568a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00a      	beq.n	800568a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	015a      	lsls	r2, r3, #5
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	4413      	add	r3, r2
 800567c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005680:	461a      	mov	r2, r3
 8005682:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005686:	6093      	str	r3, [r2, #8]
 8005688:	e07e      	b.n	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	4613      	mov	r3, r2
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	4413      	add	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	4413      	add	r3, r2
 800569c:	3304      	adds	r3, #4
 800569e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a1a      	ldr	r2, [r3, #32]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	0159      	lsls	r1, r3, #5
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	440b      	add	r3, r1
 80056ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056b6:	1ad2      	subs	r2, r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d114      	bne.n	80056ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d109      	bne.n	80056de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6818      	ldr	r0, [r3, #0]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80056d4:	461a      	mov	r2, r3
 80056d6:	2101      	movs	r1, #1
 80056d8:	f002 ffb8 	bl	800864c <USB_EP0_OutStart>
 80056dc:	e006      	b.n	80056ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	441a      	add	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	4619      	mov	r1, r3
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f005 fb0a 	bl	800ad0c <HAL_PCD_DataOutStageCallback>
 80056f8:	e046      	b.n	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	4a26      	ldr	r2, [pc, #152]	@ (8005798 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d124      	bne.n	800574c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00a      	beq.n	8005722 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	015a      	lsls	r2, r3, #5
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	4413      	add	r3, r2
 8005714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005718:	461a      	mov	r2, r3
 800571a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800571e:	6093      	str	r3, [r2, #8]
 8005720:	e032      	b.n	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	f003 0320 	and.w	r3, r3, #32
 8005728:	2b00      	cmp	r3, #0
 800572a:	d008      	beq.n	800573e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	4413      	add	r3, r2
 8005734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005738:	461a      	mov	r2, r3
 800573a:	2320      	movs	r3, #32
 800573c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	b2db      	uxtb	r3, r3
 8005742:	4619      	mov	r1, r3
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f005 fae1 	bl	800ad0c <HAL_PCD_DataOutStageCallback>
 800574a:	e01d      	b.n	8005788 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d114      	bne.n	800577c <PCD_EP_OutXfrComplete_int+0x1b0>
 8005752:	6879      	ldr	r1, [r7, #4]
 8005754:	683a      	ldr	r2, [r7, #0]
 8005756:	4613      	mov	r3, r2
 8005758:	00db      	lsls	r3, r3, #3
 800575a:	4413      	add	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	440b      	add	r3, r1
 8005760:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d108      	bne.n	800577c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6818      	ldr	r0, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005774:	461a      	mov	r2, r3
 8005776:	2100      	movs	r1, #0
 8005778:	f002 ff68 	bl	800864c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	4619      	mov	r1, r3
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f005 fac2 	bl	800ad0c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3720      	adds	r7, #32
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	4f54300a 	.word	0x4f54300a
 8005798:	4f54310a 	.word	0x4f54310a

0800579c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	333c      	adds	r3, #60	@ 0x3c
 80057b4:	3304      	adds	r3, #4
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	4a15      	ldr	r2, [pc, #84]	@ (8005824 <PCD_EP_OutSetupPacket_int+0x88>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d90e      	bls.n	80057f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d009      	beq.n	80057f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	015a      	lsls	r2, r3, #5
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	4413      	add	r3, r2
 80057e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e8:	461a      	mov	r2, r3
 80057ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f005 fa79 	bl	800ace8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005824 <PCD_EP_OutSetupPacket_int+0x88>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d90c      	bls.n	8005818 <PCD_EP_OutSetupPacket_int+0x7c>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	799b      	ldrb	r3, [r3, #6]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d108      	bne.n	8005818 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6818      	ldr	r0, [r3, #0]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005810:	461a      	mov	r2, r3
 8005812:	2101      	movs	r1, #1
 8005814:	f002 ff1a 	bl	800864c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3718      	adds	r7, #24
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	4f54300a 	.word	0x4f54300a

08005828 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	460b      	mov	r3, r1
 8005832:	70fb      	strb	r3, [r7, #3]
 8005834:	4613      	mov	r3, r2
 8005836:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005840:	78fb      	ldrb	r3, [r7, #3]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d107      	bne.n	8005856 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005846:	883b      	ldrh	r3, [r7, #0]
 8005848:	0419      	lsls	r1, r3, #16
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	430a      	orrs	r2, r1
 8005852:	629a      	str	r2, [r3, #40]	@ 0x28
 8005854:	e028      	b.n	80058a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585c:	0c1b      	lsrs	r3, r3, #16
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	4413      	add	r3, r2
 8005862:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005864:	2300      	movs	r3, #0
 8005866:	73fb      	strb	r3, [r7, #15]
 8005868:	e00d      	b.n	8005886 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	7bfb      	ldrb	r3, [r7, #15]
 8005870:	3340      	adds	r3, #64	@ 0x40
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	0c1b      	lsrs	r3, r3, #16
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	4413      	add	r3, r2
 800587e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005880:	7bfb      	ldrb	r3, [r7, #15]
 8005882:	3301      	adds	r3, #1
 8005884:	73fb      	strb	r3, [r7, #15]
 8005886:	7bfa      	ldrb	r2, [r7, #15]
 8005888:	78fb      	ldrb	r3, [r7, #3]
 800588a:	3b01      	subs	r3, #1
 800588c:	429a      	cmp	r2, r3
 800588e:	d3ec      	bcc.n	800586a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005890:	883b      	ldrh	r3, [r7, #0]
 8005892:	0418      	lsls	r0, r3, #16
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6819      	ldr	r1, [r3, #0]
 8005898:	78fb      	ldrb	r3, [r7, #3]
 800589a:	3b01      	subs	r3, #1
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	4302      	orrs	r2, r0
 80058a0:	3340      	adds	r3, #64	@ 0x40
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
 80058be:	460b      	mov	r3, r1
 80058c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	887a      	ldrh	r2, [r7, #2]
 80058c8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	460b      	mov	r3, r1
 80058e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e267      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 0301 	and.w	r3, r3, #1
 800590a:	2b00      	cmp	r3, #0
 800590c:	d075      	beq.n	80059fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800590e:	4b88      	ldr	r3, [pc, #544]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f003 030c 	and.w	r3, r3, #12
 8005916:	2b04      	cmp	r3, #4
 8005918:	d00c      	beq.n	8005934 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800591a:	4b85      	ldr	r3, [pc, #532]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005922:	2b08      	cmp	r3, #8
 8005924:	d112      	bne.n	800594c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005926:	4b82      	ldr	r3, [pc, #520]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800592e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005932:	d10b      	bne.n	800594c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005934:	4b7e      	ldr	r3, [pc, #504]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d05b      	beq.n	80059f8 <HAL_RCC_OscConfig+0x108>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d157      	bne.n	80059f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e242      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005954:	d106      	bne.n	8005964 <HAL_RCC_OscConfig+0x74>
 8005956:	4b76      	ldr	r3, [pc, #472]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a75      	ldr	r2, [pc, #468]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 800595c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005960:	6013      	str	r3, [r2, #0]
 8005962:	e01d      	b.n	80059a0 <HAL_RCC_OscConfig+0xb0>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800596c:	d10c      	bne.n	8005988 <HAL_RCC_OscConfig+0x98>
 800596e:	4b70      	ldr	r3, [pc, #448]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a6f      	ldr	r2, [pc, #444]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005974:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	4b6d      	ldr	r3, [pc, #436]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a6c      	ldr	r2, [pc, #432]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005980:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	e00b      	b.n	80059a0 <HAL_RCC_OscConfig+0xb0>
 8005988:	4b69      	ldr	r3, [pc, #420]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a68      	ldr	r2, [pc, #416]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 800598e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005992:	6013      	str	r3, [r2, #0]
 8005994:	4b66      	ldr	r3, [pc, #408]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a65      	ldr	r2, [pc, #404]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 800599a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800599e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d013      	beq.n	80059d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a8:	f7fc f8e8 	bl	8001b7c <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059b0:	f7fc f8e4 	bl	8001b7c <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b64      	cmp	r3, #100	@ 0x64
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e207      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c2:	4b5b      	ldr	r3, [pc, #364]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0f0      	beq.n	80059b0 <HAL_RCC_OscConfig+0xc0>
 80059ce:	e014      	b.n	80059fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d0:	f7fc f8d4 	bl	8001b7c <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059d8:	f7fc f8d0 	bl	8001b7c <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b64      	cmp	r3, #100	@ 0x64
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e1f3      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ea:	4b51      	ldr	r3, [pc, #324]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1f0      	bne.n	80059d8 <HAL_RCC_OscConfig+0xe8>
 80059f6:	e000      	b.n	80059fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0302 	and.w	r3, r3, #2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d063      	beq.n	8005ace <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a06:	4b4a      	ldr	r3, [pc, #296]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 030c 	and.w	r3, r3, #12
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00b      	beq.n	8005a2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a12:	4b47      	ldr	r3, [pc, #284]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	d11c      	bne.n	8005a58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a1e:	4b44      	ldr	r3, [pc, #272]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d116      	bne.n	8005a58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a2a:	4b41      	ldr	r3, [pc, #260]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 0302 	and.w	r3, r3, #2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d005      	beq.n	8005a42 <HAL_RCC_OscConfig+0x152>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d001      	beq.n	8005a42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e1c7      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a42:	4b3b      	ldr	r3, [pc, #236]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	00db      	lsls	r3, r3, #3
 8005a50:	4937      	ldr	r1, [pc, #220]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a56:	e03a      	b.n	8005ace <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d020      	beq.n	8005aa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a60:	4b34      	ldr	r3, [pc, #208]	@ (8005b34 <HAL_RCC_OscConfig+0x244>)
 8005a62:	2201      	movs	r2, #1
 8005a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a66:	f7fc f889 	bl	8001b7c <HAL_GetTick>
 8005a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a6c:	e008      	b.n	8005a80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a6e:	f7fc f885 	bl	8001b7c <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e1a8      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a80:	4b2b      	ldr	r3, [pc, #172]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d0f0      	beq.n	8005a6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a8c:	4b28      	ldr	r3, [pc, #160]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	00db      	lsls	r3, r3, #3
 8005a9a:	4925      	ldr	r1, [pc, #148]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	600b      	str	r3, [r1, #0]
 8005aa0:	e015      	b.n	8005ace <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aa2:	4b24      	ldr	r3, [pc, #144]	@ (8005b34 <HAL_RCC_OscConfig+0x244>)
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa8:	f7fc f868 	bl	8001b7c <HAL_GetTick>
 8005aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005aae:	e008      	b.n	8005ac2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ab0:	f7fc f864 	bl	8001b7c <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d901      	bls.n	8005ac2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e187      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1f0      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0308 	and.w	r3, r3, #8
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d036      	beq.n	8005b48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d016      	beq.n	8005b10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ae2:	4b15      	ldr	r3, [pc, #84]	@ (8005b38 <HAL_RCC_OscConfig+0x248>)
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae8:	f7fc f848 	bl	8001b7c <HAL_GetTick>
 8005aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005aee:	e008      	b.n	8005b02 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005af0:	f7fc f844 	bl	8001b7c <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d901      	bls.n	8005b02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e167      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b02:	4b0b      	ldr	r3, [pc, #44]	@ (8005b30 <HAL_RCC_OscConfig+0x240>)
 8005b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b06:	f003 0302 	and.w	r3, r3, #2
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d0f0      	beq.n	8005af0 <HAL_RCC_OscConfig+0x200>
 8005b0e:	e01b      	b.n	8005b48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b10:	4b09      	ldr	r3, [pc, #36]	@ (8005b38 <HAL_RCC_OscConfig+0x248>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b16:	f7fc f831 	bl	8001b7c <HAL_GetTick>
 8005b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b1c:	e00e      	b.n	8005b3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b1e:	f7fc f82d 	bl	8001b7c <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d907      	bls.n	8005b3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e150      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
 8005b30:	40023800 	.word	0x40023800
 8005b34:	42470000 	.word	0x42470000
 8005b38:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b3c:	4b88      	ldr	r3, [pc, #544]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005b3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b40:	f003 0302 	and.w	r3, r3, #2
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d1ea      	bne.n	8005b1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0304 	and.w	r3, r3, #4
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	f000 8097 	beq.w	8005c84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b56:	2300      	movs	r3, #0
 8005b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b5a:	4b81      	ldr	r3, [pc, #516]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10f      	bne.n	8005b86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b66:	2300      	movs	r3, #0
 8005b68:	60bb      	str	r3, [r7, #8]
 8005b6a:	4b7d      	ldr	r3, [pc, #500]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6e:	4a7c      	ldr	r2, [pc, #496]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b76:	4b7a      	ldr	r3, [pc, #488]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b7e:	60bb      	str	r3, [r7, #8]
 8005b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b82:	2301      	movs	r3, #1
 8005b84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b86:	4b77      	ldr	r3, [pc, #476]	@ (8005d64 <HAL_RCC_OscConfig+0x474>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d118      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b92:	4b74      	ldr	r3, [pc, #464]	@ (8005d64 <HAL_RCC_OscConfig+0x474>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a73      	ldr	r2, [pc, #460]	@ (8005d64 <HAL_RCC_OscConfig+0x474>)
 8005b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b9e:	f7fb ffed 	bl	8001b7c <HAL_GetTick>
 8005ba2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ba4:	e008      	b.n	8005bb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ba6:	f7fb ffe9 	bl	8001b7c <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e10c      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bb8:	4b6a      	ldr	r3, [pc, #424]	@ (8005d64 <HAL_RCC_OscConfig+0x474>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d0f0      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d106      	bne.n	8005bda <HAL_RCC_OscConfig+0x2ea>
 8005bcc:	4b64      	ldr	r3, [pc, #400]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005bce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd0:	4a63      	ldr	r2, [pc, #396]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005bd2:	f043 0301 	orr.w	r3, r3, #1
 8005bd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bd8:	e01c      	b.n	8005c14 <HAL_RCC_OscConfig+0x324>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	2b05      	cmp	r3, #5
 8005be0:	d10c      	bne.n	8005bfc <HAL_RCC_OscConfig+0x30c>
 8005be2:	4b5f      	ldr	r3, [pc, #380]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be6:	4a5e      	ldr	r2, [pc, #376]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005be8:	f043 0304 	orr.w	r3, r3, #4
 8005bec:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bee:	4b5c      	ldr	r3, [pc, #368]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bf2:	4a5b      	ldr	r2, [pc, #364]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005bf4:	f043 0301 	orr.w	r3, r3, #1
 8005bf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bfa:	e00b      	b.n	8005c14 <HAL_RCC_OscConfig+0x324>
 8005bfc:	4b58      	ldr	r3, [pc, #352]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c00:	4a57      	ldr	r2, [pc, #348]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c02:	f023 0301 	bic.w	r3, r3, #1
 8005c06:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c08:	4b55      	ldr	r3, [pc, #340]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c0c:	4a54      	ldr	r2, [pc, #336]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c0e:	f023 0304 	bic.w	r3, r3, #4
 8005c12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d015      	beq.n	8005c48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c1c:	f7fb ffae 	bl	8001b7c <HAL_GetTick>
 8005c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c22:	e00a      	b.n	8005c3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c24:	f7fb ffaa 	bl	8001b7c <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e0cb      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c3a:	4b49      	ldr	r3, [pc, #292]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0ee      	beq.n	8005c24 <HAL_RCC_OscConfig+0x334>
 8005c46:	e014      	b.n	8005c72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c48:	f7fb ff98 	bl	8001b7c <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c4e:	e00a      	b.n	8005c66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c50:	f7fb ff94 	bl	8001b7c <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e0b5      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c66:	4b3e      	ldr	r3, [pc, #248]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1ee      	bne.n	8005c50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c72:	7dfb      	ldrb	r3, [r7, #23]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d105      	bne.n	8005c84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c78:	4b39      	ldr	r3, [pc, #228]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c7c:	4a38      	ldr	r2, [pc, #224]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f000 80a1 	beq.w	8005dd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c8e:	4b34      	ldr	r3, [pc, #208]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 030c 	and.w	r3, r3, #12
 8005c96:	2b08      	cmp	r3, #8
 8005c98:	d05c      	beq.n	8005d54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d141      	bne.n	8005d26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ca2:	4b31      	ldr	r3, [pc, #196]	@ (8005d68 <HAL_RCC_OscConfig+0x478>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca8:	f7fb ff68 	bl	8001b7c <HAL_GetTick>
 8005cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cae:	e008      	b.n	8005cc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cb0:	f7fb ff64 	bl	8001b7c <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e087      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cc2:	4b27      	ldr	r3, [pc, #156]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1f0      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	69da      	ldr	r2, [r3, #28]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	431a      	orrs	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cdc:	019b      	lsls	r3, r3, #6
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce4:	085b      	lsrs	r3, r3, #1
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	041b      	lsls	r3, r3, #16
 8005cea:	431a      	orrs	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf0:	061b      	lsls	r3, r3, #24
 8005cf2:	491b      	ldr	r1, [pc, #108]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8005d68 <HAL_RCC_OscConfig+0x478>)
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cfe:	f7fb ff3d 	bl	8001b7c <HAL_GetTick>
 8005d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d04:	e008      	b.n	8005d18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d06:	f7fb ff39 	bl	8001b7c <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d901      	bls.n	8005d18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e05c      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d18:	4b11      	ldr	r3, [pc, #68]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d0f0      	beq.n	8005d06 <HAL_RCC_OscConfig+0x416>
 8005d24:	e054      	b.n	8005dd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d26:	4b10      	ldr	r3, [pc, #64]	@ (8005d68 <HAL_RCC_OscConfig+0x478>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d2c:	f7fb ff26 	bl	8001b7c <HAL_GetTick>
 8005d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d32:	e008      	b.n	8005d46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d34:	f7fb ff22 	bl	8001b7c <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e045      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d46:	4b06      	ldr	r3, [pc, #24]	@ (8005d60 <HAL_RCC_OscConfig+0x470>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1f0      	bne.n	8005d34 <HAL_RCC_OscConfig+0x444>
 8005d52:	e03d      	b.n	8005dd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d107      	bne.n	8005d6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e038      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
 8005d60:	40023800 	.word	0x40023800
 8005d64:	40007000 	.word	0x40007000
 8005d68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8005ddc <HAL_RCC_OscConfig+0x4ec>)
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d028      	beq.n	8005dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d121      	bne.n	8005dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d11a      	bne.n	8005dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005da2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d111      	bne.n	8005dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db2:	085b      	lsrs	r3, r3, #1
 8005db4:	3b01      	subs	r3, #1
 8005db6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d107      	bne.n	8005dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d001      	beq.n	8005dd0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e000      	b.n	8005dd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3718      	adds	r7, #24
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	40023800 	.word	0x40023800

08005de0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e0cc      	b.n	8005f8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005df4:	4b68      	ldr	r3, [pc, #416]	@ (8005f98 <HAL_RCC_ClockConfig+0x1b8>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0307 	and.w	r3, r3, #7
 8005dfc:	683a      	ldr	r2, [r7, #0]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d90c      	bls.n	8005e1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e02:	4b65      	ldr	r3, [pc, #404]	@ (8005f98 <HAL_RCC_ClockConfig+0x1b8>)
 8005e04:	683a      	ldr	r2, [r7, #0]
 8005e06:	b2d2      	uxtb	r2, r2
 8005e08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e0a:	4b63      	ldr	r3, [pc, #396]	@ (8005f98 <HAL_RCC_ClockConfig+0x1b8>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0307 	and.w	r3, r3, #7
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d001      	beq.n	8005e1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e0b8      	b.n	8005f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d020      	beq.n	8005e6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d005      	beq.n	8005e40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e34:	4b59      	ldr	r3, [pc, #356]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	4a58      	ldr	r2, [pc, #352]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0308 	and.w	r3, r3, #8
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d005      	beq.n	8005e58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e4c:	4b53      	ldr	r3, [pc, #332]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	4a52      	ldr	r2, [pc, #328]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e58:	4b50      	ldr	r3, [pc, #320]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	494d      	ldr	r1, [pc, #308]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d044      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d107      	bne.n	8005e8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e7e:	4b47      	ldr	r3, [pc, #284]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d119      	bne.n	8005ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e07f      	b.n	8005f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d003      	beq.n	8005e9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e9a:	2b03      	cmp	r3, #3
 8005e9c:	d107      	bne.n	8005eae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d109      	bne.n	8005ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e06f      	b.n	8005f8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eae:	4b3b      	ldr	r3, [pc, #236]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0302 	and.w	r3, r3, #2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e067      	b.n	8005f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ebe:	4b37      	ldr	r3, [pc, #220]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f023 0203 	bic.w	r2, r3, #3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	4934      	ldr	r1, [pc, #208]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ed0:	f7fb fe54 	bl	8001b7c <HAL_GetTick>
 8005ed4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ed6:	e00a      	b.n	8005eee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ed8:	f7fb fe50 	bl	8001b7c <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e04f      	b.n	8005f8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eee:	4b2b      	ldr	r3, [pc, #172]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f003 020c 	and.w	r2, r3, #12
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d1eb      	bne.n	8005ed8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f00:	4b25      	ldr	r3, [pc, #148]	@ (8005f98 <HAL_RCC_ClockConfig+0x1b8>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d20c      	bcs.n	8005f28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f0e:	4b22      	ldr	r3, [pc, #136]	@ (8005f98 <HAL_RCC_ClockConfig+0x1b8>)
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	b2d2      	uxtb	r2, r2
 8005f14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f16:	4b20      	ldr	r3, [pc, #128]	@ (8005f98 <HAL_RCC_ClockConfig+0x1b8>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0307 	and.w	r3, r3, #7
 8005f1e:	683a      	ldr	r2, [r7, #0]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d001      	beq.n	8005f28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e032      	b.n	8005f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 0304 	and.w	r3, r3, #4
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d008      	beq.n	8005f46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f34:	4b19      	ldr	r3, [pc, #100]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	4916      	ldr	r1, [pc, #88]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005f42:	4313      	orrs	r3, r2
 8005f44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0308 	and.w	r3, r3, #8
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d009      	beq.n	8005f66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f52:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	490e      	ldr	r1, [pc, #56]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f66:	f000 f821 	bl	8005fac <HAL_RCC_GetSysClockFreq>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f9c <HAL_RCC_ClockConfig+0x1bc>)
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	091b      	lsrs	r3, r3, #4
 8005f72:	f003 030f 	and.w	r3, r3, #15
 8005f76:	490a      	ldr	r1, [pc, #40]	@ (8005fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f78:	5ccb      	ldrb	r3, [r1, r3]
 8005f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f7e:	4a09      	ldr	r2, [pc, #36]	@ (8005fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8005f80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005f82:	4b09      	ldr	r3, [pc, #36]	@ (8005fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7fb fdb4 	bl	8001af4 <HAL_InitTick>

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	40023c00 	.word	0x40023c00
 8005f9c:	40023800 	.word	0x40023800
 8005fa0:	0800bc14 	.word	0x0800bc14
 8005fa4:	20000004 	.word	0x20000004
 8005fa8:	20000008 	.word	0x20000008

08005fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fb0:	b090      	sub	sp, #64	@ 0x40
 8005fb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fc4:	4b59      	ldr	r3, [pc, #356]	@ (800612c <HAL_RCC_GetSysClockFreq+0x180>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f003 030c 	and.w	r3, r3, #12
 8005fcc:	2b08      	cmp	r3, #8
 8005fce:	d00d      	beq.n	8005fec <HAL_RCC_GetSysClockFreq+0x40>
 8005fd0:	2b08      	cmp	r3, #8
 8005fd2:	f200 80a1 	bhi.w	8006118 <HAL_RCC_GetSysClockFreq+0x16c>
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d002      	beq.n	8005fe0 <HAL_RCC_GetSysClockFreq+0x34>
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d003      	beq.n	8005fe6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005fde:	e09b      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fe0:	4b53      	ldr	r3, [pc, #332]	@ (8006130 <HAL_RCC_GetSysClockFreq+0x184>)
 8005fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005fe4:	e09b      	b.n	800611e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fe6:	4b53      	ldr	r3, [pc, #332]	@ (8006134 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005fea:	e098      	b.n	800611e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fec:	4b4f      	ldr	r3, [pc, #316]	@ (800612c <HAL_RCC_GetSysClockFreq+0x180>)
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ff4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ff6:	4b4d      	ldr	r3, [pc, #308]	@ (800612c <HAL_RCC_GetSysClockFreq+0x180>)
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d028      	beq.n	8006054 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006002:	4b4a      	ldr	r3, [pc, #296]	@ (800612c <HAL_RCC_GetSysClockFreq+0x180>)
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	099b      	lsrs	r3, r3, #6
 8006008:	2200      	movs	r2, #0
 800600a:	623b      	str	r3, [r7, #32]
 800600c:	627a      	str	r2, [r7, #36]	@ 0x24
 800600e:	6a3b      	ldr	r3, [r7, #32]
 8006010:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006014:	2100      	movs	r1, #0
 8006016:	4b47      	ldr	r3, [pc, #284]	@ (8006134 <HAL_RCC_GetSysClockFreq+0x188>)
 8006018:	fb03 f201 	mul.w	r2, r3, r1
 800601c:	2300      	movs	r3, #0
 800601e:	fb00 f303 	mul.w	r3, r0, r3
 8006022:	4413      	add	r3, r2
 8006024:	4a43      	ldr	r2, [pc, #268]	@ (8006134 <HAL_RCC_GetSysClockFreq+0x188>)
 8006026:	fba0 1202 	umull	r1, r2, r0, r2
 800602a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800602c:	460a      	mov	r2, r1
 800602e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006032:	4413      	add	r3, r2
 8006034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006038:	2200      	movs	r2, #0
 800603a:	61bb      	str	r3, [r7, #24]
 800603c:	61fa      	str	r2, [r7, #28]
 800603e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006042:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006046:	f7fa f91b 	bl	8000280 <__aeabi_uldivmod>
 800604a:	4602      	mov	r2, r0
 800604c:	460b      	mov	r3, r1
 800604e:	4613      	mov	r3, r2
 8006050:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006052:	e053      	b.n	80060fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006054:	4b35      	ldr	r3, [pc, #212]	@ (800612c <HAL_RCC_GetSysClockFreq+0x180>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	099b      	lsrs	r3, r3, #6
 800605a:	2200      	movs	r2, #0
 800605c:	613b      	str	r3, [r7, #16]
 800605e:	617a      	str	r2, [r7, #20]
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006066:	f04f 0b00 	mov.w	fp, #0
 800606a:	4652      	mov	r2, sl
 800606c:	465b      	mov	r3, fp
 800606e:	f04f 0000 	mov.w	r0, #0
 8006072:	f04f 0100 	mov.w	r1, #0
 8006076:	0159      	lsls	r1, r3, #5
 8006078:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800607c:	0150      	lsls	r0, r2, #5
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	ebb2 080a 	subs.w	r8, r2, sl
 8006086:	eb63 090b 	sbc.w	r9, r3, fp
 800608a:	f04f 0200 	mov.w	r2, #0
 800608e:	f04f 0300 	mov.w	r3, #0
 8006092:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006096:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800609a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800609e:	ebb2 0408 	subs.w	r4, r2, r8
 80060a2:	eb63 0509 	sbc.w	r5, r3, r9
 80060a6:	f04f 0200 	mov.w	r2, #0
 80060aa:	f04f 0300 	mov.w	r3, #0
 80060ae:	00eb      	lsls	r3, r5, #3
 80060b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060b4:	00e2      	lsls	r2, r4, #3
 80060b6:	4614      	mov	r4, r2
 80060b8:	461d      	mov	r5, r3
 80060ba:	eb14 030a 	adds.w	r3, r4, sl
 80060be:	603b      	str	r3, [r7, #0]
 80060c0:	eb45 030b 	adc.w	r3, r5, fp
 80060c4:	607b      	str	r3, [r7, #4]
 80060c6:	f04f 0200 	mov.w	r2, #0
 80060ca:	f04f 0300 	mov.w	r3, #0
 80060ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060d2:	4629      	mov	r1, r5
 80060d4:	028b      	lsls	r3, r1, #10
 80060d6:	4621      	mov	r1, r4
 80060d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060dc:	4621      	mov	r1, r4
 80060de:	028a      	lsls	r2, r1, #10
 80060e0:	4610      	mov	r0, r2
 80060e2:	4619      	mov	r1, r3
 80060e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e6:	2200      	movs	r2, #0
 80060e8:	60bb      	str	r3, [r7, #8]
 80060ea:	60fa      	str	r2, [r7, #12]
 80060ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060f0:	f7fa f8c6 	bl	8000280 <__aeabi_uldivmod>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	4613      	mov	r3, r2
 80060fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80060fc:	4b0b      	ldr	r3, [pc, #44]	@ (800612c <HAL_RCC_GetSysClockFreq+0x180>)
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	0c1b      	lsrs	r3, r3, #16
 8006102:	f003 0303 	and.w	r3, r3, #3
 8006106:	3301      	adds	r3, #1
 8006108:	005b      	lsls	r3, r3, #1
 800610a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800610c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800610e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006110:	fbb2 f3f3 	udiv	r3, r2, r3
 8006114:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006116:	e002      	b.n	800611e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006118:	4b05      	ldr	r3, [pc, #20]	@ (8006130 <HAL_RCC_GetSysClockFreq+0x184>)
 800611a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800611c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800611e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006120:	4618      	mov	r0, r3
 8006122:	3740      	adds	r7, #64	@ 0x40
 8006124:	46bd      	mov	sp, r7
 8006126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800612a:	bf00      	nop
 800612c:	40023800 	.word	0x40023800
 8006130:	00f42400 	.word	0x00f42400
 8006134:	017d7840 	.word	0x017d7840

08006138 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006138:	b480      	push	{r7}
 800613a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800613c:	4b03      	ldr	r3, [pc, #12]	@ (800614c <HAL_RCC_GetHCLKFreq+0x14>)
 800613e:	681b      	ldr	r3, [r3, #0]
}
 8006140:	4618      	mov	r0, r3
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	20000004 	.word	0x20000004

08006150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006154:	f7ff fff0 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 8006158:	4602      	mov	r2, r0
 800615a:	4b05      	ldr	r3, [pc, #20]	@ (8006170 <HAL_RCC_GetPCLK1Freq+0x20>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	0a9b      	lsrs	r3, r3, #10
 8006160:	f003 0307 	and.w	r3, r3, #7
 8006164:	4903      	ldr	r1, [pc, #12]	@ (8006174 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006166:	5ccb      	ldrb	r3, [r1, r3]
 8006168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800616c:	4618      	mov	r0, r3
 800616e:	bd80      	pop	{r7, pc}
 8006170:	40023800 	.word	0x40023800
 8006174:	0800bc24 	.word	0x0800bc24

08006178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e041      	b.n	800620e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7fb fb28 	bl	80017f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3304      	adds	r3, #4
 80061b4:	4619      	mov	r1, r3
 80061b6:	4610      	mov	r0, r2
 80061b8:	f000 fc3c 	bl	8006a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3708      	adds	r7, #8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b01      	cmp	r3, #1
 800622a:	d001      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e044      	b.n	80062ba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68da      	ldr	r2, [r3, #12]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f042 0201 	orr.w	r2, r2, #1
 8006246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a1e      	ldr	r2, [pc, #120]	@ (80062c8 <HAL_TIM_Base_Start_IT+0xb0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d018      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x6c>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800625a:	d013      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x6c>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a1a      	ldr	r2, [pc, #104]	@ (80062cc <HAL_TIM_Base_Start_IT+0xb4>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d00e      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x6c>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a19      	ldr	r2, [pc, #100]	@ (80062d0 <HAL_TIM_Base_Start_IT+0xb8>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d009      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x6c>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a17      	ldr	r2, [pc, #92]	@ (80062d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d004      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x6c>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a16      	ldr	r2, [pc, #88]	@ (80062d8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d111      	bne.n	80062a8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f003 0307 	and.w	r3, r3, #7
 800628e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2b06      	cmp	r3, #6
 8006294:	d010      	beq.n	80062b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f042 0201 	orr.w	r2, r2, #1
 80062a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062a6:	e007      	b.n	80062b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0201 	orr.w	r2, r2, #1
 80062b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	40010000 	.word	0x40010000
 80062cc:	40000400 	.word	0x40000400
 80062d0:	40000800 	.word	0x40000800
 80062d4:	40000c00 	.word	0x40000c00
 80062d8:	40014000 	.word	0x40014000

080062dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d101      	bne.n	80062ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e041      	b.n	8006372 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d106      	bne.n	8006308 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f839 	bl	800637a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2202      	movs	r2, #2
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	3304      	adds	r3, #4
 8006318:	4619      	mov	r1, r3
 800631a:	4610      	mov	r0, r2
 800631c:	f000 fb8a 	bl	8006a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}

0800637a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800637a:	b480      	push	{r7}
 800637c:	b083      	sub	sp, #12
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006382:	bf00      	nop
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
	...

08006390 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d109      	bne.n	80063b4 <HAL_TIM_PWM_Start+0x24>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	bf14      	ite	ne
 80063ac:	2301      	movne	r3, #1
 80063ae:	2300      	moveq	r3, #0
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	e022      	b.n	80063fa <HAL_TIM_PWM_Start+0x6a>
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d109      	bne.n	80063ce <HAL_TIM_PWM_Start+0x3e>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	bf14      	ite	ne
 80063c6:	2301      	movne	r3, #1
 80063c8:	2300      	moveq	r3, #0
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	e015      	b.n	80063fa <HAL_TIM_PWM_Start+0x6a>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b08      	cmp	r3, #8
 80063d2:	d109      	bne.n	80063e8 <HAL_TIM_PWM_Start+0x58>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b01      	cmp	r3, #1
 80063de:	bf14      	ite	ne
 80063e0:	2301      	movne	r3, #1
 80063e2:	2300      	moveq	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	e008      	b.n	80063fa <HAL_TIM_PWM_Start+0x6a>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	bf14      	ite	ne
 80063f4:	2301      	movne	r3, #1
 80063f6:	2300      	moveq	r3, #0
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e068      	b.n	80064d4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d104      	bne.n	8006412 <HAL_TIM_PWM_Start+0x82>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2202      	movs	r2, #2
 800640c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006410:	e013      	b.n	800643a <HAL_TIM_PWM_Start+0xaa>
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	2b04      	cmp	r3, #4
 8006416:	d104      	bne.n	8006422 <HAL_TIM_PWM_Start+0x92>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2202      	movs	r2, #2
 800641c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006420:	e00b      	b.n	800643a <HAL_TIM_PWM_Start+0xaa>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d104      	bne.n	8006432 <HAL_TIM_PWM_Start+0xa2>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006430:	e003      	b.n	800643a <HAL_TIM_PWM_Start+0xaa>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2202      	movs	r2, #2
 8006436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2201      	movs	r2, #1
 8006440:	6839      	ldr	r1, [r7, #0]
 8006442:	4618      	mov	r0, r3
 8006444:	f000 fda2 	bl	8006f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a23      	ldr	r2, [pc, #140]	@ (80064dc <HAL_TIM_PWM_Start+0x14c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d107      	bne.n	8006462 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006460:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a1d      	ldr	r2, [pc, #116]	@ (80064dc <HAL_TIM_PWM_Start+0x14c>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d018      	beq.n	800649e <HAL_TIM_PWM_Start+0x10e>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006474:	d013      	beq.n	800649e <HAL_TIM_PWM_Start+0x10e>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a19      	ldr	r2, [pc, #100]	@ (80064e0 <HAL_TIM_PWM_Start+0x150>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d00e      	beq.n	800649e <HAL_TIM_PWM_Start+0x10e>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a17      	ldr	r2, [pc, #92]	@ (80064e4 <HAL_TIM_PWM_Start+0x154>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d009      	beq.n	800649e <HAL_TIM_PWM_Start+0x10e>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a16      	ldr	r2, [pc, #88]	@ (80064e8 <HAL_TIM_PWM_Start+0x158>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d004      	beq.n	800649e <HAL_TIM_PWM_Start+0x10e>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a14      	ldr	r2, [pc, #80]	@ (80064ec <HAL_TIM_PWM_Start+0x15c>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d111      	bne.n	80064c2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f003 0307 	and.w	r3, r3, #7
 80064a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2b06      	cmp	r3, #6
 80064ae:	d010      	beq.n	80064d2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 0201 	orr.w	r2, r2, #1
 80064be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064c0:	e007      	b.n	80064d2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f042 0201 	orr.w	r2, r2, #1
 80064d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3710      	adds	r7, #16
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	40010000 	.word	0x40010000
 80064e0:	40000400 	.word	0x40000400
 80064e4:	40000800 	.word	0x40000800
 80064e8:	40000c00 	.word	0x40000c00
 80064ec:	40014000 	.word	0x40014000

080064f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d020      	beq.n	8006554 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f003 0302 	and.w	r3, r3, #2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d01b      	beq.n	8006554 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f06f 0202 	mvn.w	r2, #2
 8006524:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	f003 0303 	and.w	r3, r3, #3
 8006536:	2b00      	cmp	r3, #0
 8006538:	d003      	beq.n	8006542 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fa5b 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 8006540:	e005      	b.n	800654e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 fa4d 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 fa5e 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f003 0304 	and.w	r3, r3, #4
 800655a:	2b00      	cmp	r3, #0
 800655c:	d020      	beq.n	80065a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f003 0304 	and.w	r3, r3, #4
 8006564:	2b00      	cmp	r3, #0
 8006566:	d01b      	beq.n	80065a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f06f 0204 	mvn.w	r2, #4
 8006570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006582:	2b00      	cmp	r3, #0
 8006584:	d003      	beq.n	800658e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fa35 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 800658c:	e005      	b.n	800659a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 fa27 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fa38 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	f003 0308 	and.w	r3, r3, #8
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d020      	beq.n	80065ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d01b      	beq.n	80065ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0208 	mvn.w	r2, #8
 80065bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2204      	movs	r2, #4
 80065c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 fa0f 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 80065d8:	e005      	b.n	80065e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fa01 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fa12 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	f003 0310 	and.w	r3, r3, #16
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d020      	beq.n	8006638 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f003 0310 	and.w	r3, r3, #16
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d01b      	beq.n	8006638 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0210 	mvn.w	r2, #16
 8006608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2208      	movs	r2, #8
 800660e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f9e9 	bl	80069f6 <HAL_TIM_IC_CaptureCallback>
 8006624:	e005      	b.n	8006632 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f9db 	bl	80069e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 f9ec 	bl	8006a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00c      	beq.n	800665c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	2b00      	cmp	r3, #0
 800664a:	d007      	beq.n	800665c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f06f 0201 	mvn.w	r2, #1
 8006654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f7fa fa54 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00c      	beq.n	8006680 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800666c:	2b00      	cmp	r3, #0
 800666e:	d007      	beq.n	8006680 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 fd24 	bl	80070c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00c      	beq.n	80066a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006690:	2b00      	cmp	r3, #0
 8006692:	d007      	beq.n	80066a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800669c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f9bd 	bl	8006a1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	f003 0320 	and.w	r3, r3, #32
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00c      	beq.n	80066c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f003 0320 	and.w	r3, r3, #32
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d007      	beq.n	80066c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f06f 0220 	mvn.w	r2, #32
 80066c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 fcf6 	bl	80070b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066c8:	bf00      	nop
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b086      	sub	sp, #24
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066dc:	2300      	movs	r3, #0
 80066de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d101      	bne.n	80066ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066ea:	2302      	movs	r3, #2
 80066ec:	e0ae      	b.n	800684c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b0c      	cmp	r3, #12
 80066fa:	f200 809f 	bhi.w	800683c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80066fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006704 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006704:	08006739 	.word	0x08006739
 8006708:	0800683d 	.word	0x0800683d
 800670c:	0800683d 	.word	0x0800683d
 8006710:	0800683d 	.word	0x0800683d
 8006714:	08006779 	.word	0x08006779
 8006718:	0800683d 	.word	0x0800683d
 800671c:	0800683d 	.word	0x0800683d
 8006720:	0800683d 	.word	0x0800683d
 8006724:	080067bb 	.word	0x080067bb
 8006728:	0800683d 	.word	0x0800683d
 800672c:	0800683d 	.word	0x0800683d
 8006730:	0800683d 	.word	0x0800683d
 8006734:	080067fb 	.word	0x080067fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68b9      	ldr	r1, [r7, #8]
 800673e:	4618      	mov	r0, r3
 8006740:	f000 f9fe 	bl	8006b40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699a      	ldr	r2, [r3, #24]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f042 0208 	orr.w	r2, r2, #8
 8006752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699a      	ldr	r2, [r3, #24]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0204 	bic.w	r2, r2, #4
 8006762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6999      	ldr	r1, [r3, #24]
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	691a      	ldr	r2, [r3, #16]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	619a      	str	r2, [r3, #24]
      break;
 8006776:	e064      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68b9      	ldr	r1, [r7, #8]
 800677e:	4618      	mov	r0, r3
 8006780:	f000 fa44 	bl	8006c0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006792:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	699a      	ldr	r2, [r3, #24]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	6999      	ldr	r1, [r3, #24]
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	021a      	lsls	r2, r3, #8
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	619a      	str	r2, [r3, #24]
      break;
 80067b8:	e043      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68b9      	ldr	r1, [r7, #8]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f000 fa8f 	bl	8006ce4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	69da      	ldr	r2, [r3, #28]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f042 0208 	orr.w	r2, r2, #8
 80067d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	69da      	ldr	r2, [r3, #28]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0204 	bic.w	r2, r2, #4
 80067e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	69d9      	ldr	r1, [r3, #28]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	691a      	ldr	r2, [r3, #16]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	61da      	str	r2, [r3, #28]
      break;
 80067f8:	e023      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68b9      	ldr	r1, [r7, #8]
 8006800:	4618      	mov	r0, r3
 8006802:	f000 fad9 	bl	8006db8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	69da      	ldr	r2, [r3, #28]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006814:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	69da      	ldr	r2, [r3, #28]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006824:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69d9      	ldr	r1, [r3, #28]
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	021a      	lsls	r2, r3, #8
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	430a      	orrs	r2, r1
 8006838:	61da      	str	r2, [r3, #28]
      break;
 800683a:	e002      	b.n	8006842 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	75fb      	strb	r3, [r7, #23]
      break;
 8006840:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800684a:	7dfb      	ldrb	r3, [r7, #23]
}
 800684c:	4618      	mov	r0, r3
 800684e:	3718      	adds	r7, #24
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800685e:	2300      	movs	r3, #0
 8006860:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006868:	2b01      	cmp	r3, #1
 800686a:	d101      	bne.n	8006870 <HAL_TIM_ConfigClockSource+0x1c>
 800686c:	2302      	movs	r3, #2
 800686e:	e0b4      	b.n	80069da <HAL_TIM_ConfigClockSource+0x186>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800688e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006896:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68ba      	ldr	r2, [r7, #8]
 800689e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068a8:	d03e      	beq.n	8006928 <HAL_TIM_ConfigClockSource+0xd4>
 80068aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ae:	f200 8087 	bhi.w	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068b6:	f000 8086 	beq.w	80069c6 <HAL_TIM_ConfigClockSource+0x172>
 80068ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068be:	d87f      	bhi.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068c0:	2b70      	cmp	r3, #112	@ 0x70
 80068c2:	d01a      	beq.n	80068fa <HAL_TIM_ConfigClockSource+0xa6>
 80068c4:	2b70      	cmp	r3, #112	@ 0x70
 80068c6:	d87b      	bhi.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068c8:	2b60      	cmp	r3, #96	@ 0x60
 80068ca:	d050      	beq.n	800696e <HAL_TIM_ConfigClockSource+0x11a>
 80068cc:	2b60      	cmp	r3, #96	@ 0x60
 80068ce:	d877      	bhi.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068d0:	2b50      	cmp	r3, #80	@ 0x50
 80068d2:	d03c      	beq.n	800694e <HAL_TIM_ConfigClockSource+0xfa>
 80068d4:	2b50      	cmp	r3, #80	@ 0x50
 80068d6:	d873      	bhi.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068d8:	2b40      	cmp	r3, #64	@ 0x40
 80068da:	d058      	beq.n	800698e <HAL_TIM_ConfigClockSource+0x13a>
 80068dc:	2b40      	cmp	r3, #64	@ 0x40
 80068de:	d86f      	bhi.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068e0:	2b30      	cmp	r3, #48	@ 0x30
 80068e2:	d064      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0x15a>
 80068e4:	2b30      	cmp	r3, #48	@ 0x30
 80068e6:	d86b      	bhi.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068e8:	2b20      	cmp	r3, #32
 80068ea:	d060      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0x15a>
 80068ec:	2b20      	cmp	r3, #32
 80068ee:	d867      	bhi.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d05c      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0x15a>
 80068f4:	2b10      	cmp	r3, #16
 80068f6:	d05a      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0x15a>
 80068f8:	e062      	b.n	80069c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800690a:	f000 fb1f 	bl	8006f4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800691c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68ba      	ldr	r2, [r7, #8]
 8006924:	609a      	str	r2, [r3, #8]
      break;
 8006926:	e04f      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006938:	f000 fb08 	bl	8006f4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	689a      	ldr	r2, [r3, #8]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800694a:	609a      	str	r2, [r3, #8]
      break;
 800694c:	e03c      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800695a:	461a      	mov	r2, r3
 800695c:	f000 fa7c 	bl	8006e58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2150      	movs	r1, #80	@ 0x50
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fad5 	bl	8006f16 <TIM_ITRx_SetConfig>
      break;
 800696c:	e02c      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800697a:	461a      	mov	r2, r3
 800697c:	f000 fa9b 	bl	8006eb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2160      	movs	r1, #96	@ 0x60
 8006986:	4618      	mov	r0, r3
 8006988:	f000 fac5 	bl	8006f16 <TIM_ITRx_SetConfig>
      break;
 800698c:	e01c      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800699a:	461a      	mov	r2, r3
 800699c:	f000 fa5c 	bl	8006e58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2140      	movs	r1, #64	@ 0x40
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 fab5 	bl	8006f16 <TIM_ITRx_SetConfig>
      break;
 80069ac:	e00c      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4619      	mov	r1, r3
 80069b8:	4610      	mov	r0, r2
 80069ba:	f000 faac 	bl	8006f16 <TIM_ITRx_SetConfig>
      break;
 80069be:	e003      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	73fb      	strb	r3, [r7, #15]
      break;
 80069c4:	e000      	b.n	80069c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80069c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b083      	sub	sp, #12
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069ea:	bf00      	nop
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069f6:	b480      	push	{r7}
 80069f8:	b083      	sub	sp, #12
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069fe:	bf00      	nop
 8006a00:	370c      	adds	r7, #12
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b083      	sub	sp, #12
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
	...

08006a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a37      	ldr	r2, [pc, #220]	@ (8006b24 <TIM_Base_SetConfig+0xf0>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d00f      	beq.n	8006a6c <TIM_Base_SetConfig+0x38>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a52:	d00b      	beq.n	8006a6c <TIM_Base_SetConfig+0x38>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a34      	ldr	r2, [pc, #208]	@ (8006b28 <TIM_Base_SetConfig+0xf4>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d007      	beq.n	8006a6c <TIM_Base_SetConfig+0x38>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a33      	ldr	r2, [pc, #204]	@ (8006b2c <TIM_Base_SetConfig+0xf8>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d003      	beq.n	8006a6c <TIM_Base_SetConfig+0x38>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a32      	ldr	r2, [pc, #200]	@ (8006b30 <TIM_Base_SetConfig+0xfc>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d108      	bne.n	8006a7e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a28      	ldr	r2, [pc, #160]	@ (8006b24 <TIM_Base_SetConfig+0xf0>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d01b      	beq.n	8006abe <TIM_Base_SetConfig+0x8a>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a8c:	d017      	beq.n	8006abe <TIM_Base_SetConfig+0x8a>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a25      	ldr	r2, [pc, #148]	@ (8006b28 <TIM_Base_SetConfig+0xf4>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d013      	beq.n	8006abe <TIM_Base_SetConfig+0x8a>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a24      	ldr	r2, [pc, #144]	@ (8006b2c <TIM_Base_SetConfig+0xf8>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d00f      	beq.n	8006abe <TIM_Base_SetConfig+0x8a>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a23      	ldr	r2, [pc, #140]	@ (8006b30 <TIM_Base_SetConfig+0xfc>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d00b      	beq.n	8006abe <TIM_Base_SetConfig+0x8a>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a22      	ldr	r2, [pc, #136]	@ (8006b34 <TIM_Base_SetConfig+0x100>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d007      	beq.n	8006abe <TIM_Base_SetConfig+0x8a>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a21      	ldr	r2, [pc, #132]	@ (8006b38 <TIM_Base_SetConfig+0x104>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d003      	beq.n	8006abe <TIM_Base_SetConfig+0x8a>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a20      	ldr	r2, [pc, #128]	@ (8006b3c <TIM_Base_SetConfig+0x108>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d108      	bne.n	8006ad0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ac4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	689a      	ldr	r2, [r3, #8]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a0c      	ldr	r2, [pc, #48]	@ (8006b24 <TIM_Base_SetConfig+0xf0>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d103      	bne.n	8006afe <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	691a      	ldr	r2, [r3, #16]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f043 0204 	orr.w	r2, r3, #4
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	601a      	str	r2, [r3, #0]
}
 8006b16:	bf00      	nop
 8006b18:	3714      	adds	r7, #20
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	40010000 	.word	0x40010000
 8006b28:	40000400 	.word	0x40000400
 8006b2c:	40000800 	.word	0x40000800
 8006b30:	40000c00 	.word	0x40000c00
 8006b34:	40014000 	.word	0x40014000
 8006b38:	40014400 	.word	0x40014400
 8006b3c:	40014800 	.word	0x40014800

08006b40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	f023 0201 	bic.w	r2, r3, #1
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f023 0303 	bic.w	r3, r3, #3
 8006b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f023 0302 	bic.w	r3, r3, #2
 8006b88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a1c      	ldr	r2, [pc, #112]	@ (8006c08 <TIM_OC1_SetConfig+0xc8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d10c      	bne.n	8006bb6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f023 0308 	bic.w	r3, r3, #8
 8006ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	697a      	ldr	r2, [r7, #20]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f023 0304 	bic.w	r3, r3, #4
 8006bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a13      	ldr	r2, [pc, #76]	@ (8006c08 <TIM_OC1_SetConfig+0xc8>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d111      	bne.n	8006be2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	697a      	ldr	r2, [r7, #20]
 8006bfa:	621a      	str	r2, [r3, #32]
}
 8006bfc:	bf00      	nop
 8006bfe:	371c      	adds	r7, #28
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr
 8006c08:	40010000 	.word	0x40010000

08006c0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	f023 0210 	bic.w	r2, r3, #16
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	021b      	lsls	r3, r3, #8
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	f023 0320 	bic.w	r3, r3, #32
 8006c56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	011b      	lsls	r3, r3, #4
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a1e      	ldr	r2, [pc, #120]	@ (8006ce0 <TIM_OC2_SetConfig+0xd4>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d10d      	bne.n	8006c88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	011b      	lsls	r3, r3, #4
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a15      	ldr	r2, [pc, #84]	@ (8006ce0 <TIM_OC2_SetConfig+0xd4>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d113      	bne.n	8006cb8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	693a      	ldr	r2, [r7, #16]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	699b      	ldr	r3, [r3, #24]
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	693a      	ldr	r2, [r7, #16]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	621a      	str	r2, [r3, #32]
}
 8006cd2:	bf00      	nop
 8006cd4:	371c      	adds	r7, #28
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop
 8006ce0:	40010000 	.word	0x40010000

08006ce4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a1b      	ldr	r3, [r3, #32]
 8006cf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	69db      	ldr	r3, [r3, #28]
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f023 0303 	bic.w	r3, r3, #3
 8006d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	021b      	lsls	r3, r3, #8
 8006d34:	697a      	ldr	r2, [r7, #20]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8006db4 <TIM_OC3_SetConfig+0xd0>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d10d      	bne.n	8006d5e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	021b      	lsls	r3, r3, #8
 8006d50:	697a      	ldr	r2, [r7, #20]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a14      	ldr	r2, [pc, #80]	@ (8006db4 <TIM_OC3_SetConfig+0xd0>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d113      	bne.n	8006d8e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	011b      	lsls	r3, r3, #4
 8006d7c:	693a      	ldr	r2, [r7, #16]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	011b      	lsls	r3, r3, #4
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	621a      	str	r2, [r3, #32]
}
 8006da8:	bf00      	nop
 8006daa:	371c      	adds	r7, #28
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	40010000 	.word	0x40010000

08006db8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	021b      	lsls	r3, r3, #8
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	031b      	lsls	r3, r3, #12
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a10      	ldr	r2, [pc, #64]	@ (8006e54 <TIM_OC4_SetConfig+0x9c>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d109      	bne.n	8006e2c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	019b      	lsls	r3, r3, #6
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	621a      	str	r2, [r3, #32]
}
 8006e46:	bf00      	nop
 8006e48:	371c      	adds	r7, #28
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40010000 	.word	0x40010000

08006e58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b087      	sub	sp, #28
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	60b9      	str	r1, [r7, #8]
 8006e62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
 8006e68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	f023 0201 	bic.w	r2, r3, #1
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	699b      	ldr	r3, [r3, #24]
 8006e7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	011b      	lsls	r3, r3, #4
 8006e88:	693a      	ldr	r2, [r7, #16]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f023 030a 	bic.w	r3, r3, #10
 8006e94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e96:	697a      	ldr	r2, [r7, #20]
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	621a      	str	r2, [r3, #32]
}
 8006eaa:	bf00      	nop
 8006eac:	371c      	adds	r7, #28
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr

08006eb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b087      	sub	sp, #28
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	60f8      	str	r0, [r7, #12]
 8006ebe:	60b9      	str	r1, [r7, #8]
 8006ec0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	f023 0210 	bic.w	r2, r3, #16
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ee0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	031b      	lsls	r3, r3, #12
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006ef2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	011b      	lsls	r3, r3, #4
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	693a      	ldr	r2, [r7, #16]
 8006f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	621a      	str	r2, [r3, #32]
}
 8006f0a:	bf00      	nop
 8006f0c:	371c      	adds	r7, #28
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f16:	b480      	push	{r7}
 8006f18:	b085      	sub	sp, #20
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
 8006f1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f2e:	683a      	ldr	r2, [r7, #0]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	f043 0307 	orr.w	r3, r3, #7
 8006f38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	68fa      	ldr	r2, [r7, #12]
 8006f3e:	609a      	str	r2, [r3, #8]
}
 8006f40:	bf00      	nop
 8006f42:	3714      	adds	r7, #20
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b087      	sub	sp, #28
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	607a      	str	r2, [r7, #4]
 8006f58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	021a      	lsls	r2, r3, #8
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	431a      	orrs	r2, r3
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	697a      	ldr	r2, [r7, #20]
 8006f7e:	609a      	str	r2, [r3, #8]
}
 8006f80:	bf00      	nop
 8006f82:	371c      	adds	r7, #28
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b087      	sub	sp, #28
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	60b9      	str	r1, [r7, #8]
 8006f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	f003 031f 	and.w	r3, r3, #31
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6a1a      	ldr	r2, [r3, #32]
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	43db      	mvns	r3, r3
 8006fae:	401a      	ands	r2, r3
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6a1a      	ldr	r2, [r3, #32]
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	f003 031f 	and.w	r3, r3, #31
 8006fbe:	6879      	ldr	r1, [r7, #4]
 8006fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8006fc4:	431a      	orrs	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	621a      	str	r2, [r3, #32]
}
 8006fca:	bf00      	nop
 8006fcc:	371c      	adds	r7, #28
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr
	...

08006fd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d101      	bne.n	8006ff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fec:	2302      	movs	r3, #2
 8006fee:	e050      	b.n	8007092 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a1c      	ldr	r2, [pc, #112]	@ (80070a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d018      	beq.n	8007066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800703c:	d013      	beq.n	8007066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a18      	ldr	r2, [pc, #96]	@ (80070a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d00e      	beq.n	8007066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a16      	ldr	r2, [pc, #88]	@ (80070a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d009      	beq.n	8007066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a15      	ldr	r2, [pc, #84]	@ (80070ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d004      	beq.n	8007066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a13      	ldr	r2, [pc, #76]	@ (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d10c      	bne.n	8007080 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800706c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	4313      	orrs	r3, r2
 8007076:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	3714      	adds	r7, #20
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	40010000 	.word	0x40010000
 80070a4:	40000400 	.word	0x40000400
 80070a8:	40000800 	.word	0x40000800
 80070ac:	40000c00 	.word	0x40000c00
 80070b0:	40014000 	.word	0x40014000

080070b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070dc:	b084      	sub	sp, #16
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	f107 001c 	add.w	r0, r7, #28
 80070ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d123      	bne.n	800713e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800710a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800711e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007122:	2b01      	cmp	r3, #1
 8007124:	d105      	bne.n	8007132 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f001 fae8 	bl	8008708 <USB_CoreReset>
 8007138:	4603      	mov	r3, r0
 800713a:	73fb      	strb	r3, [r7, #15]
 800713c:	e01b      	b.n	8007176 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	68db      	ldr	r3, [r3, #12]
 8007142:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f001 fadc 	bl	8008708 <USB_CoreReset>
 8007150:	4603      	mov	r3, r0
 8007152:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007154:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007158:	2b00      	cmp	r3, #0
 800715a:	d106      	bne.n	800716a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007160:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	639a      	str	r2, [r3, #56]	@ 0x38
 8007168:	e005      	b.n	8007176 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007176:	7fbb      	ldrb	r3, [r7, #30]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d10b      	bne.n	8007194 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f043 0206 	orr.w	r2, r3, #6
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f043 0220 	orr.w	r2, r3, #32
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007194:	7bfb      	ldrb	r3, [r7, #15]
}
 8007196:	4618      	mov	r0, r3
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071a0:	b004      	add	sp, #16
 80071a2:	4770      	bx	lr

080071a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	4613      	mov	r3, r2
 80071b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80071b2:	79fb      	ldrb	r3, [r7, #7]
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d165      	bne.n	8007284 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	4a41      	ldr	r2, [pc, #260]	@ (80072c0 <USB_SetTurnaroundTime+0x11c>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d906      	bls.n	80071ce <USB_SetTurnaroundTime+0x2a>
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	4a40      	ldr	r2, [pc, #256]	@ (80072c4 <USB_SetTurnaroundTime+0x120>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d202      	bcs.n	80071ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80071c8:	230f      	movs	r3, #15
 80071ca:	617b      	str	r3, [r7, #20]
 80071cc:	e062      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	4a3c      	ldr	r2, [pc, #240]	@ (80072c4 <USB_SetTurnaroundTime+0x120>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d306      	bcc.n	80071e4 <USB_SetTurnaroundTime+0x40>
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	4a3b      	ldr	r2, [pc, #236]	@ (80072c8 <USB_SetTurnaroundTime+0x124>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d202      	bcs.n	80071e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80071de:	230e      	movs	r3, #14
 80071e0:	617b      	str	r3, [r7, #20]
 80071e2:	e057      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	4a38      	ldr	r2, [pc, #224]	@ (80072c8 <USB_SetTurnaroundTime+0x124>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d306      	bcc.n	80071fa <USB_SetTurnaroundTime+0x56>
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	4a37      	ldr	r2, [pc, #220]	@ (80072cc <USB_SetTurnaroundTime+0x128>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d202      	bcs.n	80071fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80071f4:	230d      	movs	r3, #13
 80071f6:	617b      	str	r3, [r7, #20]
 80071f8:	e04c      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	4a33      	ldr	r2, [pc, #204]	@ (80072cc <USB_SetTurnaroundTime+0x128>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d306      	bcc.n	8007210 <USB_SetTurnaroundTime+0x6c>
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	4a32      	ldr	r2, [pc, #200]	@ (80072d0 <USB_SetTurnaroundTime+0x12c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d802      	bhi.n	8007210 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800720a:	230c      	movs	r3, #12
 800720c:	617b      	str	r3, [r7, #20]
 800720e:	e041      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	4a2f      	ldr	r2, [pc, #188]	@ (80072d0 <USB_SetTurnaroundTime+0x12c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d906      	bls.n	8007226 <USB_SetTurnaroundTime+0x82>
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	4a2e      	ldr	r2, [pc, #184]	@ (80072d4 <USB_SetTurnaroundTime+0x130>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d802      	bhi.n	8007226 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007220:	230b      	movs	r3, #11
 8007222:	617b      	str	r3, [r7, #20]
 8007224:	e036      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	4a2a      	ldr	r2, [pc, #168]	@ (80072d4 <USB_SetTurnaroundTime+0x130>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d906      	bls.n	800723c <USB_SetTurnaroundTime+0x98>
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	4a29      	ldr	r2, [pc, #164]	@ (80072d8 <USB_SetTurnaroundTime+0x134>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d802      	bhi.n	800723c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007236:	230a      	movs	r3, #10
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	e02b      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	4a26      	ldr	r2, [pc, #152]	@ (80072d8 <USB_SetTurnaroundTime+0x134>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d906      	bls.n	8007252 <USB_SetTurnaroundTime+0xae>
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	4a25      	ldr	r2, [pc, #148]	@ (80072dc <USB_SetTurnaroundTime+0x138>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d202      	bcs.n	8007252 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800724c:	2309      	movs	r3, #9
 800724e:	617b      	str	r3, [r7, #20]
 8007250:	e020      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	4a21      	ldr	r2, [pc, #132]	@ (80072dc <USB_SetTurnaroundTime+0x138>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d306      	bcc.n	8007268 <USB_SetTurnaroundTime+0xc4>
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	4a20      	ldr	r2, [pc, #128]	@ (80072e0 <USB_SetTurnaroundTime+0x13c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d802      	bhi.n	8007268 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007262:	2308      	movs	r3, #8
 8007264:	617b      	str	r3, [r7, #20]
 8007266:	e015      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	4a1d      	ldr	r2, [pc, #116]	@ (80072e0 <USB_SetTurnaroundTime+0x13c>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d906      	bls.n	800727e <USB_SetTurnaroundTime+0xda>
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	4a1c      	ldr	r2, [pc, #112]	@ (80072e4 <USB_SetTurnaroundTime+0x140>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d202      	bcs.n	800727e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007278:	2307      	movs	r3, #7
 800727a:	617b      	str	r3, [r7, #20]
 800727c:	e00a      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800727e:	2306      	movs	r3, #6
 8007280:	617b      	str	r3, [r7, #20]
 8007282:	e007      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007284:	79fb      	ldrb	r3, [r7, #7]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d102      	bne.n	8007290 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800728a:	2309      	movs	r3, #9
 800728c:	617b      	str	r3, [r7, #20]
 800728e:	e001      	b.n	8007294 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007290:	2309      	movs	r3, #9
 8007292:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	68da      	ldr	r2, [r3, #12]
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	029b      	lsls	r3, r3, #10
 80072a8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80072ac:	431a      	orrs	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80072b2:	2300      	movs	r3, #0
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	371c      	adds	r7, #28
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr
 80072c0:	00d8acbf 	.word	0x00d8acbf
 80072c4:	00e4e1c0 	.word	0x00e4e1c0
 80072c8:	00f42400 	.word	0x00f42400
 80072cc:	01067380 	.word	0x01067380
 80072d0:	011a499f 	.word	0x011a499f
 80072d4:	01312cff 	.word	0x01312cff
 80072d8:	014ca43f 	.word	0x014ca43f
 80072dc:	016e3600 	.word	0x016e3600
 80072e0:	01a6ab1f 	.word	0x01a6ab1f
 80072e4:	01e84800 	.word	0x01e84800

080072e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f043 0201 	orr.w	r2, r3, #1
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	370c      	adds	r7, #12
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800730a:	b480      	push	{r7}
 800730c:	b083      	sub	sp, #12
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f023 0201 	bic.w	r2, r3, #1
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b084      	sub	sp, #16
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	460b      	mov	r3, r1
 8007336:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007338:	2300      	movs	r3, #0
 800733a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007348:	78fb      	ldrb	r3, [r7, #3]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d115      	bne.n	800737a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800735a:	200a      	movs	r0, #10
 800735c:	f7fa fc1a 	bl	8001b94 <HAL_Delay>
      ms += 10U;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	330a      	adds	r3, #10
 8007364:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f001 f93f 	bl	80085ea <USB_GetMode>
 800736c:	4603      	mov	r3, r0
 800736e:	2b01      	cmp	r3, #1
 8007370:	d01e      	beq.n	80073b0 <USB_SetCurrentMode+0x84>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2bc7      	cmp	r3, #199	@ 0xc7
 8007376:	d9f0      	bls.n	800735a <USB_SetCurrentMode+0x2e>
 8007378:	e01a      	b.n	80073b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800737a:	78fb      	ldrb	r3, [r7, #3]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d115      	bne.n	80073ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800738c:	200a      	movs	r0, #10
 800738e:	f7fa fc01 	bl	8001b94 <HAL_Delay>
      ms += 10U;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	330a      	adds	r3, #10
 8007396:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f001 f926 	bl	80085ea <USB_GetMode>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d005      	beq.n	80073b0 <USB_SetCurrentMode+0x84>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2bc7      	cmp	r3, #199	@ 0xc7
 80073a8:	d9f0      	bls.n	800738c <USB_SetCurrentMode+0x60>
 80073aa:	e001      	b.n	80073b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e005      	b.n	80073bc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2bc8      	cmp	r3, #200	@ 0xc8
 80073b4:	d101      	bne.n	80073ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e000      	b.n	80073bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073c4:	b084      	sub	sp, #16
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b086      	sub	sp, #24
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80073d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073d6:	2300      	movs	r3, #0
 80073d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80073de:	2300      	movs	r3, #0
 80073e0:	613b      	str	r3, [r7, #16]
 80073e2:	e009      	b.n	80073f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	3340      	adds	r3, #64	@ 0x40
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	2200      	movs	r2, #0
 80073f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	3301      	adds	r3, #1
 80073f6:	613b      	str	r3, [r7, #16]
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	2b0e      	cmp	r3, #14
 80073fc:	d9f2      	bls.n	80073e4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80073fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007402:	2b00      	cmp	r3, #0
 8007404:	d11c      	bne.n	8007440 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007414:	f043 0302 	orr.w	r3, r3, #2
 8007418:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800741e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007436:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	639a      	str	r2, [r3, #56]	@ 0x38
 800743e:	e00b      	b.n	8007458 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007444:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007450:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800745e:	461a      	mov	r2, r3
 8007460:	2300      	movs	r3, #0
 8007462:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007464:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007468:	2b01      	cmp	r3, #1
 800746a:	d10d      	bne.n	8007488 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800746c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007470:	2b00      	cmp	r3, #0
 8007472:	d104      	bne.n	800747e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007474:	2100      	movs	r1, #0
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f968 	bl	800774c <USB_SetDevSpeed>
 800747c:	e008      	b.n	8007490 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800747e:	2101      	movs	r1, #1
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 f963 	bl	800774c <USB_SetDevSpeed>
 8007486:	e003      	b.n	8007490 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007488:	2103      	movs	r1, #3
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f95e 	bl	800774c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007490:	2110      	movs	r1, #16
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f8fa 	bl	800768c <USB_FlushTxFifo>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d001      	beq.n	80074a2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 f924 	bl	80076f0 <USB_FlushRxFifo>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d001      	beq.n	80074b2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b8:	461a      	mov	r2, r3
 80074ba:	2300      	movs	r3, #0
 80074bc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074c4:	461a      	mov	r2, r3
 80074c6:	2300      	movs	r3, #0
 80074c8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074d0:	461a      	mov	r2, r3
 80074d2:	2300      	movs	r3, #0
 80074d4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074d6:	2300      	movs	r3, #0
 80074d8:	613b      	str	r3, [r7, #16]
 80074da:	e043      	b.n	8007564 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	015a      	lsls	r2, r3, #5
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	4413      	add	r3, r2
 80074e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074f2:	d118      	bne.n	8007526 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10a      	bne.n	8007510 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	015a      	lsls	r2, r3, #5
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	4413      	add	r3, r2
 8007502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007506:	461a      	mov	r2, r3
 8007508:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800750c:	6013      	str	r3, [r2, #0]
 800750e:	e013      	b.n	8007538 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	015a      	lsls	r2, r3, #5
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	4413      	add	r3, r2
 8007518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800751c:	461a      	mov	r2, r3
 800751e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007522:	6013      	str	r3, [r2, #0]
 8007524:	e008      	b.n	8007538 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	015a      	lsls	r2, r3, #5
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	4413      	add	r3, r2
 800752e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007532:	461a      	mov	r2, r3
 8007534:	2300      	movs	r3, #0
 8007536:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	015a      	lsls	r2, r3, #5
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	4413      	add	r3, r2
 8007540:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007544:	461a      	mov	r2, r3
 8007546:	2300      	movs	r3, #0
 8007548:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	015a      	lsls	r2, r3, #5
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	4413      	add	r3, r2
 8007552:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007556:	461a      	mov	r2, r3
 8007558:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800755c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	3301      	adds	r3, #1
 8007562:	613b      	str	r3, [r7, #16]
 8007564:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007568:	461a      	mov	r2, r3
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	4293      	cmp	r3, r2
 800756e:	d3b5      	bcc.n	80074dc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007570:	2300      	movs	r3, #0
 8007572:	613b      	str	r3, [r7, #16]
 8007574:	e043      	b.n	80075fe <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	015a      	lsls	r2, r3, #5
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	4413      	add	r3, r2
 800757e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007588:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800758c:	d118      	bne.n	80075c0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d10a      	bne.n	80075aa <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	015a      	lsls	r2, r3, #5
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	4413      	add	r3, r2
 800759c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075a0:	461a      	mov	r2, r3
 80075a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80075a6:	6013      	str	r3, [r2, #0]
 80075a8:	e013      	b.n	80075d2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	015a      	lsls	r2, r3, #5
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	4413      	add	r3, r2
 80075b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075b6:	461a      	mov	r2, r3
 80075b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80075bc:	6013      	str	r3, [r2, #0]
 80075be:	e008      	b.n	80075d2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	015a      	lsls	r2, r3, #5
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	4413      	add	r3, r2
 80075c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075cc:	461a      	mov	r2, r3
 80075ce:	2300      	movs	r3, #0
 80075d0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	015a      	lsls	r2, r3, #5
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	4413      	add	r3, r2
 80075da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075de:	461a      	mov	r2, r3
 80075e0:	2300      	movs	r3, #0
 80075e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	015a      	lsls	r2, r3, #5
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	4413      	add	r3, r2
 80075ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075f0:	461a      	mov	r2, r3
 80075f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80075f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	3301      	adds	r3, #1
 80075fc:	613b      	str	r3, [r7, #16]
 80075fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007602:	461a      	mov	r2, r3
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	4293      	cmp	r3, r2
 8007608:	d3b5      	bcc.n	8007576 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007618:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800761c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800762a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800762c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007630:	2b00      	cmp	r3, #0
 8007632:	d105      	bne.n	8007640 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	699b      	ldr	r3, [r3, #24]
 8007638:	f043 0210 	orr.w	r2, r3, #16
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	699a      	ldr	r2, [r3, #24]
 8007644:	4b10      	ldr	r3, [pc, #64]	@ (8007688 <USB_DevInit+0x2c4>)
 8007646:	4313      	orrs	r3, r2
 8007648:	687a      	ldr	r2, [r7, #4]
 800764a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800764c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007650:	2b00      	cmp	r3, #0
 8007652:	d005      	beq.n	8007660 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	f043 0208 	orr.w	r2, r3, #8
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007660:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007664:	2b01      	cmp	r3, #1
 8007666:	d107      	bne.n	8007678 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007670:	f043 0304 	orr.w	r3, r3, #4
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007678:	7dfb      	ldrb	r3, [r7, #23]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007684:	b004      	add	sp, #16
 8007686:	4770      	bx	lr
 8007688:	803c3800 	.word	0x803c3800

0800768c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800768c:	b480      	push	{r7}
 800768e:	b085      	sub	sp, #20
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007696:	2300      	movs	r3, #0
 8007698:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	3301      	adds	r3, #1
 800769e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076a6:	d901      	bls.n	80076ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80076a8:	2303      	movs	r3, #3
 80076aa:	e01b      	b.n	80076e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	691b      	ldr	r3, [r3, #16]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	daf2      	bge.n	800769a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80076b4:	2300      	movs	r3, #0
 80076b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	019b      	lsls	r3, r3, #6
 80076bc:	f043 0220 	orr.w	r2, r3, #32
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	3301      	adds	r3, #1
 80076c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076d0:	d901      	bls.n	80076d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e006      	b.n	80076e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	f003 0320 	and.w	r3, r3, #32
 80076de:	2b20      	cmp	r3, #32
 80076e0:	d0f0      	beq.n	80076c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3714      	adds	r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076f8:	2300      	movs	r3, #0
 80076fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	3301      	adds	r3, #1
 8007700:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007708:	d901      	bls.n	800770e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800770a:	2303      	movs	r3, #3
 800770c:	e018      	b.n	8007740 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	2b00      	cmp	r3, #0
 8007714:	daf2      	bge.n	80076fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2210      	movs	r2, #16
 800771e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	3301      	adds	r3, #1
 8007724:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800772c:	d901      	bls.n	8007732 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e006      	b.n	8007740 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	f003 0310 	and.w	r3, r3, #16
 800773a:	2b10      	cmp	r3, #16
 800773c:	d0f0      	beq.n	8007720 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800774c:	b480      	push	{r7}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	460b      	mov	r3, r1
 8007756:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	78fb      	ldrb	r3, [r7, #3]
 8007766:	68f9      	ldr	r1, [r7, #12]
 8007768:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800776c:	4313      	orrs	r3, r2
 800776e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800777e:	b480      	push	{r7}
 8007780:	b087      	sub	sp, #28
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	f003 0306 	and.w	r3, r3, #6
 8007796:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d102      	bne.n	80077a4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800779e:	2300      	movs	r3, #0
 80077a0:	75fb      	strb	r3, [r7, #23]
 80077a2:	e00a      	b.n	80077ba <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d002      	beq.n	80077b0 <USB_GetDevSpeed+0x32>
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2b06      	cmp	r3, #6
 80077ae:	d102      	bne.n	80077b6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80077b0:	2302      	movs	r3, #2
 80077b2:	75fb      	strb	r3, [r7, #23]
 80077b4:	e001      	b.n	80077ba <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80077b6:	230f      	movs	r3, #15
 80077b8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80077ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	371c      	adds	r7, #28
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	785b      	ldrb	r3, [r3, #1]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d13a      	bne.n	800785a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077ea:	69da      	ldr	r2, [r3, #28]
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	f003 030f 	and.w	r3, r3, #15
 80077f4:	2101      	movs	r1, #1
 80077f6:	fa01 f303 	lsl.w	r3, r1, r3
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	68f9      	ldr	r1, [r7, #12]
 80077fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007802:	4313      	orrs	r3, r2
 8007804:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	015a      	lsls	r2, r3, #5
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	4413      	add	r3, r2
 800780e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d155      	bne.n	80078c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	791b      	ldrb	r3, [r3, #4]
 8007836:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007838:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	059b      	lsls	r3, r3, #22
 800783e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007840:	4313      	orrs	r3, r2
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	0151      	lsls	r1, r2, #5
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	440a      	add	r2, r1
 800784a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800784e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007852:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007856:	6013      	str	r3, [r2, #0]
 8007858:	e036      	b.n	80078c8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007860:	69da      	ldr	r2, [r3, #28]
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	f003 030f 	and.w	r3, r3, #15
 800786a:	2101      	movs	r1, #1
 800786c:	fa01 f303 	lsl.w	r3, r1, r3
 8007870:	041b      	lsls	r3, r3, #16
 8007872:	68f9      	ldr	r1, [r7, #12]
 8007874:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007878:	4313      	orrs	r3, r2
 800787a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	015a      	lsls	r2, r3, #5
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	4413      	add	r3, r2
 8007884:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d11a      	bne.n	80078c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	015a      	lsls	r2, r3, #5
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	4413      	add	r3, r2
 800789a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	791b      	ldrb	r3, [r3, #4]
 80078ac:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80078ae:	430b      	orrs	r3, r1
 80078b0:	4313      	orrs	r3, r2
 80078b2:	68ba      	ldr	r2, [r7, #8]
 80078b4:	0151      	lsls	r1, r2, #5
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	440a      	add	r2, r1
 80078ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078c6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3714      	adds	r7, #20
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr
	...

080078d8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80078d8:	b480      	push	{r7}
 80078da:	b085      	sub	sp, #20
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	785b      	ldrb	r3, [r3, #1]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d161      	bne.n	80079b8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	015a      	lsls	r2, r3, #5
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	4413      	add	r3, r2
 80078fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007906:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800790a:	d11f      	bne.n	800794c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	015a      	lsls	r2, r3, #5
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	4413      	add	r3, r2
 8007914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68ba      	ldr	r2, [r7, #8]
 800791c:	0151      	lsls	r1, r2, #5
 800791e:	68fa      	ldr	r2, [r7, #12]
 8007920:	440a      	add	r2, r1
 8007922:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007926:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800792a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	015a      	lsls	r2, r3, #5
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	4413      	add	r3, r2
 8007934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	68ba      	ldr	r2, [r7, #8]
 800793c:	0151      	lsls	r1, r2, #5
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	440a      	add	r2, r1
 8007942:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007946:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800794a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007952:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	781b      	ldrb	r3, [r3, #0]
 8007958:	f003 030f 	and.w	r3, r3, #15
 800795c:	2101      	movs	r1, #1
 800795e:	fa01 f303 	lsl.w	r3, r1, r3
 8007962:	b29b      	uxth	r3, r3
 8007964:	43db      	mvns	r3, r3
 8007966:	68f9      	ldr	r1, [r7, #12]
 8007968:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800796c:	4013      	ands	r3, r2
 800796e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007976:	69da      	ldr	r2, [r3, #28]
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	f003 030f 	and.w	r3, r3, #15
 8007980:	2101      	movs	r1, #1
 8007982:	fa01 f303 	lsl.w	r3, r1, r3
 8007986:	b29b      	uxth	r3, r3
 8007988:	43db      	mvns	r3, r3
 800798a:	68f9      	ldr	r1, [r7, #12]
 800798c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007990:	4013      	ands	r3, r2
 8007992:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	015a      	lsls	r2, r3, #5
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	4413      	add	r3, r2
 800799c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	0159      	lsls	r1, r3, #5
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	440b      	add	r3, r1
 80079aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ae:	4619      	mov	r1, r3
 80079b0:	4b35      	ldr	r3, [pc, #212]	@ (8007a88 <USB_DeactivateEndpoint+0x1b0>)
 80079b2:	4013      	ands	r3, r2
 80079b4:	600b      	str	r3, [r1, #0]
 80079b6:	e060      	b.n	8007a7a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	015a      	lsls	r2, r3, #5
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	4413      	add	r3, r2
 80079c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079ce:	d11f      	bne.n	8007a10 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	015a      	lsls	r2, r3, #5
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	4413      	add	r3, r2
 80079d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68ba      	ldr	r2, [r7, #8]
 80079e0:	0151      	lsls	r1, r2, #5
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	440a      	add	r2, r1
 80079e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80079ee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	015a      	lsls	r2, r3, #5
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	4413      	add	r3, r2
 80079f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68ba      	ldr	r2, [r7, #8]
 8007a00:	0151      	lsls	r1, r2, #5
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	440a      	add	r2, r1
 8007a06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a0e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	781b      	ldrb	r3, [r3, #0]
 8007a1c:	f003 030f 	and.w	r3, r3, #15
 8007a20:	2101      	movs	r1, #1
 8007a22:	fa01 f303 	lsl.w	r3, r1, r3
 8007a26:	041b      	lsls	r3, r3, #16
 8007a28:	43db      	mvns	r3, r3
 8007a2a:	68f9      	ldr	r1, [r7, #12]
 8007a2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a30:	4013      	ands	r3, r2
 8007a32:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a3a:	69da      	ldr	r2, [r3, #28]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	f003 030f 	and.w	r3, r3, #15
 8007a44:	2101      	movs	r1, #1
 8007a46:	fa01 f303 	lsl.w	r3, r1, r3
 8007a4a:	041b      	lsls	r3, r3, #16
 8007a4c:	43db      	mvns	r3, r3
 8007a4e:	68f9      	ldr	r1, [r7, #12]
 8007a50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a54:	4013      	ands	r3, r2
 8007a56:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	015a      	lsls	r2, r3, #5
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	0159      	lsls	r1, r3, #5
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	440b      	add	r3, r1
 8007a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a72:	4619      	mov	r1, r3
 8007a74:	4b05      	ldr	r3, [pc, #20]	@ (8007a8c <USB_DeactivateEndpoint+0x1b4>)
 8007a76:	4013      	ands	r3, r2
 8007a78:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3714      	adds	r7, #20
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	ec337800 	.word	0xec337800
 8007a8c:	eff37800 	.word	0xeff37800

08007a90 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b08a      	sub	sp, #40	@ 0x28
 8007a94:	af02      	add	r7, sp, #8
 8007a96:	60f8      	str	r0, [r7, #12]
 8007a98:	60b9      	str	r1, [r7, #8]
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	785b      	ldrb	r3, [r3, #1]
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	f040 817f 	bne.w	8007db0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d132      	bne.n	8007b20 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	015a      	lsls	r2, r3, #5
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac6:	691b      	ldr	r3, [r3, #16]
 8007ac8:	69ba      	ldr	r2, [r7, #24]
 8007aca:	0151      	lsls	r1, r2, #5
 8007acc:	69fa      	ldr	r2, [r7, #28]
 8007ace:	440a      	add	r2, r1
 8007ad0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ad4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007ad8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007adc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	015a      	lsls	r2, r3, #5
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	4413      	add	r3, r2
 8007ae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	69ba      	ldr	r2, [r7, #24]
 8007aee:	0151      	lsls	r1, r2, #5
 8007af0:	69fa      	ldr	r2, [r7, #28]
 8007af2:	440a      	add	r2, r1
 8007af4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007af8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007afc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	015a      	lsls	r2, r3, #5
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	4413      	add	r3, r2
 8007b06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	69ba      	ldr	r2, [r7, #24]
 8007b0e:	0151      	lsls	r1, r2, #5
 8007b10:	69fa      	ldr	r2, [r7, #28]
 8007b12:	440a      	add	r2, r1
 8007b14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b18:	0cdb      	lsrs	r3, r3, #19
 8007b1a:	04db      	lsls	r3, r3, #19
 8007b1c:	6113      	str	r3, [r2, #16]
 8007b1e:	e097      	b.n	8007c50 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	015a      	lsls	r2, r3, #5
 8007b24:	69fb      	ldr	r3, [r7, #28]
 8007b26:	4413      	add	r3, r2
 8007b28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	69ba      	ldr	r2, [r7, #24]
 8007b30:	0151      	lsls	r1, r2, #5
 8007b32:	69fa      	ldr	r2, [r7, #28]
 8007b34:	440a      	add	r2, r1
 8007b36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b3a:	0cdb      	lsrs	r3, r3, #19
 8007b3c:	04db      	lsls	r3, r3, #19
 8007b3e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b4c:	691b      	ldr	r3, [r3, #16]
 8007b4e:	69ba      	ldr	r2, [r7, #24]
 8007b50:	0151      	lsls	r1, r2, #5
 8007b52:	69fa      	ldr	r2, [r7, #28]
 8007b54:	440a      	add	r2, r1
 8007b56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b5a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007b5e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007b62:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007b64:	69bb      	ldr	r3, [r7, #24]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d11a      	bne.n	8007ba0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	691a      	ldr	r2, [r3, #16]
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d903      	bls.n	8007b7e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	689a      	ldr	r2, [r3, #8]
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	015a      	lsls	r2, r3, #5
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	4413      	add	r3, r2
 8007b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	69ba      	ldr	r2, [r7, #24]
 8007b8e:	0151      	lsls	r1, r2, #5
 8007b90:	69fa      	ldr	r2, [r7, #28]
 8007b92:	440a      	add	r2, r1
 8007b94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b9c:	6113      	str	r3, [r2, #16]
 8007b9e:	e044      	b.n	8007c2a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	691a      	ldr	r2, [r3, #16]
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	4413      	add	r3, r2
 8007baa:	1e5a      	subs	r2, r3, #1
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	015a      	lsls	r2, r3, #5
 8007bba:	69fb      	ldr	r3, [r7, #28]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bc2:	691a      	ldr	r2, [r3, #16]
 8007bc4:	8afb      	ldrh	r3, [r7, #22]
 8007bc6:	04d9      	lsls	r1, r3, #19
 8007bc8:	4ba4      	ldr	r3, [pc, #656]	@ (8007e5c <USB_EPStartXfer+0x3cc>)
 8007bca:	400b      	ands	r3, r1
 8007bcc:	69b9      	ldr	r1, [r7, #24]
 8007bce:	0148      	lsls	r0, r1, #5
 8007bd0:	69f9      	ldr	r1, [r7, #28]
 8007bd2:	4401      	add	r1, r0
 8007bd4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	791b      	ldrb	r3, [r3, #4]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d122      	bne.n	8007c2a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	015a      	lsls	r2, r3, #5
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	0151      	lsls	r1, r2, #5
 8007bf6:	69fa      	ldr	r2, [r7, #28]
 8007bf8:	440a      	add	r2, r1
 8007bfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bfe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007c02:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	015a      	lsls	r2, r3, #5
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c10:	691a      	ldr	r2, [r3, #16]
 8007c12:	8afb      	ldrh	r3, [r7, #22]
 8007c14:	075b      	lsls	r3, r3, #29
 8007c16:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007c1a:	69b9      	ldr	r1, [r7, #24]
 8007c1c:	0148      	lsls	r0, r1, #5
 8007c1e:	69f9      	ldr	r1, [r7, #28]
 8007c20:	4401      	add	r1, r0
 8007c22:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007c26:	4313      	orrs	r3, r2
 8007c28:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	015a      	lsls	r2, r3, #5
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	4413      	add	r3, r2
 8007c32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c36:	691a      	ldr	r2, [r3, #16]
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	691b      	ldr	r3, [r3, #16]
 8007c3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c40:	69b9      	ldr	r1, [r7, #24]
 8007c42:	0148      	lsls	r0, r1, #5
 8007c44:	69f9      	ldr	r1, [r7, #28]
 8007c46:	4401      	add	r1, r0
 8007c48:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007c50:	79fb      	ldrb	r3, [r7, #7]
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d14b      	bne.n	8007cee <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	69db      	ldr	r3, [r3, #28]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d009      	beq.n	8007c72 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	015a      	lsls	r2, r3, #5
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	4413      	add	r3, r2
 8007c66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	69db      	ldr	r3, [r3, #28]
 8007c70:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	791b      	ldrb	r3, [r3, #4]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d128      	bne.n	8007ccc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d110      	bne.n	8007cac <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	015a      	lsls	r2, r3, #5
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	4413      	add	r3, r2
 8007c92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	69ba      	ldr	r2, [r7, #24]
 8007c9a:	0151      	lsls	r1, r2, #5
 8007c9c:	69fa      	ldr	r2, [r7, #28]
 8007c9e:	440a      	add	r2, r1
 8007ca0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ca4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ca8:	6013      	str	r3, [r2, #0]
 8007caa:	e00f      	b.n	8007ccc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007cac:	69bb      	ldr	r3, [r7, #24]
 8007cae:	015a      	lsls	r2, r3, #5
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	69ba      	ldr	r2, [r7, #24]
 8007cbc:	0151      	lsls	r1, r2, #5
 8007cbe:	69fa      	ldr	r2, [r7, #28]
 8007cc0:	440a      	add	r2, r1
 8007cc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cca:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	015a      	lsls	r2, r3, #5
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	69ba      	ldr	r2, [r7, #24]
 8007cdc:	0151      	lsls	r1, r2, #5
 8007cde:	69fa      	ldr	r2, [r7, #28]
 8007ce0:	440a      	add	r2, r1
 8007ce2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ce6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007cea:	6013      	str	r3, [r2, #0]
 8007cec:	e166      	b.n	8007fbc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	015a      	lsls	r2, r3, #5
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	69ba      	ldr	r2, [r7, #24]
 8007cfe:	0151      	lsls	r1, r2, #5
 8007d00:	69fa      	ldr	r2, [r7, #28]
 8007d02:	440a      	add	r2, r1
 8007d04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d08:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007d0c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	791b      	ldrb	r3, [r3, #4]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d015      	beq.n	8007d42 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 814e 	beq.w	8007fbc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	f003 030f 	and.w	r3, r3, #15
 8007d30:	2101      	movs	r1, #1
 8007d32:	fa01 f303 	lsl.w	r3, r1, r3
 8007d36:	69f9      	ldr	r1, [r7, #28]
 8007d38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	634b      	str	r3, [r1, #52]	@ 0x34
 8007d40:	e13c      	b.n	8007fbc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007d42:	69fb      	ldr	r3, [r7, #28]
 8007d44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d110      	bne.n	8007d74 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	015a      	lsls	r2, r3, #5
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	4413      	add	r3, r2
 8007d5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	69ba      	ldr	r2, [r7, #24]
 8007d62:	0151      	lsls	r1, r2, #5
 8007d64:	69fa      	ldr	r2, [r7, #28]
 8007d66:	440a      	add	r2, r1
 8007d68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007d70:	6013      	str	r3, [r2, #0]
 8007d72:	e00f      	b.n	8007d94 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	015a      	lsls	r2, r3, #5
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	69ba      	ldr	r2, [r7, #24]
 8007d84:	0151      	lsls	r1, r2, #5
 8007d86:	69fa      	ldr	r2, [r7, #28]
 8007d88:	440a      	add	r2, r1
 8007d8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d92:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	68d9      	ldr	r1, [r3, #12]
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	781a      	ldrb	r2, [r3, #0]
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	b298      	uxth	r0, r3
 8007da2:	79fb      	ldrb	r3, [r7, #7]
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	4603      	mov	r3, r0
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f000 f9b9 	bl	8008120 <USB_WritePacket>
 8007dae:	e105      	b.n	8007fbc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	015a      	lsls	r2, r3, #5
 8007db4:	69fb      	ldr	r3, [r7, #28]
 8007db6:	4413      	add	r3, r2
 8007db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	69ba      	ldr	r2, [r7, #24]
 8007dc0:	0151      	lsls	r1, r2, #5
 8007dc2:	69fa      	ldr	r2, [r7, #28]
 8007dc4:	440a      	add	r2, r1
 8007dc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dca:	0cdb      	lsrs	r3, r3, #19
 8007dcc:	04db      	lsls	r3, r3, #19
 8007dce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	69ba      	ldr	r2, [r7, #24]
 8007de0:	0151      	lsls	r1, r2, #5
 8007de2:	69fa      	ldr	r2, [r7, #28]
 8007de4:	440a      	add	r2, r1
 8007de6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007dee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007df2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007df4:	69bb      	ldr	r3, [r7, #24]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d132      	bne.n	8007e60 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d003      	beq.n	8007e0a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	689a      	ldr	r2, [r3, #8]
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	689a      	ldr	r2, [r3, #8]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007e12:	69bb      	ldr	r3, [r7, #24]
 8007e14:	015a      	lsls	r2, r3, #5
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	4413      	add	r3, r2
 8007e1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e1e:	691a      	ldr	r2, [r3, #16]
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	6a1b      	ldr	r3, [r3, #32]
 8007e24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e28:	69b9      	ldr	r1, [r7, #24]
 8007e2a:	0148      	lsls	r0, r1, #5
 8007e2c:	69f9      	ldr	r1, [r7, #28]
 8007e2e:	4401      	add	r1, r0
 8007e30:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007e34:	4313      	orrs	r3, r2
 8007e36:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	015a      	lsls	r2, r3, #5
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	4413      	add	r3, r2
 8007e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	69ba      	ldr	r2, [r7, #24]
 8007e48:	0151      	lsls	r1, r2, #5
 8007e4a:	69fa      	ldr	r2, [r7, #28]
 8007e4c:	440a      	add	r2, r1
 8007e4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e56:	6113      	str	r3, [r2, #16]
 8007e58:	e062      	b.n	8007f20 <USB_EPStartXfer+0x490>
 8007e5a:	bf00      	nop
 8007e5c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d123      	bne.n	8007eb0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	69fb      	ldr	r3, [r7, #28]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e74:	691a      	ldr	r2, [r3, #16]
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e7e:	69b9      	ldr	r1, [r7, #24]
 8007e80:	0148      	lsls	r0, r1, #5
 8007e82:	69f9      	ldr	r1, [r7, #28]
 8007e84:	4401      	add	r1, r0
 8007e86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	015a      	lsls	r2, r3, #5
 8007e92:	69fb      	ldr	r3, [r7, #28]
 8007e94:	4413      	add	r3, r2
 8007e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e9a:	691b      	ldr	r3, [r3, #16]
 8007e9c:	69ba      	ldr	r2, [r7, #24]
 8007e9e:	0151      	lsls	r1, r2, #5
 8007ea0:	69fa      	ldr	r2, [r7, #28]
 8007ea2:	440a      	add	r2, r1
 8007ea4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ea8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007eac:	6113      	str	r3, [r2, #16]
 8007eae:	e037      	b.n	8007f20 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	691a      	ldr	r2, [r3, #16]
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	4413      	add	r3, r2
 8007eba:	1e5a      	subs	r2, r3, #1
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	8afa      	ldrh	r2, [r7, #22]
 8007ecc:	fb03 f202 	mul.w	r2, r3, r2
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	015a      	lsls	r2, r3, #5
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	4413      	add	r3, r2
 8007edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ee0:	691a      	ldr	r2, [r3, #16]
 8007ee2:	8afb      	ldrh	r3, [r7, #22]
 8007ee4:	04d9      	lsls	r1, r3, #19
 8007ee6:	4b38      	ldr	r3, [pc, #224]	@ (8007fc8 <USB_EPStartXfer+0x538>)
 8007ee8:	400b      	ands	r3, r1
 8007eea:	69b9      	ldr	r1, [r7, #24]
 8007eec:	0148      	lsls	r0, r1, #5
 8007eee:	69f9      	ldr	r1, [r7, #28]
 8007ef0:	4401      	add	r1, r0
 8007ef2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	015a      	lsls	r2, r3, #5
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	4413      	add	r3, r2
 8007f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f06:	691a      	ldr	r2, [r3, #16]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	6a1b      	ldr	r3, [r3, #32]
 8007f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f10:	69b9      	ldr	r1, [r7, #24]
 8007f12:	0148      	lsls	r0, r1, #5
 8007f14:	69f9      	ldr	r1, [r7, #28]
 8007f16:	4401      	add	r1, r0
 8007f18:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007f20:	79fb      	ldrb	r3, [r7, #7]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d10d      	bne.n	8007f42 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d009      	beq.n	8007f42 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	68d9      	ldr	r1, [r3, #12]
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f3e:	460a      	mov	r2, r1
 8007f40:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	791b      	ldrb	r3, [r3, #4]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d128      	bne.n	8007f9c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d110      	bne.n	8007f7c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	015a      	lsls	r2, r3, #5
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	4413      	add	r3, r2
 8007f62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	69ba      	ldr	r2, [r7, #24]
 8007f6a:	0151      	lsls	r1, r2, #5
 8007f6c:	69fa      	ldr	r2, [r7, #28]
 8007f6e:	440a      	add	r2, r1
 8007f70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f78:	6013      	str	r3, [r2, #0]
 8007f7a:	e00f      	b.n	8007f9c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	0151      	lsls	r1, r2, #5
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	440a      	add	r2, r1
 8007f92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f9a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	69ba      	ldr	r2, [r7, #24]
 8007fac:	0151      	lsls	r1, r2, #5
 8007fae:	69fa      	ldr	r2, [r7, #28]
 8007fb0:	440a      	add	r2, r1
 8007fb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fb6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007fba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3720      	adds	r7, #32
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	1ff80000 	.word	0x1ff80000

08007fcc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b087      	sub	sp, #28
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	785b      	ldrb	r3, [r3, #1]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d14a      	bne.n	8008080 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	015a      	lsls	r2, r3, #5
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ffe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008002:	f040 8086 	bne.w	8008112 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	015a      	lsls	r2, r3, #5
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	4413      	add	r3, r2
 8008010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	683a      	ldr	r2, [r7, #0]
 8008018:	7812      	ldrb	r2, [r2, #0]
 800801a:	0151      	lsls	r1, r2, #5
 800801c:	693a      	ldr	r2, [r7, #16]
 800801e:	440a      	add	r2, r1
 8008020:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008024:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008028:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	015a      	lsls	r2, r3, #5
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	4413      	add	r3, r2
 8008034:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	683a      	ldr	r2, [r7, #0]
 800803c:	7812      	ldrb	r2, [r2, #0]
 800803e:	0151      	lsls	r1, r2, #5
 8008040:	693a      	ldr	r2, [r7, #16]
 8008042:	440a      	add	r2, r1
 8008044:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008048:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800804c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	3301      	adds	r3, #1
 8008052:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f242 7210 	movw	r2, #10000	@ 0x2710
 800805a:	4293      	cmp	r3, r2
 800805c:	d902      	bls.n	8008064 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	75fb      	strb	r3, [r7, #23]
          break;
 8008062:	e056      	b.n	8008112 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800807c:	d0e7      	beq.n	800804e <USB_EPStopXfer+0x82>
 800807e:	e048      	b.n	8008112 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	015a      	lsls	r2, r3, #5
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	4413      	add	r3, r2
 800808a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008094:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008098:	d13b      	bne.n	8008112 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	015a      	lsls	r2, r3, #5
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	4413      	add	r3, r2
 80080a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	683a      	ldr	r2, [r7, #0]
 80080ac:	7812      	ldrb	r2, [r2, #0]
 80080ae:	0151      	lsls	r1, r2, #5
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	440a      	add	r2, r1
 80080b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80080bc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	015a      	lsls	r2, r3, #5
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	4413      	add	r3, r2
 80080c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	683a      	ldr	r2, [r7, #0]
 80080d0:	7812      	ldrb	r2, [r2, #0]
 80080d2:	0151      	lsls	r1, r2, #5
 80080d4:	693a      	ldr	r2, [r7, #16]
 80080d6:	440a      	add	r2, r1
 80080d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	3301      	adds	r3, #1
 80080e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d902      	bls.n	80080f8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	75fb      	strb	r3, [r7, #23]
          break;
 80080f6:	e00c      	b.n	8008112 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	015a      	lsls	r2, r3, #5
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	4413      	add	r3, r2
 8008102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800810c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008110:	d0e7      	beq.n	80080e2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008112:	7dfb      	ldrb	r3, [r7, #23]
}
 8008114:	4618      	mov	r0, r3
 8008116:	371c      	adds	r7, #28
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008120:	b480      	push	{r7}
 8008122:	b089      	sub	sp, #36	@ 0x24
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	4611      	mov	r1, r2
 800812c:	461a      	mov	r2, r3
 800812e:	460b      	mov	r3, r1
 8008130:	71fb      	strb	r3, [r7, #7]
 8008132:	4613      	mov	r3, r2
 8008134:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800813e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008142:	2b00      	cmp	r3, #0
 8008144:	d123      	bne.n	800818e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008146:	88bb      	ldrh	r3, [r7, #4]
 8008148:	3303      	adds	r3, #3
 800814a:	089b      	lsrs	r3, r3, #2
 800814c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800814e:	2300      	movs	r3, #0
 8008150:	61bb      	str	r3, [r7, #24]
 8008152:	e018      	b.n	8008186 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008154:	79fb      	ldrb	r3, [r7, #7]
 8008156:	031a      	lsls	r2, r3, #12
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	4413      	add	r3, r2
 800815c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008160:	461a      	mov	r2, r3
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	3301      	adds	r3, #1
 800816c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	3301      	adds	r3, #1
 8008172:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	3301      	adds	r3, #1
 8008178:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	3301      	adds	r3, #1
 800817e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	3301      	adds	r3, #1
 8008184:	61bb      	str	r3, [r7, #24]
 8008186:	69ba      	ldr	r2, [r7, #24]
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	429a      	cmp	r2, r3
 800818c:	d3e2      	bcc.n	8008154 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800818e:	2300      	movs	r3, #0
}
 8008190:	4618      	mov	r0, r3
 8008192:	3724      	adds	r7, #36	@ 0x24
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800819c:	b480      	push	{r7}
 800819e:	b08b      	sub	sp, #44	@ 0x2c
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	60b9      	str	r1, [r7, #8]
 80081a6:	4613      	mov	r3, r2
 80081a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80081b2:	88fb      	ldrh	r3, [r7, #6]
 80081b4:	089b      	lsrs	r3, r3, #2
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80081ba:	88fb      	ldrh	r3, [r7, #6]
 80081bc:	f003 0303 	and.w	r3, r3, #3
 80081c0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80081c2:	2300      	movs	r3, #0
 80081c4:	623b      	str	r3, [r7, #32]
 80081c6:	e014      	b.n	80081f2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d2:	601a      	str	r2, [r3, #0]
    pDest++;
 80081d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d6:	3301      	adds	r3, #1
 80081d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80081da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081dc:	3301      	adds	r3, #1
 80081de:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80081e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e2:	3301      	adds	r3, #1
 80081e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	3301      	adds	r3, #1
 80081ea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80081ec:	6a3b      	ldr	r3, [r7, #32]
 80081ee:	3301      	adds	r3, #1
 80081f0:	623b      	str	r3, [r7, #32]
 80081f2:	6a3a      	ldr	r2, [r7, #32]
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d3e6      	bcc.n	80081c8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80081fa:	8bfb      	ldrh	r3, [r7, #30]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d01e      	beq.n	800823e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008200:	2300      	movs	r3, #0
 8008202:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800820a:	461a      	mov	r2, r3
 800820c:	f107 0310 	add.w	r3, r7, #16
 8008210:	6812      	ldr	r2, [r2, #0]
 8008212:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008214:	693a      	ldr	r2, [r7, #16]
 8008216:	6a3b      	ldr	r3, [r7, #32]
 8008218:	b2db      	uxtb	r3, r3
 800821a:	00db      	lsls	r3, r3, #3
 800821c:	fa22 f303 	lsr.w	r3, r2, r3
 8008220:	b2da      	uxtb	r2, r3
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	701a      	strb	r2, [r3, #0]
      i++;
 8008226:	6a3b      	ldr	r3, [r7, #32]
 8008228:	3301      	adds	r3, #1
 800822a:	623b      	str	r3, [r7, #32]
      pDest++;
 800822c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822e:	3301      	adds	r3, #1
 8008230:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008232:	8bfb      	ldrh	r3, [r7, #30]
 8008234:	3b01      	subs	r3, #1
 8008236:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008238:	8bfb      	ldrh	r3, [r7, #30]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d1ea      	bne.n	8008214 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800823e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008240:	4618      	mov	r0, r3
 8008242:	372c      	adds	r7, #44	@ 0x2c
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	785b      	ldrb	r3, [r3, #1]
 8008264:	2b01      	cmp	r3, #1
 8008266:	d12c      	bne.n	80082c2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4413      	add	r3, r2
 8008270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	db12      	blt.n	80082a0 <USB_EPSetStall+0x54>
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00f      	beq.n	80082a0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	015a      	lsls	r2, r3, #5
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	4413      	add	r3, r2
 8008288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68ba      	ldr	r2, [r7, #8]
 8008290:	0151      	lsls	r1, r2, #5
 8008292:	68fa      	ldr	r2, [r7, #12]
 8008294:	440a      	add	r2, r1
 8008296:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800829a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800829e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	015a      	lsls	r2, r3, #5
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	4413      	add	r3, r2
 80082a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68ba      	ldr	r2, [r7, #8]
 80082b0:	0151      	lsls	r1, r2, #5
 80082b2:	68fa      	ldr	r2, [r7, #12]
 80082b4:	440a      	add	r2, r1
 80082b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80082be:	6013      	str	r3, [r2, #0]
 80082c0:	e02b      	b.n	800831a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	015a      	lsls	r2, r3, #5
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	4413      	add	r3, r2
 80082ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	db12      	blt.n	80082fa <USB_EPSetStall+0xae>
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00f      	beq.n	80082fa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	015a      	lsls	r2, r3, #5
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	4413      	add	r3, r2
 80082e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	0151      	lsls	r1, r2, #5
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	440a      	add	r2, r1
 80082f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80082f8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	4413      	add	r3, r2
 8008302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	68ba      	ldr	r2, [r7, #8]
 800830a:	0151      	lsls	r1, r2, #5
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	440a      	add	r2, r1
 8008310:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008314:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008318:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800831a:	2300      	movs	r3, #0
}
 800831c:	4618      	mov	r0, r3
 800831e:	3714      	adds	r7, #20
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	785b      	ldrb	r3, [r3, #1]
 8008340:	2b01      	cmp	r3, #1
 8008342:	d128      	bne.n	8008396 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	015a      	lsls	r2, r3, #5
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	4413      	add	r3, r2
 800834c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	0151      	lsls	r1, r2, #5
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	440a      	add	r2, r1
 800835a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800835e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008362:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	791b      	ldrb	r3, [r3, #4]
 8008368:	2b03      	cmp	r3, #3
 800836a:	d003      	beq.n	8008374 <USB_EPClearStall+0x4c>
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	791b      	ldrb	r3, [r3, #4]
 8008370:	2b02      	cmp	r3, #2
 8008372:	d138      	bne.n	80083e6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	015a      	lsls	r2, r3, #5
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	4413      	add	r3, r2
 800837c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	0151      	lsls	r1, r2, #5
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	440a      	add	r2, r1
 800838a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800838e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008392:	6013      	str	r3, [r2, #0]
 8008394:	e027      	b.n	80083e6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	4413      	add	r3, r2
 800839e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	0151      	lsls	r1, r2, #5
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	440a      	add	r2, r1
 80083ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80083b4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	791b      	ldrb	r3, [r3, #4]
 80083ba:	2b03      	cmp	r3, #3
 80083bc:	d003      	beq.n	80083c6 <USB_EPClearStall+0x9e>
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	791b      	ldrb	r3, [r3, #4]
 80083c2:	2b02      	cmp	r3, #2
 80083c4:	d10f      	bne.n	80083e6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	015a      	lsls	r2, r3, #5
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	4413      	add	r3, r2
 80083ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68ba      	ldr	r2, [r7, #8]
 80083d6:	0151      	lsls	r1, r2, #5
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	440a      	add	r2, r1
 80083dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083e4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3714      	adds	r7, #20
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b085      	sub	sp, #20
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
 80083fc:	460b      	mov	r3, r1
 80083fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008412:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008416:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	78fb      	ldrb	r3, [r7, #3]
 8008422:	011b      	lsls	r3, r3, #4
 8008424:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008428:	68f9      	ldr	r1, [r7, #12]
 800842a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800842e:	4313      	orrs	r3, r2
 8008430:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008440:	b480      	push	{r7}
 8008442:	b085      	sub	sp, #20
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	68fa      	ldr	r2, [r7, #12]
 8008456:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800845a:	f023 0303 	bic.w	r3, r3, #3
 800845e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800846e:	f023 0302 	bic.w	r3, r3, #2
 8008472:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008474:	2300      	movs	r3, #0
}
 8008476:	4618      	mov	r0, r3
 8008478:	3714      	adds	r7, #20
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008482:	b480      	push	{r7}
 8008484:	b085      	sub	sp, #20
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	68fa      	ldr	r2, [r7, #12]
 8008498:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800849c:	f023 0303 	bic.w	r3, r3, #3
 80084a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084b0:	f043 0302 	orr.w	r3, r3, #2
 80084b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80084b6:	2300      	movs	r3, #0
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3714      	adds	r7, #20
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	695b      	ldr	r3, [r3, #20]
 80084d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	4013      	ands	r3, r2
 80084da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80084dc:	68fb      	ldr	r3, [r7, #12]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3714      	adds	r7, #20
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr

080084ea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b085      	sub	sp, #20
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008506:	69db      	ldr	r3, [r3, #28]
 8008508:	68ba      	ldr	r2, [r7, #8]
 800850a:	4013      	ands	r3, r2
 800850c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	0c1b      	lsrs	r3, r3, #16
}
 8008512:	4618      	mov	r0, r3
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800851e:	b480      	push	{r7}
 8008520:	b085      	sub	sp, #20
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008530:	699b      	ldr	r3, [r3, #24]
 8008532:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800853a:	69db      	ldr	r3, [r3, #28]
 800853c:	68ba      	ldr	r2, [r7, #8]
 800853e:	4013      	ands	r3, r2
 8008540:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	b29b      	uxth	r3, r3
}
 8008546:	4618      	mov	r0, r3
 8008548:	3714      	adds	r7, #20
 800854a:	46bd      	mov	sp, r7
 800854c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008550:	4770      	bx	lr

08008552 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008552:	b480      	push	{r7}
 8008554:	b085      	sub	sp, #20
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
 800855a:	460b      	mov	r3, r1
 800855c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008562:	78fb      	ldrb	r3, [r7, #3]
 8008564:	015a      	lsls	r2, r3, #5
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	4413      	add	r3, r2
 800856a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008578:	695b      	ldr	r3, [r3, #20]
 800857a:	68ba      	ldr	r2, [r7, #8]
 800857c:	4013      	ands	r3, r2
 800857e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008580:	68bb      	ldr	r3, [r7, #8]
}
 8008582:	4618      	mov	r0, r3
 8008584:	3714      	adds	r7, #20
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800858e:	b480      	push	{r7}
 8008590:	b087      	sub	sp, #28
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
 8008596:	460b      	mov	r3, r1
 8008598:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085b0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80085b2:	78fb      	ldrb	r3, [r7, #3]
 80085b4:	f003 030f 	and.w	r3, r3, #15
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	fa22 f303 	lsr.w	r3, r2, r3
 80085be:	01db      	lsls	r3, r3, #7
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	693a      	ldr	r2, [r7, #16]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80085c8:	78fb      	ldrb	r3, [r7, #3]
 80085ca:	015a      	lsls	r2, r3, #5
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	4413      	add	r3, r2
 80085d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	4013      	ands	r3, r2
 80085da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80085dc:	68bb      	ldr	r3, [r7, #8]
}
 80085de:	4618      	mov	r0, r3
 80085e0:	371c      	adds	r7, #28
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80085ea:	b480      	push	{r7}
 80085ec:	b083      	sub	sp, #12
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	695b      	ldr	r3, [r3, #20]
 80085f6:	f003 0301 	and.w	r3, r3, #1
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	370c      	adds	r7, #12
 80085fe:	46bd      	mov	sp, r7
 8008600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008604:	4770      	bx	lr

08008606 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008606:	b480      	push	{r7}
 8008608:	b085      	sub	sp, #20
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008620:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008624:	f023 0307 	bic.w	r3, r3, #7
 8008628:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	68fa      	ldr	r2, [r7, #12]
 8008634:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800863c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3714      	adds	r7, #20
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr

0800864c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800864c:	b480      	push	{r7}
 800864e:	b087      	sub	sp, #28
 8008650:	af00      	add	r7, sp, #0
 8008652:	60f8      	str	r0, [r7, #12]
 8008654:	460b      	mov	r3, r1
 8008656:	607a      	str	r2, [r7, #4]
 8008658:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	333c      	adds	r3, #60	@ 0x3c
 8008662:	3304      	adds	r3, #4
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	4a26      	ldr	r2, [pc, #152]	@ (8008704 <USB_EP0_OutStart+0xb8>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d90a      	bls.n	8008686 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800867c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008680:	d101      	bne.n	8008686 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008682:	2300      	movs	r3, #0
 8008684:	e037      	b.n	80086f6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800868c:	461a      	mov	r2, r3
 800868e:	2300      	movs	r3, #0
 8008690:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	697a      	ldr	r2, [r7, #20]
 800869c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80086a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ac:	691b      	ldr	r3, [r3, #16]
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086b4:	f043 0318 	orr.w	r3, r3, #24
 80086b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086c0:	691b      	ldr	r3, [r3, #16]
 80086c2:	697a      	ldr	r2, [r7, #20]
 80086c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086c8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80086cc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80086ce:	7afb      	ldrb	r3, [r7, #11]
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d10f      	bne.n	80086f4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086da:	461a      	mov	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	697a      	ldr	r2, [r7, #20]
 80086ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086ee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80086f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086f4:	2300      	movs	r3, #0
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	371c      	adds	r7, #28
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr
 8008702:	bf00      	nop
 8008704:	4f54300a 	.word	0x4f54300a

08008708 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008708:	b480      	push	{r7}
 800870a:	b085      	sub	sp, #20
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008710:	2300      	movs	r3, #0
 8008712:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	3301      	adds	r3, #1
 8008718:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008720:	d901      	bls.n	8008726 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008722:	2303      	movs	r3, #3
 8008724:	e022      	b.n	800876c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	2b00      	cmp	r3, #0
 800872c:	daf2      	bge.n	8008714 <USB_CoreReset+0xc>

  count = 10U;
 800872e:	230a      	movs	r3, #10
 8008730:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008732:	e002      	b.n	800873a <USB_CoreReset+0x32>
  {
    count--;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	3b01      	subs	r3, #1
 8008738:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d1f9      	bne.n	8008734 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	691b      	ldr	r3, [r3, #16]
 8008744:	f043 0201 	orr.w	r2, r3, #1
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	3301      	adds	r3, #1
 8008750:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008758:	d901      	bls.n	800875e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800875a:	2303      	movs	r3, #3
 800875c:	e006      	b.n	800876c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	f003 0301 	and.w	r3, r3, #1
 8008766:	2b01      	cmp	r3, #1
 8008768:	d0f0      	beq.n	800874c <USB_CoreReset+0x44>

  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	3714      	adds	r7, #20
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	460b      	mov	r3, r1
 8008782:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008784:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008788:	f002 fd20 	bl	800b1cc <USBD_static_malloc>
 800878c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d109      	bne.n	80087a8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	32b0      	adds	r2, #176	@ 0xb0
 800879e:	2100      	movs	r1, #0
 80087a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80087a4:	2302      	movs	r3, #2
 80087a6:	e0d4      	b.n	8008952 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80087a8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80087ac:	2100      	movs	r1, #0
 80087ae:	68f8      	ldr	r0, [r7, #12]
 80087b0:	f002 fe28 	bl	800b404 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	32b0      	adds	r2, #176	@ 0xb0
 80087be:	68f9      	ldr	r1, [r7, #12]
 80087c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	32b0      	adds	r2, #176	@ 0xb0
 80087ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	7c1b      	ldrb	r3, [r3, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d138      	bne.n	8008852 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80087e0:	4b5e      	ldr	r3, [pc, #376]	@ (800895c <USBD_CDC_Init+0x1e4>)
 80087e2:	7819      	ldrb	r1, [r3, #0]
 80087e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087e8:	2202      	movs	r2, #2
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f002 fbcb 	bl	800af86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80087f0:	4b5a      	ldr	r3, [pc, #360]	@ (800895c <USBD_CDC_Init+0x1e4>)
 80087f2:	781b      	ldrb	r3, [r3, #0]
 80087f4:	f003 020f 	and.w	r2, r3, #15
 80087f8:	6879      	ldr	r1, [r7, #4]
 80087fa:	4613      	mov	r3, r2
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	4413      	add	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	440b      	add	r3, r1
 8008804:	3323      	adds	r3, #35	@ 0x23
 8008806:	2201      	movs	r2, #1
 8008808:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800880a:	4b55      	ldr	r3, [pc, #340]	@ (8008960 <USBD_CDC_Init+0x1e8>)
 800880c:	7819      	ldrb	r1, [r3, #0]
 800880e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008812:	2202      	movs	r2, #2
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f002 fbb6 	bl	800af86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800881a:	4b51      	ldr	r3, [pc, #324]	@ (8008960 <USBD_CDC_Init+0x1e8>)
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	f003 020f 	and.w	r2, r3, #15
 8008822:	6879      	ldr	r1, [r7, #4]
 8008824:	4613      	mov	r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	4413      	add	r3, r2
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	440b      	add	r3, r1
 800882e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008832:	2201      	movs	r2, #1
 8008834:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008836:	4b4b      	ldr	r3, [pc, #300]	@ (8008964 <USBD_CDC_Init+0x1ec>)
 8008838:	781b      	ldrb	r3, [r3, #0]
 800883a:	f003 020f 	and.w	r2, r3, #15
 800883e:	6879      	ldr	r1, [r7, #4]
 8008840:	4613      	mov	r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	4413      	add	r3, r2
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	440b      	add	r3, r1
 800884a:	331c      	adds	r3, #28
 800884c:	2210      	movs	r2, #16
 800884e:	601a      	str	r2, [r3, #0]
 8008850:	e035      	b.n	80088be <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008852:	4b42      	ldr	r3, [pc, #264]	@ (800895c <USBD_CDC_Init+0x1e4>)
 8008854:	7819      	ldrb	r1, [r3, #0]
 8008856:	2340      	movs	r3, #64	@ 0x40
 8008858:	2202      	movs	r2, #2
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f002 fb93 	bl	800af86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008860:	4b3e      	ldr	r3, [pc, #248]	@ (800895c <USBD_CDC_Init+0x1e4>)
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	f003 020f 	and.w	r2, r3, #15
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	3323      	adds	r3, #35	@ 0x23
 8008876:	2201      	movs	r2, #1
 8008878:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800887a:	4b39      	ldr	r3, [pc, #228]	@ (8008960 <USBD_CDC_Init+0x1e8>)
 800887c:	7819      	ldrb	r1, [r3, #0]
 800887e:	2340      	movs	r3, #64	@ 0x40
 8008880:	2202      	movs	r2, #2
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f002 fb7f 	bl	800af86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008888:	4b35      	ldr	r3, [pc, #212]	@ (8008960 <USBD_CDC_Init+0x1e8>)
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	f003 020f 	and.w	r2, r3, #15
 8008890:	6879      	ldr	r1, [r7, #4]
 8008892:	4613      	mov	r3, r2
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	4413      	add	r3, r2
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	440b      	add	r3, r1
 800889c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80088a0:	2201      	movs	r2, #1
 80088a2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80088a4:	4b2f      	ldr	r3, [pc, #188]	@ (8008964 <USBD_CDC_Init+0x1ec>)
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	f003 020f 	and.w	r2, r3, #15
 80088ac:	6879      	ldr	r1, [r7, #4]
 80088ae:	4613      	mov	r3, r2
 80088b0:	009b      	lsls	r3, r3, #2
 80088b2:	4413      	add	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	440b      	add	r3, r1
 80088b8:	331c      	adds	r3, #28
 80088ba:	2210      	movs	r2, #16
 80088bc:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80088be:	4b29      	ldr	r3, [pc, #164]	@ (8008964 <USBD_CDC_Init+0x1ec>)
 80088c0:	7819      	ldrb	r1, [r3, #0]
 80088c2:	2308      	movs	r3, #8
 80088c4:	2203      	movs	r2, #3
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f002 fb5d 	bl	800af86 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80088cc:	4b25      	ldr	r3, [pc, #148]	@ (8008964 <USBD_CDC_Init+0x1ec>)
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	f003 020f 	and.w	r2, r3, #15
 80088d4:	6879      	ldr	r1, [r7, #4]
 80088d6:	4613      	mov	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4413      	add	r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	440b      	add	r3, r1
 80088e0:	3323      	adds	r3, #35	@ 0x23
 80088e2:	2201      	movs	r2, #1
 80088e4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	33b0      	adds	r3, #176	@ 0xb0
 80088f8:	009b      	lsls	r3, r3, #2
 80088fa:	4413      	add	r3, r2
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2200      	movs	r2, #0
 8008906:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008918:	2b00      	cmp	r3, #0
 800891a:	d101      	bne.n	8008920 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800891c:	2302      	movs	r3, #2
 800891e:	e018      	b.n	8008952 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	7c1b      	ldrb	r3, [r3, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10a      	bne.n	800893e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008928:	4b0d      	ldr	r3, [pc, #52]	@ (8008960 <USBD_CDC_Init+0x1e8>)
 800892a:	7819      	ldrb	r1, [r3, #0]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008932:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f002 fc14 	bl	800b164 <USBD_LL_PrepareReceive>
 800893c:	e008      	b.n	8008950 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800893e:	4b08      	ldr	r3, [pc, #32]	@ (8008960 <USBD_CDC_Init+0x1e8>)
 8008940:	7819      	ldrb	r1, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008948:	2340      	movs	r3, #64	@ 0x40
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f002 fc0a 	bl	800b164 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	20000097 	.word	0x20000097
 8008960:	20000098 	.word	0x20000098
 8008964:	20000099 	.word	0x20000099

08008968 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	460b      	mov	r3, r1
 8008972:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008974:	4b3a      	ldr	r3, [pc, #232]	@ (8008a60 <USBD_CDC_DeInit+0xf8>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	4619      	mov	r1, r3
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f002 fb29 	bl	800afd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008980:	4b37      	ldr	r3, [pc, #220]	@ (8008a60 <USBD_CDC_DeInit+0xf8>)
 8008982:	781b      	ldrb	r3, [r3, #0]
 8008984:	f003 020f 	and.w	r2, r3, #15
 8008988:	6879      	ldr	r1, [r7, #4]
 800898a:	4613      	mov	r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	4413      	add	r3, r2
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	440b      	add	r3, r1
 8008994:	3323      	adds	r3, #35	@ 0x23
 8008996:	2200      	movs	r2, #0
 8008998:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800899a:	4b32      	ldr	r3, [pc, #200]	@ (8008a64 <USBD_CDC_DeInit+0xfc>)
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f002 fb16 	bl	800afd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80089a6:	4b2f      	ldr	r3, [pc, #188]	@ (8008a64 <USBD_CDC_DeInit+0xfc>)
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	f003 020f 	and.w	r2, r3, #15
 80089ae:	6879      	ldr	r1, [r7, #4]
 80089b0:	4613      	mov	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4413      	add	r3, r2
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	440b      	add	r3, r1
 80089ba:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80089be:	2200      	movs	r2, #0
 80089c0:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80089c2:	4b29      	ldr	r3, [pc, #164]	@ (8008a68 <USBD_CDC_DeInit+0x100>)
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	4619      	mov	r1, r3
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f002 fb02 	bl	800afd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80089ce:	4b26      	ldr	r3, [pc, #152]	@ (8008a68 <USBD_CDC_DeInit+0x100>)
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	f003 020f 	and.w	r2, r3, #15
 80089d6:	6879      	ldr	r1, [r7, #4]
 80089d8:	4613      	mov	r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	4413      	add	r3, r2
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	440b      	add	r3, r1
 80089e2:	3323      	adds	r3, #35	@ 0x23
 80089e4:	2200      	movs	r2, #0
 80089e6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80089e8:	4b1f      	ldr	r3, [pc, #124]	@ (8008a68 <USBD_CDC_DeInit+0x100>)
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	f003 020f 	and.w	r2, r3, #15
 80089f0:	6879      	ldr	r1, [r7, #4]
 80089f2:	4613      	mov	r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	440b      	add	r3, r1
 80089fc:	331c      	adds	r3, #28
 80089fe:	2200      	movs	r2, #0
 8008a00:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	32b0      	adds	r2, #176	@ 0xb0
 8008a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d01f      	beq.n	8008a54 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	33b0      	adds	r3, #176	@ 0xb0
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	4413      	add	r3, r2
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	32b0      	adds	r2, #176	@ 0xb0
 8008a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a36:	4618      	mov	r0, r3
 8008a38:	f002 fbd6 	bl	800b1e8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	32b0      	adds	r2, #176	@ 0xb0
 8008a46:	2100      	movs	r1, #0
 8008a48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3708      	adds	r7, #8
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	20000097 	.word	0x20000097
 8008a64:	20000098 	.word	0x20000098
 8008a68:	20000099 	.word	0x20000099

08008a6c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b086      	sub	sp, #24
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	32b0      	adds	r2, #176	@ 0xb0
 8008a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a84:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008a86:	2300      	movs	r3, #0
 8008a88:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d101      	bne.n	8008a9c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008a98:	2303      	movs	r3, #3
 8008a9a:	e0bf      	b.n	8008c1c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d050      	beq.n	8008b4a <USBD_CDC_Setup+0xde>
 8008aa8:	2b20      	cmp	r3, #32
 8008aaa:	f040 80af 	bne.w	8008c0c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	88db      	ldrh	r3, [r3, #6]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d03a      	beq.n	8008b2c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	b25b      	sxtb	r3, r3
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	da1b      	bge.n	8008af8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	33b0      	adds	r3, #176	@ 0xb0
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	4413      	add	r3, r2
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	683a      	ldr	r2, [r7, #0]
 8008ad4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008ad6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ad8:	683a      	ldr	r2, [r7, #0]
 8008ada:	88d2      	ldrh	r2, [r2, #6]
 8008adc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	88db      	ldrh	r3, [r3, #6]
 8008ae2:	2b07      	cmp	r3, #7
 8008ae4:	bf28      	it	cs
 8008ae6:	2307      	movcs	r3, #7
 8008ae8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	89fa      	ldrh	r2, [r7, #14]
 8008aee:	4619      	mov	r1, r3
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f001 fda9 	bl	800a648 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008af6:	e090      	b.n	8008c1a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	785a      	ldrb	r2, [r3, #1]
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	88db      	ldrh	r3, [r3, #6]
 8008b06:	2b3f      	cmp	r3, #63	@ 0x3f
 8008b08:	d803      	bhi.n	8008b12 <USBD_CDC_Setup+0xa6>
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	88db      	ldrh	r3, [r3, #6]
 8008b0e:	b2da      	uxtb	r2, r3
 8008b10:	e000      	b.n	8008b14 <USBD_CDC_Setup+0xa8>
 8008b12:	2240      	movs	r2, #64	@ 0x40
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008b1a:	6939      	ldr	r1, [r7, #16]
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008b22:	461a      	mov	r2, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f001 fdbe 	bl	800a6a6 <USBD_CtlPrepareRx>
      break;
 8008b2a:	e076      	b.n	8008c1a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	33b0      	adds	r3, #176	@ 0xb0
 8008b36:	009b      	lsls	r3, r3, #2
 8008b38:	4413      	add	r3, r2
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	683a      	ldr	r2, [r7, #0]
 8008b40:	7850      	ldrb	r0, [r2, #1]
 8008b42:	2200      	movs	r2, #0
 8008b44:	6839      	ldr	r1, [r7, #0]
 8008b46:	4798      	blx	r3
      break;
 8008b48:	e067      	b.n	8008c1a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	785b      	ldrb	r3, [r3, #1]
 8008b4e:	2b0b      	cmp	r3, #11
 8008b50:	d851      	bhi.n	8008bf6 <USBD_CDC_Setup+0x18a>
 8008b52:	a201      	add	r2, pc, #4	@ (adr r2, 8008b58 <USBD_CDC_Setup+0xec>)
 8008b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b58:	08008b89 	.word	0x08008b89
 8008b5c:	08008c05 	.word	0x08008c05
 8008b60:	08008bf7 	.word	0x08008bf7
 8008b64:	08008bf7 	.word	0x08008bf7
 8008b68:	08008bf7 	.word	0x08008bf7
 8008b6c:	08008bf7 	.word	0x08008bf7
 8008b70:	08008bf7 	.word	0x08008bf7
 8008b74:	08008bf7 	.word	0x08008bf7
 8008b78:	08008bf7 	.word	0x08008bf7
 8008b7c:	08008bf7 	.word	0x08008bf7
 8008b80:	08008bb3 	.word	0x08008bb3
 8008b84:	08008bdd 	.word	0x08008bdd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	2b03      	cmp	r3, #3
 8008b92:	d107      	bne.n	8008ba4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008b94:	f107 030a 	add.w	r3, r7, #10
 8008b98:	2202      	movs	r2, #2
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f001 fd53 	bl	800a648 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ba2:	e032      	b.n	8008c0a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008ba4:	6839      	ldr	r1, [r7, #0]
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f001 fcd1 	bl	800a54e <USBD_CtlError>
            ret = USBD_FAIL;
 8008bac:	2303      	movs	r3, #3
 8008bae:	75fb      	strb	r3, [r7, #23]
          break;
 8008bb0:	e02b      	b.n	8008c0a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	2b03      	cmp	r3, #3
 8008bbc:	d107      	bne.n	8008bce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008bbe:	f107 030d 	add.w	r3, r7, #13
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f001 fd3e 	bl	800a648 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008bcc:	e01d      	b.n	8008c0a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008bce:	6839      	ldr	r1, [r7, #0]
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f001 fcbc 	bl	800a54e <USBD_CtlError>
            ret = USBD_FAIL;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	75fb      	strb	r3, [r7, #23]
          break;
 8008bda:	e016      	b.n	8008c0a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	2b03      	cmp	r3, #3
 8008be6:	d00f      	beq.n	8008c08 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008be8:	6839      	ldr	r1, [r7, #0]
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f001 fcaf 	bl	800a54e <USBD_CtlError>
            ret = USBD_FAIL;
 8008bf0:	2303      	movs	r3, #3
 8008bf2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008bf4:	e008      	b.n	8008c08 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f001 fca8 	bl	800a54e <USBD_CtlError>
          ret = USBD_FAIL;
 8008bfe:	2303      	movs	r3, #3
 8008c00:	75fb      	strb	r3, [r7, #23]
          break;
 8008c02:	e002      	b.n	8008c0a <USBD_CDC_Setup+0x19e>
          break;
 8008c04:	bf00      	nop
 8008c06:	e008      	b.n	8008c1a <USBD_CDC_Setup+0x1ae>
          break;
 8008c08:	bf00      	nop
      }
      break;
 8008c0a:	e006      	b.n	8008c1a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008c0c:	6839      	ldr	r1, [r7, #0]
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f001 fc9d 	bl	800a54e <USBD_CtlError>
      ret = USBD_FAIL;
 8008c14:	2303      	movs	r3, #3
 8008c16:	75fb      	strb	r3, [r7, #23]
      break;
 8008c18:	bf00      	nop
  }

  return (uint8_t)ret;
 8008c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3718      	adds	r7, #24
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b084      	sub	sp, #16
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c36:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	32b0      	adds	r2, #176	@ 0xb0
 8008c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d101      	bne.n	8008c4e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008c4a:	2303      	movs	r3, #3
 8008c4c:	e065      	b.n	8008d1a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	32b0      	adds	r2, #176	@ 0xb0
 8008c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c5c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008c5e:	78fb      	ldrb	r3, [r7, #3]
 8008c60:	f003 020f 	and.w	r2, r3, #15
 8008c64:	6879      	ldr	r1, [r7, #4]
 8008c66:	4613      	mov	r3, r2
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	4413      	add	r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	440b      	add	r3, r1
 8008c70:	3314      	adds	r3, #20
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d02f      	beq.n	8008cd8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008c78:	78fb      	ldrb	r3, [r7, #3]
 8008c7a:	f003 020f 	and.w	r2, r3, #15
 8008c7e:	6879      	ldr	r1, [r7, #4]
 8008c80:	4613      	mov	r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	4413      	add	r3, r2
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	440b      	add	r3, r1
 8008c8a:	3314      	adds	r3, #20
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	78fb      	ldrb	r3, [r7, #3]
 8008c90:	f003 010f 	and.w	r1, r3, #15
 8008c94:	68f8      	ldr	r0, [r7, #12]
 8008c96:	460b      	mov	r3, r1
 8008c98:	00db      	lsls	r3, r3, #3
 8008c9a:	440b      	add	r3, r1
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	4403      	add	r3, r0
 8008ca0:	331c      	adds	r3, #28
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	fbb2 f1f3 	udiv	r1, r2, r3
 8008ca8:	fb01 f303 	mul.w	r3, r1, r3
 8008cac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d112      	bne.n	8008cd8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008cb2:	78fb      	ldrb	r3, [r7, #3]
 8008cb4:	f003 020f 	and.w	r2, r3, #15
 8008cb8:	6879      	ldr	r1, [r7, #4]
 8008cba:	4613      	mov	r3, r2
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4413      	add	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	440b      	add	r3, r1
 8008cc4:	3314      	adds	r3, #20
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008cca:	78f9      	ldrb	r1, [r7, #3]
 8008ccc:	2300      	movs	r3, #0
 8008cce:	2200      	movs	r2, #0
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f002 fa26 	bl	800b122 <USBD_LL_Transmit>
 8008cd6:	e01f      	b.n	8008d18 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	33b0      	adds	r3, #176	@ 0xb0
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	4413      	add	r3, r2
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	691b      	ldr	r3, [r3, #16]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d010      	beq.n	8008d18 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	33b0      	adds	r3, #176	@ 0xb0
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	4413      	add	r3, r2
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	68ba      	ldr	r2, [r7, #8]
 8008d0a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008d0e:	68ba      	ldr	r2, [r7, #8]
 8008d10:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008d14:	78fa      	ldrb	r2, [r7, #3]
 8008d16:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008d18:	2300      	movs	r3, #0
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b084      	sub	sp, #16
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	32b0      	adds	r2, #176	@ 0xb0
 8008d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d3c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	32b0      	adds	r2, #176	@ 0xb0
 8008d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d101      	bne.n	8008d54 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008d50:	2303      	movs	r3, #3
 8008d52:	e01a      	b.n	8008d8a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008d54:	78fb      	ldrb	r3, [r7, #3]
 8008d56:	4619      	mov	r1, r3
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f002 fa24 	bl	800b1a6 <USBD_LL_GetRxDataSize>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	33b0      	adds	r3, #176	@ 0xb0
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	4413      	add	r3, r2
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008d84:	4611      	mov	r1, r2
 8008d86:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008d88:	2300      	movs	r3, #0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	32b0      	adds	r2, #176	@ 0xb0
 8008da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008da8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d101      	bne.n	8008db4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008db0:	2303      	movs	r3, #3
 8008db2:	e024      	b.n	8008dfe <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	33b0      	adds	r3, #176	@ 0xb0
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	4413      	add	r3, r2
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d019      	beq.n	8008dfc <USBD_CDC_EP0_RxReady+0x6a>
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008dce:	2bff      	cmp	r3, #255	@ 0xff
 8008dd0:	d014      	beq.n	8008dfc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	33b0      	adds	r3, #176	@ 0xb0
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4413      	add	r3, r2
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	689b      	ldr	r3, [r3, #8]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008dea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008df2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	22ff      	movs	r2, #255	@ 0xff
 8008df8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b086      	sub	sp, #24
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e10:	2182      	movs	r1, #130	@ 0x82
 8008e12:	4818      	ldr	r0, [pc, #96]	@ (8008e74 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008e14:	f000 fd62 	bl	80098dc <USBD_GetEpDesc>
 8008e18:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e1a:	2101      	movs	r1, #1
 8008e1c:	4815      	ldr	r0, [pc, #84]	@ (8008e74 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008e1e:	f000 fd5d 	bl	80098dc <USBD_GetEpDesc>
 8008e22:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e24:	2181      	movs	r1, #129	@ 0x81
 8008e26:	4813      	ldr	r0, [pc, #76]	@ (8008e74 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008e28:	f000 fd58 	bl	80098dc <USBD_GetEpDesc>
 8008e2c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d002      	beq.n	8008e3a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	2210      	movs	r2, #16
 8008e38:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d006      	beq.n	8008e4e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e40:	693b      	ldr	r3, [r7, #16]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e48:	711a      	strb	r2, [r3, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d006      	beq.n	8008e62 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e5c:	711a      	strb	r2, [r3, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2243      	movs	r2, #67	@ 0x43
 8008e66:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e68:	4b02      	ldr	r3, [pc, #8]	@ (8008e74 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3718      	adds	r7, #24
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	20000054 	.word	0x20000054

08008e78 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e80:	2182      	movs	r1, #130	@ 0x82
 8008e82:	4818      	ldr	r0, [pc, #96]	@ (8008ee4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e84:	f000 fd2a 	bl	80098dc <USBD_GetEpDesc>
 8008e88:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e8a:	2101      	movs	r1, #1
 8008e8c:	4815      	ldr	r0, [pc, #84]	@ (8008ee4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e8e:	f000 fd25 	bl	80098dc <USBD_GetEpDesc>
 8008e92:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e94:	2181      	movs	r1, #129	@ 0x81
 8008e96:	4813      	ldr	r0, [pc, #76]	@ (8008ee4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e98:	f000 fd20 	bl	80098dc <USBD_GetEpDesc>
 8008e9c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d002      	beq.n	8008eaa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	2210      	movs	r2, #16
 8008ea8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d006      	beq.n	8008ebe <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	711a      	strb	r2, [r3, #4]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f042 0202 	orr.w	r2, r2, #2
 8008ebc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d006      	beq.n	8008ed2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	711a      	strb	r2, [r3, #4]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f042 0202 	orr.w	r2, r2, #2
 8008ed0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2243      	movs	r2, #67	@ 0x43
 8008ed6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008ed8:	4b02      	ldr	r3, [pc, #8]	@ (8008ee4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3718      	adds	r7, #24
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
 8008ee2:	bf00      	nop
 8008ee4:	20000054 	.word	0x20000054

08008ee8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b086      	sub	sp, #24
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008ef0:	2182      	movs	r1, #130	@ 0x82
 8008ef2:	4818      	ldr	r0, [pc, #96]	@ (8008f54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008ef4:	f000 fcf2 	bl	80098dc <USBD_GetEpDesc>
 8008ef8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008efa:	2101      	movs	r1, #1
 8008efc:	4815      	ldr	r0, [pc, #84]	@ (8008f54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008efe:	f000 fced 	bl	80098dc <USBD_GetEpDesc>
 8008f02:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008f04:	2181      	movs	r1, #129	@ 0x81
 8008f06:	4813      	ldr	r0, [pc, #76]	@ (8008f54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008f08:	f000 fce8 	bl	80098dc <USBD_GetEpDesc>
 8008f0c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d002      	beq.n	8008f1a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	2210      	movs	r2, #16
 8008f18:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d006      	beq.n	8008f2e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f28:	711a      	strb	r2, [r3, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d006      	beq.n	8008f42 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f3c:	711a      	strb	r2, [r3, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2243      	movs	r2, #67	@ 0x43
 8008f46:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008f48:	4b02      	ldr	r3, [pc, #8]	@ (8008f54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3718      	adds	r7, #24
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop
 8008f54:	20000054 	.word	0x20000054

08008f58 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	220a      	movs	r2, #10
 8008f64:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008f66:	4b03      	ldr	r3, [pc, #12]	@ (8008f74 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr
 8008f74:	20000010 	.word	0x20000010

08008f78 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d101      	bne.n	8008f8c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008f88:	2303      	movs	r3, #3
 8008f8a:	e009      	b.n	8008fa0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	33b0      	adds	r3, #176	@ 0xb0
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	4413      	add	r3, r2
 8008f9a:	683a      	ldr	r2, [r7, #0]
 8008f9c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008f9e:	2300      	movs	r3, #0
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b087      	sub	sp, #28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	32b0      	adds	r2, #176	@ 0xb0
 8008fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d101      	bne.n	8008fd2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e008      	b.n	8008fe4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	68ba      	ldr	r2, [r7, #8]
 8008fd6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	687a      	ldr	r2, [r7, #4]
 8008fde:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008fe2:	2300      	movs	r3, #0
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	371c      	adds	r7, #28
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	32b0      	adds	r2, #176	@ 0xb0
 8009004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009008:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009010:	2303      	movs	r3, #3
 8009012:	e004      	b.n	800901e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	683a      	ldr	r2, [r7, #0]
 8009018:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	3714      	adds	r7, #20
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr
	...

0800902c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	32b0      	adds	r2, #176	@ 0xb0
 800903e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009042:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009044:	2301      	movs	r3, #1
 8009046:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d101      	bne.n	8009052 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800904e:	2303      	movs	r3, #3
 8009050:	e025      	b.n	800909e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009058:	2b00      	cmp	r3, #0
 800905a:	d11f      	bne.n	800909c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	2201      	movs	r2, #1
 8009060:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009064:	4b10      	ldr	r3, [pc, #64]	@ (80090a8 <USBD_CDC_TransmitPacket+0x7c>)
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	f003 020f 	and.w	r2, r3, #15
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	4613      	mov	r3, r2
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	4413      	add	r3, r2
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	4403      	add	r3, r0
 800907e:	3314      	adds	r3, #20
 8009080:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009082:	4b09      	ldr	r3, [pc, #36]	@ (80090a8 <USBD_CDC_TransmitPacket+0x7c>)
 8009084:	7819      	ldrb	r1, [r3, #0]
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f002 f845 	bl	800b122 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009098:	2300      	movs	r3, #0
 800909a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800909c:	7bfb      	ldrb	r3, [r7, #15]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3710      	adds	r7, #16
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	20000097 	.word	0x20000097

080090ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	32b0      	adds	r2, #176	@ 0xb0
 80090be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090c2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	32b0      	adds	r2, #176	@ 0xb0
 80090ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d101      	bne.n	80090da <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80090d6:	2303      	movs	r3, #3
 80090d8:	e018      	b.n	800910c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	7c1b      	ldrb	r3, [r3, #16]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d10a      	bne.n	80090f8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80090e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <USBD_CDC_ReceivePacket+0x68>)
 80090e4:	7819      	ldrb	r1, [r3, #0]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80090ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f002 f837 	bl	800b164 <USBD_LL_PrepareReceive>
 80090f6:	e008      	b.n	800910a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80090f8:	4b06      	ldr	r3, [pc, #24]	@ (8009114 <USBD_CDC_ReceivePacket+0x68>)
 80090fa:	7819      	ldrb	r1, [r3, #0]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009102:	2340      	movs	r3, #64	@ 0x40
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f002 f82d 	bl	800b164 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}
 8009114:	20000098 	.word	0x20000098

08009118 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b086      	sub	sp, #24
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	4613      	mov	r3, r2
 8009124:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d101      	bne.n	8009130 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800912c:	2303      	movs	r3, #3
 800912e:	e01f      	b.n	8009170 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2200      	movs	r2, #0
 8009134:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2200      	movs	r2, #0
 800913c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d003      	beq.n	8009156 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	68ba      	ldr	r2, [r7, #8]
 8009152:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	2201      	movs	r2, #1
 800915a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	79fa      	ldrb	r2, [r7, #7]
 8009162:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f001 fea7 	bl	800aeb8 <USBD_LL_Init>
 800916a:	4603      	mov	r3, r0
 800916c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800916e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009170:	4618      	mov	r0, r3
 8009172:	3718      	adds	r7, #24
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009182:	2300      	movs	r3, #0
 8009184:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d101      	bne.n	8009190 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800918c:	2303      	movs	r3, #3
 800918e:	e025      	b.n	80091dc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	683a      	ldr	r2, [r7, #0]
 8009194:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	32ae      	adds	r2, #174	@ 0xae
 80091a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00f      	beq.n	80091cc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	32ae      	adds	r2, #174	@ 0xae
 80091b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091bc:	f107 020e 	add.w	r2, r7, #14
 80091c0:	4610      	mov	r0, r2
 80091c2:	4798      	blx	r3
 80091c4:	4602      	mov	r2, r0
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80091d2:	1c5a      	adds	r2, r3, #1
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3710      	adds	r7, #16
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f001 feaf 	bl	800af50 <USBD_LL_Start>
 80091f2:	4603      	mov	r3, r0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009204:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009206:	4618      	mov	r0, r3
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr

08009212 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009212:	b580      	push	{r7, lr}
 8009214:	b084      	sub	sp, #16
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
 800921a:	460b      	mov	r3, r1
 800921c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800921e:	2300      	movs	r3, #0
 8009220:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009228:	2b00      	cmp	r3, #0
 800922a:	d009      	beq.n	8009240 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	78fa      	ldrb	r2, [r7, #3]
 8009236:	4611      	mov	r1, r2
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	4798      	blx	r3
 800923c:	4603      	mov	r3, r0
 800923e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009240:	7bfb      	ldrb	r3, [r7, #15]
}
 8009242:	4618      	mov	r0, r3
 8009244:	3710      	adds	r7, #16
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b084      	sub	sp, #16
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	460b      	mov	r3, r1
 8009254:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009256:	2300      	movs	r3, #0
 8009258:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	78fa      	ldrb	r2, [r7, #3]
 8009264:	4611      	mov	r1, r2
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	4798      	blx	r3
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d001      	beq.n	8009274 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009270:	2303      	movs	r3, #3
 8009272:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009274:	7bfb      	ldrb	r3, [r7, #15]
}
 8009276:	4618      	mov	r0, r3
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b084      	sub	sp, #16
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800928e:	6839      	ldr	r1, [r7, #0]
 8009290:	4618      	mov	r0, r3
 8009292:	f001 f922 	bl	800a4da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2201      	movs	r2, #1
 800929a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80092a4:	461a      	mov	r2, r3
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80092b2:	f003 031f 	and.w	r3, r3, #31
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d01a      	beq.n	80092f0 <USBD_LL_SetupStage+0x72>
 80092ba:	2b02      	cmp	r3, #2
 80092bc:	d822      	bhi.n	8009304 <USBD_LL_SetupStage+0x86>
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d002      	beq.n	80092c8 <USBD_LL_SetupStage+0x4a>
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d00a      	beq.n	80092dc <USBD_LL_SetupStage+0x5e>
 80092c6:	e01d      	b.n	8009304 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80092ce:	4619      	mov	r1, r3
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 fb77 	bl	80099c4 <USBD_StdDevReq>
 80092d6:	4603      	mov	r3, r0
 80092d8:	73fb      	strb	r3, [r7, #15]
      break;
 80092da:	e020      	b.n	800931e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80092e2:	4619      	mov	r1, r3
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 fbdf 	bl	8009aa8 <USBD_StdItfReq>
 80092ea:	4603      	mov	r3, r0
 80092ec:	73fb      	strb	r3, [r7, #15]
      break;
 80092ee:	e016      	b.n	800931e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80092f6:	4619      	mov	r1, r3
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f000 fc41 	bl	8009b80 <USBD_StdEPReq>
 80092fe:	4603      	mov	r3, r0
 8009300:	73fb      	strb	r3, [r7, #15]
      break;
 8009302:	e00c      	b.n	800931e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800930a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800930e:	b2db      	uxtb	r3, r3
 8009310:	4619      	mov	r1, r3
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f001 fe7c 	bl	800b010 <USBD_LL_StallEP>
 8009318:	4603      	mov	r3, r0
 800931a:	73fb      	strb	r3, [r7, #15]
      break;
 800931c:	bf00      	nop
  }

  return ret;
 800931e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009320:	4618      	mov	r0, r3
 8009322:	3710      	adds	r7, #16
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b086      	sub	sp, #24
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	460b      	mov	r3, r1
 8009332:	607a      	str	r2, [r7, #4]
 8009334:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009336:	2300      	movs	r3, #0
 8009338:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800933a:	7afb      	ldrb	r3, [r7, #11]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d177      	bne.n	8009430 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009346:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800934e:	2b03      	cmp	r3, #3
 8009350:	f040 80a1 	bne.w	8009496 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	693a      	ldr	r2, [r7, #16]
 800935a:	8992      	ldrh	r2, [r2, #12]
 800935c:	4293      	cmp	r3, r2
 800935e:	d91c      	bls.n	800939a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	693a      	ldr	r2, [r7, #16]
 8009366:	8992      	ldrh	r2, [r2, #12]
 8009368:	1a9a      	subs	r2, r3, r2
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	693a      	ldr	r2, [r7, #16]
 8009374:	8992      	ldrh	r2, [r2, #12]
 8009376:	441a      	add	r2, r3
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800937c:	693b      	ldr	r3, [r7, #16]
 800937e:	6919      	ldr	r1, [r3, #16]
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	899b      	ldrh	r3, [r3, #12]
 8009384:	461a      	mov	r2, r3
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	4293      	cmp	r3, r2
 800938c:	bf38      	it	cc
 800938e:	4613      	movcc	r3, r2
 8009390:	461a      	mov	r2, r3
 8009392:	68f8      	ldr	r0, [r7, #12]
 8009394:	f001 f9a8 	bl	800a6e8 <USBD_CtlContinueRx>
 8009398:	e07d      	b.n	8009496 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80093a0:	f003 031f 	and.w	r3, r3, #31
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d014      	beq.n	80093d2 <USBD_LL_DataOutStage+0xaa>
 80093a8:	2b02      	cmp	r3, #2
 80093aa:	d81d      	bhi.n	80093e8 <USBD_LL_DataOutStage+0xc0>
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d002      	beq.n	80093b6 <USBD_LL_DataOutStage+0x8e>
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d003      	beq.n	80093bc <USBD_LL_DataOutStage+0x94>
 80093b4:	e018      	b.n	80093e8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80093b6:	2300      	movs	r3, #0
 80093b8:	75bb      	strb	r3, [r7, #22]
            break;
 80093ba:	e018      	b.n	80093ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	4619      	mov	r1, r3
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f000 fa6e 	bl	80098a8 <USBD_CoreFindIF>
 80093cc:	4603      	mov	r3, r0
 80093ce:	75bb      	strb	r3, [r7, #22]
            break;
 80093d0:	e00d      	b.n	80093ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	4619      	mov	r1, r3
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	f000 fa70 	bl	80098c2 <USBD_CoreFindEP>
 80093e2:	4603      	mov	r3, r0
 80093e4:	75bb      	strb	r3, [r7, #22]
            break;
 80093e6:	e002      	b.n	80093ee <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80093e8:	2300      	movs	r3, #0
 80093ea:	75bb      	strb	r3, [r7, #22]
            break;
 80093ec:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80093ee:	7dbb      	ldrb	r3, [r7, #22]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d119      	bne.n	8009428 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	2b03      	cmp	r3, #3
 80093fe:	d113      	bne.n	8009428 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009400:	7dba      	ldrb	r2, [r7, #22]
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	32ae      	adds	r2, #174	@ 0xae
 8009406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00b      	beq.n	8009428 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009410:	7dba      	ldrb	r2, [r7, #22]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009418:	7dba      	ldrb	r2, [r7, #22]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	32ae      	adds	r2, #174	@ 0xae
 800941e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	68f8      	ldr	r0, [r7, #12]
 8009426:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009428:	68f8      	ldr	r0, [r7, #12]
 800942a:	f001 f96e 	bl	800a70a <USBD_CtlSendStatus>
 800942e:	e032      	b.n	8009496 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009430:	7afb      	ldrb	r3, [r7, #11]
 8009432:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009436:	b2db      	uxtb	r3, r3
 8009438:	4619      	mov	r1, r3
 800943a:	68f8      	ldr	r0, [r7, #12]
 800943c:	f000 fa41 	bl	80098c2 <USBD_CoreFindEP>
 8009440:	4603      	mov	r3, r0
 8009442:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009444:	7dbb      	ldrb	r3, [r7, #22]
 8009446:	2bff      	cmp	r3, #255	@ 0xff
 8009448:	d025      	beq.n	8009496 <USBD_LL_DataOutStage+0x16e>
 800944a:	7dbb      	ldrb	r3, [r7, #22]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d122      	bne.n	8009496 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009456:	b2db      	uxtb	r3, r3
 8009458:	2b03      	cmp	r3, #3
 800945a:	d117      	bne.n	800948c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800945c:	7dba      	ldrb	r2, [r7, #22]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	32ae      	adds	r2, #174	@ 0xae
 8009462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009466:	699b      	ldr	r3, [r3, #24]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00f      	beq.n	800948c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800946c:	7dba      	ldrb	r2, [r7, #22]
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009474:	7dba      	ldrb	r2, [r7, #22]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	32ae      	adds	r2, #174	@ 0xae
 800947a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800947e:	699b      	ldr	r3, [r3, #24]
 8009480:	7afa      	ldrb	r2, [r7, #11]
 8009482:	4611      	mov	r1, r2
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	4798      	blx	r3
 8009488:	4603      	mov	r3, r0
 800948a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800948c:	7dfb      	ldrb	r3, [r7, #23]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d001      	beq.n	8009496 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009492:	7dfb      	ldrb	r3, [r7, #23]
 8009494:	e000      	b.n	8009498 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3718      	adds	r7, #24
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b086      	sub	sp, #24
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	460b      	mov	r3, r1
 80094aa:	607a      	str	r2, [r7, #4]
 80094ac:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80094ae:	7afb      	ldrb	r3, [r7, #11]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d178      	bne.n	80095a6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	3314      	adds	r3, #20
 80094b8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d163      	bne.n	800958c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	693a      	ldr	r2, [r7, #16]
 80094ca:	8992      	ldrh	r2, [r2, #12]
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d91c      	bls.n	800950a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	693a      	ldr	r2, [r7, #16]
 80094d6:	8992      	ldrh	r2, [r2, #12]
 80094d8:	1a9a      	subs	r2, r3, r2
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	8992      	ldrh	r2, [r2, #12]
 80094e6:	441a      	add	r2, r3
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	6919      	ldr	r1, [r3, #16]
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	461a      	mov	r2, r3
 80094f6:	68f8      	ldr	r0, [r7, #12]
 80094f8:	f001 f8c4 	bl	800a684 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80094fc:	2300      	movs	r3, #0
 80094fe:	2200      	movs	r2, #0
 8009500:	2100      	movs	r1, #0
 8009502:	68f8      	ldr	r0, [r7, #12]
 8009504:	f001 fe2e 	bl	800b164 <USBD_LL_PrepareReceive>
 8009508:	e040      	b.n	800958c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	899b      	ldrh	r3, [r3, #12]
 800950e:	461a      	mov	r2, r3
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	429a      	cmp	r2, r3
 8009516:	d11c      	bne.n	8009552 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	693a      	ldr	r2, [r7, #16]
 800951e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009520:	4293      	cmp	r3, r2
 8009522:	d316      	bcc.n	8009552 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009524:	693b      	ldr	r3, [r7, #16]
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800952e:	429a      	cmp	r2, r3
 8009530:	d20f      	bcs.n	8009552 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009532:	2200      	movs	r2, #0
 8009534:	2100      	movs	r1, #0
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	f001 f8a4 	bl	800a684 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009544:	2300      	movs	r3, #0
 8009546:	2200      	movs	r2, #0
 8009548:	2100      	movs	r1, #0
 800954a:	68f8      	ldr	r0, [r7, #12]
 800954c:	f001 fe0a 	bl	800b164 <USBD_LL_PrepareReceive>
 8009550:	e01c      	b.n	800958c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009558:	b2db      	uxtb	r3, r3
 800955a:	2b03      	cmp	r3, #3
 800955c:	d10f      	bne.n	800957e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009564:	68db      	ldr	r3, [r3, #12]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d009      	beq.n	800957e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2200      	movs	r2, #0
 800956e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009578:	68db      	ldr	r3, [r3, #12]
 800957a:	68f8      	ldr	r0, [r7, #12]
 800957c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800957e:	2180      	movs	r1, #128	@ 0x80
 8009580:	68f8      	ldr	r0, [r7, #12]
 8009582:	f001 fd45 	bl	800b010 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f001 f8d2 	bl	800a730 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d03a      	beq.n	800960c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009596:	68f8      	ldr	r0, [r7, #12]
 8009598:	f7ff fe30 	bl	80091fc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80095a4:	e032      	b.n	800960c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80095a6:	7afb      	ldrb	r3, [r7, #11]
 80095a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	4619      	mov	r1, r3
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f000 f986 	bl	80098c2 <USBD_CoreFindEP>
 80095b6:	4603      	mov	r3, r0
 80095b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095ba:	7dfb      	ldrb	r3, [r7, #23]
 80095bc:	2bff      	cmp	r3, #255	@ 0xff
 80095be:	d025      	beq.n	800960c <USBD_LL_DataInStage+0x16c>
 80095c0:	7dfb      	ldrb	r3, [r7, #23]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d122      	bne.n	800960c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095cc:	b2db      	uxtb	r3, r3
 80095ce:	2b03      	cmp	r3, #3
 80095d0:	d11c      	bne.n	800960c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80095d2:	7dfa      	ldrb	r2, [r7, #23]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	32ae      	adds	r2, #174	@ 0xae
 80095d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095dc:	695b      	ldr	r3, [r3, #20]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d014      	beq.n	800960c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80095e2:	7dfa      	ldrb	r2, [r7, #23]
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80095ea:	7dfa      	ldrb	r2, [r7, #23]
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	32ae      	adds	r2, #174	@ 0xae
 80095f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f4:	695b      	ldr	r3, [r3, #20]
 80095f6:	7afa      	ldrb	r2, [r7, #11]
 80095f8:	4611      	mov	r1, r2
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	4798      	blx	r3
 80095fe:	4603      	mov	r3, r0
 8009600:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009602:	7dbb      	ldrb	r3, [r7, #22]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d001      	beq.n	800960c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009608:	7dbb      	ldrb	r3, [r7, #22]
 800960a:	e000      	b.n	800960e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3718      	adds	r7, #24
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b084      	sub	sp, #16
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800961e:	2300      	movs	r3, #0
 8009620:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2201      	movs	r2, #1
 8009626:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2200      	movs	r2, #0
 800962e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800964e:	2b00      	cmp	r3, #0
 8009650:	d014      	beq.n	800967c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d00e      	beq.n	800967c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	6852      	ldr	r2, [r2, #4]
 800966a:	b2d2      	uxtb	r2, r2
 800966c:	4611      	mov	r1, r2
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	4798      	blx	r3
 8009672:	4603      	mov	r3, r0
 8009674:	2b00      	cmp	r3, #0
 8009676:	d001      	beq.n	800967c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009678:	2303      	movs	r3, #3
 800967a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800967c:	2340      	movs	r3, #64	@ 0x40
 800967e:	2200      	movs	r2, #0
 8009680:	2100      	movs	r1, #0
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f001 fc7f 	bl	800af86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2240      	movs	r2, #64	@ 0x40
 8009694:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009698:	2340      	movs	r3, #64	@ 0x40
 800969a:	2200      	movs	r2, #0
 800969c:	2180      	movs	r1, #128	@ 0x80
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f001 fc71 	bl	800af86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2240      	movs	r2, #64	@ 0x40
 80096b0:	841a      	strh	r2, [r3, #32]

  return ret;
 80096b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3710      	adds	r7, #16
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
 80096c4:	460b      	mov	r3, r1
 80096c6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	78fa      	ldrb	r2, [r7, #3]
 80096cc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	370c      	adds	r7, #12
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr

080096dc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80096dc:	b480      	push	{r7}
 80096de:	b083      	sub	sp, #12
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	2b04      	cmp	r3, #4
 80096ee:	d006      	beq.n	80096fe <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096f6:	b2da      	uxtb	r2, r3
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2204      	movs	r2, #4
 8009702:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009722:	b2db      	uxtb	r3, r3
 8009724:	2b04      	cmp	r3, #4
 8009726:	d106      	bne.n	8009736 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800972e:	b2da      	uxtb	r2, r3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009736:	2300      	movs	r3, #0
}
 8009738:	4618      	mov	r0, r3
 800973a:	370c      	adds	r7, #12
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr

08009744 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b082      	sub	sp, #8
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009752:	b2db      	uxtb	r3, r3
 8009754:	2b03      	cmp	r3, #3
 8009756:	d110      	bne.n	800977a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00b      	beq.n	800977a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009768:	69db      	ldr	r3, [r3, #28]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d005      	beq.n	800977a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009774:	69db      	ldr	r3, [r3, #28]
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	3708      	adds	r7, #8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	460b      	mov	r3, r1
 800978e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	32ae      	adds	r2, #174	@ 0xae
 800979a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d101      	bne.n	80097a6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80097a2:	2303      	movs	r3, #3
 80097a4:	e01c      	b.n	80097e0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097ac:	b2db      	uxtb	r3, r3
 80097ae:	2b03      	cmp	r3, #3
 80097b0:	d115      	bne.n	80097de <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	32ae      	adds	r2, #174	@ 0xae
 80097bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097c0:	6a1b      	ldr	r3, [r3, #32]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d00b      	beq.n	80097de <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	32ae      	adds	r2, #174	@ 0xae
 80097d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097d4:	6a1b      	ldr	r3, [r3, #32]
 80097d6:	78fa      	ldrb	r2, [r7, #3]
 80097d8:	4611      	mov	r1, r2
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80097de:	2300      	movs	r3, #0
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3708      	adds	r7, #8
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b082      	sub	sp, #8
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	460b      	mov	r3, r1
 80097f2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	32ae      	adds	r2, #174	@ 0xae
 80097fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d101      	bne.n	800980a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009806:	2303      	movs	r3, #3
 8009808:	e01c      	b.n	8009844 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009810:	b2db      	uxtb	r3, r3
 8009812:	2b03      	cmp	r3, #3
 8009814:	d115      	bne.n	8009842 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	32ae      	adds	r2, #174	@ 0xae
 8009820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009826:	2b00      	cmp	r3, #0
 8009828:	d00b      	beq.n	8009842 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	32ae      	adds	r2, #174	@ 0xae
 8009834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800983a:	78fa      	ldrb	r2, [r7, #3]
 800983c:	4611      	mov	r1, r2
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	3708      	adds	r7, #8
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009854:	2300      	movs	r3, #0
}
 8009856:	4618      	mov	r0, r3
 8009858:	370c      	adds	r7, #12
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr

08009862 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b084      	sub	sp, #16
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800986a:	2300      	movs	r3, #0
 800986c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2201      	movs	r2, #1
 8009872:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00e      	beq.n	800989e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	6852      	ldr	r2, [r2, #4]
 800988c:	b2d2      	uxtb	r2, r2
 800988e:	4611      	mov	r1, r2
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	4798      	blx	r3
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d001      	beq.n	800989e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800989a:	2303      	movs	r3, #3
 800989c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800989e:	7bfb      	ldrb	r3, [r7, #15]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3710      	adds	r7, #16
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	460b      	mov	r3, r1
 80098b2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80098b4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	370c      	adds	r7, #12
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr

080098c2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80098c2:	b480      	push	{r7}
 80098c4:	b083      	sub	sp, #12
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	6078      	str	r0, [r7, #4]
 80098ca:	460b      	mov	r3, r1
 80098cc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80098ce:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	460b      	mov	r3, r1
 80098e6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80098f0:	2300      	movs	r3, #0
 80098f2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	885b      	ldrh	r3, [r3, #2]
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	7812      	ldrb	r2, [r2, #0]
 80098fe:	4293      	cmp	r3, r2
 8009900:	d91f      	bls.n	8009942 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009908:	e013      	b.n	8009932 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800990a:	f107 030a 	add.w	r3, r7, #10
 800990e:	4619      	mov	r1, r3
 8009910:	6978      	ldr	r0, [r7, #20]
 8009912:	f000 f81b 	bl	800994c <USBD_GetNextDesc>
 8009916:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	785b      	ldrb	r3, [r3, #1]
 800991c:	2b05      	cmp	r3, #5
 800991e:	d108      	bne.n	8009932 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	789b      	ldrb	r3, [r3, #2]
 8009928:	78fa      	ldrb	r2, [r7, #3]
 800992a:	429a      	cmp	r2, r3
 800992c:	d008      	beq.n	8009940 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800992e:	2300      	movs	r3, #0
 8009930:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	885b      	ldrh	r3, [r3, #2]
 8009936:	b29a      	uxth	r2, r3
 8009938:	897b      	ldrh	r3, [r7, #10]
 800993a:	429a      	cmp	r2, r3
 800993c:	d8e5      	bhi.n	800990a <USBD_GetEpDesc+0x2e>
 800993e:	e000      	b.n	8009942 <USBD_GetEpDesc+0x66>
          break;
 8009940:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009942:	693b      	ldr	r3, [r7, #16]
}
 8009944:	4618      	mov	r0, r3
 8009946:	3718      	adds	r7, #24
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800994c:	b480      	push	{r7}
 800994e:	b085      	sub	sp, #20
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	881b      	ldrh	r3, [r3, #0]
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	7812      	ldrb	r2, [r2, #0]
 8009962:	4413      	add	r3, r2
 8009964:	b29a      	uxth	r2, r3
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	781b      	ldrb	r3, [r3, #0]
 800996e:	461a      	mov	r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4413      	add	r3, r2
 8009974:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009976:	68fb      	ldr	r3, [r7, #12]
}
 8009978:	4618      	mov	r0, r3
 800997a:	3714      	adds	r7, #20
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr

08009984 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009984:	b480      	push	{r7}
 8009986:	b087      	sub	sp, #28
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	3301      	adds	r3, #1
 800999a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80099a2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80099a6:	021b      	lsls	r3, r3, #8
 80099a8:	b21a      	sxth	r2, r3
 80099aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	b21b      	sxth	r3, r3
 80099b2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80099b4:	89fb      	ldrh	r3, [r7, #14]
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	371c      	adds	r7, #28
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
	...

080099c4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80099ce:	2300      	movs	r3, #0
 80099d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80099da:	2b40      	cmp	r3, #64	@ 0x40
 80099dc:	d005      	beq.n	80099ea <USBD_StdDevReq+0x26>
 80099de:	2b40      	cmp	r3, #64	@ 0x40
 80099e0:	d857      	bhi.n	8009a92 <USBD_StdDevReq+0xce>
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d00f      	beq.n	8009a06 <USBD_StdDevReq+0x42>
 80099e6:	2b20      	cmp	r3, #32
 80099e8:	d153      	bne.n	8009a92 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	32ae      	adds	r2, #174	@ 0xae
 80099f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	6839      	ldr	r1, [r7, #0]
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	4798      	blx	r3
 8009a00:	4603      	mov	r3, r0
 8009a02:	73fb      	strb	r3, [r7, #15]
      break;
 8009a04:	e04a      	b.n	8009a9c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	785b      	ldrb	r3, [r3, #1]
 8009a0a:	2b09      	cmp	r3, #9
 8009a0c:	d83b      	bhi.n	8009a86 <USBD_StdDevReq+0xc2>
 8009a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a14 <USBD_StdDevReq+0x50>)
 8009a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a14:	08009a69 	.word	0x08009a69
 8009a18:	08009a7d 	.word	0x08009a7d
 8009a1c:	08009a87 	.word	0x08009a87
 8009a20:	08009a73 	.word	0x08009a73
 8009a24:	08009a87 	.word	0x08009a87
 8009a28:	08009a47 	.word	0x08009a47
 8009a2c:	08009a3d 	.word	0x08009a3d
 8009a30:	08009a87 	.word	0x08009a87
 8009a34:	08009a5f 	.word	0x08009a5f
 8009a38:	08009a51 	.word	0x08009a51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009a3c:	6839      	ldr	r1, [r7, #0]
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f000 fa3e 	bl	8009ec0 <USBD_GetDescriptor>
          break;
 8009a44:	e024      	b.n	8009a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009a46:	6839      	ldr	r1, [r7, #0]
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 fba3 	bl	800a194 <USBD_SetAddress>
          break;
 8009a4e:	e01f      	b.n	8009a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009a50:	6839      	ldr	r1, [r7, #0]
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f000 fbe2 	bl	800a21c <USBD_SetConfig>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	73fb      	strb	r3, [r7, #15]
          break;
 8009a5c:	e018      	b.n	8009a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009a5e:	6839      	ldr	r1, [r7, #0]
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f000 fc85 	bl	800a370 <USBD_GetConfig>
          break;
 8009a66:	e013      	b.n	8009a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009a68:	6839      	ldr	r1, [r7, #0]
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 fcb6 	bl	800a3dc <USBD_GetStatus>
          break;
 8009a70:	e00e      	b.n	8009a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009a72:	6839      	ldr	r1, [r7, #0]
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fce5 	bl	800a444 <USBD_SetFeature>
          break;
 8009a7a:	e009      	b.n	8009a90 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009a7c:	6839      	ldr	r1, [r7, #0]
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f000 fd09 	bl	800a496 <USBD_ClrFeature>
          break;
 8009a84:	e004      	b.n	8009a90 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009a86:	6839      	ldr	r1, [r7, #0]
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fd60 	bl	800a54e <USBD_CtlError>
          break;
 8009a8e:	bf00      	nop
      }
      break;
 8009a90:	e004      	b.n	8009a9c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009a92:	6839      	ldr	r1, [r7, #0]
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f000 fd5a 	bl	800a54e <USBD_CtlError>
      break;
 8009a9a:	bf00      	nop
  }

  return ret;
 8009a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3710      	adds	r7, #16
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	bf00      	nop

08009aa8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	781b      	ldrb	r3, [r3, #0]
 8009aba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009abe:	2b40      	cmp	r3, #64	@ 0x40
 8009ac0:	d005      	beq.n	8009ace <USBD_StdItfReq+0x26>
 8009ac2:	2b40      	cmp	r3, #64	@ 0x40
 8009ac4:	d852      	bhi.n	8009b6c <USBD_StdItfReq+0xc4>
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d001      	beq.n	8009ace <USBD_StdItfReq+0x26>
 8009aca:	2b20      	cmp	r3, #32
 8009acc:	d14e      	bne.n	8009b6c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ad4:	b2db      	uxtb	r3, r3
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	2b02      	cmp	r3, #2
 8009ada:	d840      	bhi.n	8009b5e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	889b      	ldrh	r3, [r3, #4]
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d836      	bhi.n	8009b54 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	889b      	ldrh	r3, [r3, #4]
 8009aea:	b2db      	uxtb	r3, r3
 8009aec:	4619      	mov	r1, r3
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f7ff feda 	bl	80098a8 <USBD_CoreFindIF>
 8009af4:	4603      	mov	r3, r0
 8009af6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009af8:	7bbb      	ldrb	r3, [r7, #14]
 8009afa:	2bff      	cmp	r3, #255	@ 0xff
 8009afc:	d01d      	beq.n	8009b3a <USBD_StdItfReq+0x92>
 8009afe:	7bbb      	ldrb	r3, [r7, #14]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d11a      	bne.n	8009b3a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009b04:	7bba      	ldrb	r2, [r7, #14]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	32ae      	adds	r2, #174	@ 0xae
 8009b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00f      	beq.n	8009b34 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009b14:	7bba      	ldrb	r2, [r7, #14]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009b1c:	7bba      	ldrb	r2, [r7, #14]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	32ae      	adds	r2, #174	@ 0xae
 8009b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b26:	689b      	ldr	r3, [r3, #8]
 8009b28:	6839      	ldr	r1, [r7, #0]
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	4798      	blx	r3
 8009b2e:	4603      	mov	r3, r0
 8009b30:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009b32:	e004      	b.n	8009b3e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009b34:	2303      	movs	r3, #3
 8009b36:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009b38:	e001      	b.n	8009b3e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009b3a:	2303      	movs	r3, #3
 8009b3c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	88db      	ldrh	r3, [r3, #6]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d110      	bne.n	8009b68 <USBD_StdItfReq+0xc0>
 8009b46:	7bfb      	ldrb	r3, [r7, #15]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d10d      	bne.n	8009b68 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 fddc 	bl	800a70a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009b52:	e009      	b.n	8009b68 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009b54:	6839      	ldr	r1, [r7, #0]
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f000 fcf9 	bl	800a54e <USBD_CtlError>
          break;
 8009b5c:	e004      	b.n	8009b68 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009b5e:	6839      	ldr	r1, [r7, #0]
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 fcf4 	bl	800a54e <USBD_CtlError>
          break;
 8009b66:	e000      	b.n	8009b6a <USBD_StdItfReq+0xc2>
          break;
 8009b68:	bf00      	nop
      }
      break;
 8009b6a:	e004      	b.n	8009b76 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009b6c:	6839      	ldr	r1, [r7, #0]
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 fced 	bl	800a54e <USBD_CtlError>
      break;
 8009b74:	bf00      	nop
  }

  return ret;
 8009b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3710      	adds	r7, #16
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b084      	sub	sp, #16
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	889b      	ldrh	r3, [r3, #4]
 8009b92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009b9c:	2b40      	cmp	r3, #64	@ 0x40
 8009b9e:	d007      	beq.n	8009bb0 <USBD_StdEPReq+0x30>
 8009ba0:	2b40      	cmp	r3, #64	@ 0x40
 8009ba2:	f200 8181 	bhi.w	8009ea8 <USBD_StdEPReq+0x328>
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d02a      	beq.n	8009c00 <USBD_StdEPReq+0x80>
 8009baa:	2b20      	cmp	r3, #32
 8009bac:	f040 817c 	bne.w	8009ea8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009bb0:	7bbb      	ldrb	r3, [r7, #14]
 8009bb2:	4619      	mov	r1, r3
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f7ff fe84 	bl	80098c2 <USBD_CoreFindEP>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bbe:	7b7b      	ldrb	r3, [r7, #13]
 8009bc0:	2bff      	cmp	r3, #255	@ 0xff
 8009bc2:	f000 8176 	beq.w	8009eb2 <USBD_StdEPReq+0x332>
 8009bc6:	7b7b      	ldrb	r3, [r7, #13]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	f040 8172 	bne.w	8009eb2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009bce:	7b7a      	ldrb	r2, [r7, #13]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009bd6:	7b7a      	ldrb	r2, [r7, #13]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	32ae      	adds	r2, #174	@ 0xae
 8009bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 8165 	beq.w	8009eb2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009be8:	7b7a      	ldrb	r2, [r7, #13]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	32ae      	adds	r2, #174	@ 0xae
 8009bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	6839      	ldr	r1, [r7, #0]
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	4798      	blx	r3
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009bfe:	e158      	b.n	8009eb2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	785b      	ldrb	r3, [r3, #1]
 8009c04:	2b03      	cmp	r3, #3
 8009c06:	d008      	beq.n	8009c1a <USBD_StdEPReq+0x9a>
 8009c08:	2b03      	cmp	r3, #3
 8009c0a:	f300 8147 	bgt.w	8009e9c <USBD_StdEPReq+0x31c>
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	f000 809b 	beq.w	8009d4a <USBD_StdEPReq+0x1ca>
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d03c      	beq.n	8009c92 <USBD_StdEPReq+0x112>
 8009c18:	e140      	b.n	8009e9c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	2b02      	cmp	r3, #2
 8009c24:	d002      	beq.n	8009c2c <USBD_StdEPReq+0xac>
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	d016      	beq.n	8009c58 <USBD_StdEPReq+0xd8>
 8009c2a:	e02c      	b.n	8009c86 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c2c:	7bbb      	ldrb	r3, [r7, #14]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d00d      	beq.n	8009c4e <USBD_StdEPReq+0xce>
 8009c32:	7bbb      	ldrb	r3, [r7, #14]
 8009c34:	2b80      	cmp	r3, #128	@ 0x80
 8009c36:	d00a      	beq.n	8009c4e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009c38:	7bbb      	ldrb	r3, [r7, #14]
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f001 f9e7 	bl	800b010 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c42:	2180      	movs	r1, #128	@ 0x80
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f001 f9e3 	bl	800b010 <USBD_LL_StallEP>
 8009c4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009c4c:	e020      	b.n	8009c90 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009c4e:	6839      	ldr	r1, [r7, #0]
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 fc7c 	bl	800a54e <USBD_CtlError>
              break;
 8009c56:	e01b      	b.n	8009c90 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	885b      	ldrh	r3, [r3, #2]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d10e      	bne.n	8009c7e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009c60:	7bbb      	ldrb	r3, [r7, #14]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d00b      	beq.n	8009c7e <USBD_StdEPReq+0xfe>
 8009c66:	7bbb      	ldrb	r3, [r7, #14]
 8009c68:	2b80      	cmp	r3, #128	@ 0x80
 8009c6a:	d008      	beq.n	8009c7e <USBD_StdEPReq+0xfe>
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	88db      	ldrh	r3, [r3, #6]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d104      	bne.n	8009c7e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009c74:	7bbb      	ldrb	r3, [r7, #14]
 8009c76:	4619      	mov	r1, r3
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f001 f9c9 	bl	800b010 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 fd43 	bl	800a70a <USBD_CtlSendStatus>

              break;
 8009c84:	e004      	b.n	8009c90 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009c86:	6839      	ldr	r1, [r7, #0]
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 fc60 	bl	800a54e <USBD_CtlError>
              break;
 8009c8e:	bf00      	nop
          }
          break;
 8009c90:	e109      	b.n	8009ea6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	2b02      	cmp	r3, #2
 8009c9c:	d002      	beq.n	8009ca4 <USBD_StdEPReq+0x124>
 8009c9e:	2b03      	cmp	r3, #3
 8009ca0:	d016      	beq.n	8009cd0 <USBD_StdEPReq+0x150>
 8009ca2:	e04b      	b.n	8009d3c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ca4:	7bbb      	ldrb	r3, [r7, #14]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00d      	beq.n	8009cc6 <USBD_StdEPReq+0x146>
 8009caa:	7bbb      	ldrb	r3, [r7, #14]
 8009cac:	2b80      	cmp	r3, #128	@ 0x80
 8009cae:	d00a      	beq.n	8009cc6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009cb0:	7bbb      	ldrb	r3, [r7, #14]
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f001 f9ab 	bl	800b010 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009cba:	2180      	movs	r1, #128	@ 0x80
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f001 f9a7 	bl	800b010 <USBD_LL_StallEP>
 8009cc2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009cc4:	e040      	b.n	8009d48 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009cc6:	6839      	ldr	r1, [r7, #0]
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 fc40 	bl	800a54e <USBD_CtlError>
              break;
 8009cce:	e03b      	b.n	8009d48 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	885b      	ldrh	r3, [r3, #2]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d136      	bne.n	8009d46 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009cd8:	7bbb      	ldrb	r3, [r7, #14]
 8009cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d004      	beq.n	8009cec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009ce2:	7bbb      	ldrb	r3, [r7, #14]
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f001 f9b1 	bl	800b04e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 fd0c 	bl	800a70a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009cf2:	7bbb      	ldrb	r3, [r7, #14]
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f7ff fde3 	bl	80098c2 <USBD_CoreFindEP>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d00:	7b7b      	ldrb	r3, [r7, #13]
 8009d02:	2bff      	cmp	r3, #255	@ 0xff
 8009d04:	d01f      	beq.n	8009d46 <USBD_StdEPReq+0x1c6>
 8009d06:	7b7b      	ldrb	r3, [r7, #13]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d11c      	bne.n	8009d46 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009d0c:	7b7a      	ldrb	r2, [r7, #13]
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009d14:	7b7a      	ldrb	r2, [r7, #13]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	32ae      	adds	r2, #174	@ 0xae
 8009d1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d1e:	689b      	ldr	r3, [r3, #8]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d010      	beq.n	8009d46 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009d24:	7b7a      	ldrb	r2, [r7, #13]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	32ae      	adds	r2, #174	@ 0xae
 8009d2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d2e:	689b      	ldr	r3, [r3, #8]
 8009d30:	6839      	ldr	r1, [r7, #0]
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	4798      	blx	r3
 8009d36:	4603      	mov	r3, r0
 8009d38:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009d3a:	e004      	b.n	8009d46 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009d3c:	6839      	ldr	r1, [r7, #0]
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fc05 	bl	800a54e <USBD_CtlError>
              break;
 8009d44:	e000      	b.n	8009d48 <USBD_StdEPReq+0x1c8>
              break;
 8009d46:	bf00      	nop
          }
          break;
 8009d48:	e0ad      	b.n	8009ea6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	2b02      	cmp	r3, #2
 8009d54:	d002      	beq.n	8009d5c <USBD_StdEPReq+0x1dc>
 8009d56:	2b03      	cmp	r3, #3
 8009d58:	d033      	beq.n	8009dc2 <USBD_StdEPReq+0x242>
 8009d5a:	e099      	b.n	8009e90 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d5c:	7bbb      	ldrb	r3, [r7, #14]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d007      	beq.n	8009d72 <USBD_StdEPReq+0x1f2>
 8009d62:	7bbb      	ldrb	r3, [r7, #14]
 8009d64:	2b80      	cmp	r3, #128	@ 0x80
 8009d66:	d004      	beq.n	8009d72 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009d68:	6839      	ldr	r1, [r7, #0]
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 fbef 	bl	800a54e <USBD_CtlError>
                break;
 8009d70:	e093      	b.n	8009e9a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	da0b      	bge.n	8009d92 <USBD_StdEPReq+0x212>
 8009d7a:	7bbb      	ldrb	r3, [r7, #14]
 8009d7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d80:	4613      	mov	r3, r2
 8009d82:	009b      	lsls	r3, r3, #2
 8009d84:	4413      	add	r3, r2
 8009d86:	009b      	lsls	r3, r3, #2
 8009d88:	3310      	adds	r3, #16
 8009d8a:	687a      	ldr	r2, [r7, #4]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	3304      	adds	r3, #4
 8009d90:	e00b      	b.n	8009daa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d92:	7bbb      	ldrb	r3, [r7, #14]
 8009d94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d98:	4613      	mov	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	4413      	add	r3, r2
 8009d9e:	009b      	lsls	r3, r3, #2
 8009da0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	4413      	add	r3, r2
 8009da8:	3304      	adds	r3, #4
 8009daa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	2200      	movs	r2, #0
 8009db0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	330e      	adds	r3, #14
 8009db6:	2202      	movs	r2, #2
 8009db8:	4619      	mov	r1, r3
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fc44 	bl	800a648 <USBD_CtlSendData>
              break;
 8009dc0:	e06b      	b.n	8009e9a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009dc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	da11      	bge.n	8009dee <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009dca:	7bbb      	ldrb	r3, [r7, #14]
 8009dcc:	f003 020f 	and.w	r2, r3, #15
 8009dd0:	6879      	ldr	r1, [r7, #4]
 8009dd2:	4613      	mov	r3, r2
 8009dd4:	009b      	lsls	r3, r3, #2
 8009dd6:	4413      	add	r3, r2
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	440b      	add	r3, r1
 8009ddc:	3323      	adds	r3, #35	@ 0x23
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d117      	bne.n	8009e14 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009de4:	6839      	ldr	r1, [r7, #0]
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 fbb1 	bl	800a54e <USBD_CtlError>
                  break;
 8009dec:	e055      	b.n	8009e9a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009dee:	7bbb      	ldrb	r3, [r7, #14]
 8009df0:	f003 020f 	and.w	r2, r3, #15
 8009df4:	6879      	ldr	r1, [r7, #4]
 8009df6:	4613      	mov	r3, r2
 8009df8:	009b      	lsls	r3, r3, #2
 8009dfa:	4413      	add	r3, r2
 8009dfc:	009b      	lsls	r3, r3, #2
 8009dfe:	440b      	add	r3, r1
 8009e00:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d104      	bne.n	8009e14 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009e0a:	6839      	ldr	r1, [r7, #0]
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 fb9e 	bl	800a54e <USBD_CtlError>
                  break;
 8009e12:	e042      	b.n	8009e9a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	da0b      	bge.n	8009e34 <USBD_StdEPReq+0x2b4>
 8009e1c:	7bbb      	ldrb	r3, [r7, #14]
 8009e1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e22:	4613      	mov	r3, r2
 8009e24:	009b      	lsls	r3, r3, #2
 8009e26:	4413      	add	r3, r2
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	3310      	adds	r3, #16
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	4413      	add	r3, r2
 8009e30:	3304      	adds	r3, #4
 8009e32:	e00b      	b.n	8009e4c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009e34:	7bbb      	ldrb	r3, [r7, #14]
 8009e36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e3a:	4613      	mov	r3, r2
 8009e3c:	009b      	lsls	r3, r3, #2
 8009e3e:	4413      	add	r3, r2
 8009e40:	009b      	lsls	r3, r3, #2
 8009e42:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	4413      	add	r3, r2
 8009e4a:	3304      	adds	r3, #4
 8009e4c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009e4e:	7bbb      	ldrb	r3, [r7, #14]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d002      	beq.n	8009e5a <USBD_StdEPReq+0x2da>
 8009e54:	7bbb      	ldrb	r3, [r7, #14]
 8009e56:	2b80      	cmp	r3, #128	@ 0x80
 8009e58:	d103      	bne.n	8009e62 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	739a      	strb	r2, [r3, #14]
 8009e60:	e00e      	b.n	8009e80 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009e62:	7bbb      	ldrb	r3, [r7, #14]
 8009e64:	4619      	mov	r1, r3
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f001 f910 	bl	800b08c <USBD_LL_IsStallEP>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d003      	beq.n	8009e7a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	2201      	movs	r2, #1
 8009e76:	739a      	strb	r2, [r3, #14]
 8009e78:	e002      	b.n	8009e80 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	330e      	adds	r3, #14
 8009e84:	2202      	movs	r2, #2
 8009e86:	4619      	mov	r1, r3
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 fbdd 	bl	800a648 <USBD_CtlSendData>
              break;
 8009e8e:	e004      	b.n	8009e9a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009e90:	6839      	ldr	r1, [r7, #0]
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 fb5b 	bl	800a54e <USBD_CtlError>
              break;
 8009e98:	bf00      	nop
          }
          break;
 8009e9a:	e004      	b.n	8009ea6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009e9c:	6839      	ldr	r1, [r7, #0]
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 fb55 	bl	800a54e <USBD_CtlError>
          break;
 8009ea4:	bf00      	nop
      }
      break;
 8009ea6:	e005      	b.n	8009eb4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009ea8:	6839      	ldr	r1, [r7, #0]
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 fb4f 	bl	800a54e <USBD_CtlError>
      break;
 8009eb0:	e000      	b.n	8009eb4 <USBD_StdEPReq+0x334>
      break;
 8009eb2:	bf00      	nop
  }

  return ret;
 8009eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3710      	adds	r7, #16
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
	...

08009ec0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b084      	sub	sp, #16
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
 8009ec8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	885b      	ldrh	r3, [r3, #2]
 8009eda:	0a1b      	lsrs	r3, r3, #8
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	3b01      	subs	r3, #1
 8009ee0:	2b06      	cmp	r3, #6
 8009ee2:	f200 8128 	bhi.w	800a136 <USBD_GetDescriptor+0x276>
 8009ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8009eec <USBD_GetDescriptor+0x2c>)
 8009ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eec:	08009f09 	.word	0x08009f09
 8009ef0:	08009f21 	.word	0x08009f21
 8009ef4:	08009f61 	.word	0x08009f61
 8009ef8:	0800a137 	.word	0x0800a137
 8009efc:	0800a137 	.word	0x0800a137
 8009f00:	0800a0d7 	.word	0x0800a0d7
 8009f04:	0800a103 	.word	0x0800a103
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	687a      	ldr	r2, [r7, #4]
 8009f12:	7c12      	ldrb	r2, [r2, #16]
 8009f14:	f107 0108 	add.w	r1, r7, #8
 8009f18:	4610      	mov	r0, r2
 8009f1a:	4798      	blx	r3
 8009f1c:	60f8      	str	r0, [r7, #12]
      break;
 8009f1e:	e112      	b.n	800a146 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	7c1b      	ldrb	r3, [r3, #16]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d10d      	bne.n	8009f44 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f30:	f107 0208 	add.w	r2, r7, #8
 8009f34:	4610      	mov	r0, r2
 8009f36:	4798      	blx	r3
 8009f38:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	3301      	adds	r3, #1
 8009f3e:	2202      	movs	r2, #2
 8009f40:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009f42:	e100      	b.n	800a146 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f4c:	f107 0208 	add.w	r2, r7, #8
 8009f50:	4610      	mov	r0, r2
 8009f52:	4798      	blx	r3
 8009f54:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	2202      	movs	r2, #2
 8009f5c:	701a      	strb	r2, [r3, #0]
      break;
 8009f5e:	e0f2      	b.n	800a146 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	885b      	ldrh	r3, [r3, #2]
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	2b05      	cmp	r3, #5
 8009f68:	f200 80ac 	bhi.w	800a0c4 <USBD_GetDescriptor+0x204>
 8009f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f74 <USBD_GetDescriptor+0xb4>)
 8009f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f72:	bf00      	nop
 8009f74:	08009f8d 	.word	0x08009f8d
 8009f78:	08009fc1 	.word	0x08009fc1
 8009f7c:	08009ff5 	.word	0x08009ff5
 8009f80:	0800a029 	.word	0x0800a029
 8009f84:	0800a05d 	.word	0x0800a05d
 8009f88:	0800a091 	.word	0x0800a091
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00b      	beq.n	8009fb0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	7c12      	ldrb	r2, [r2, #16]
 8009fa4:	f107 0108 	add.w	r1, r7, #8
 8009fa8:	4610      	mov	r0, r2
 8009faa:	4798      	blx	r3
 8009fac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fae:	e091      	b.n	800a0d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fb0:	6839      	ldr	r1, [r7, #0]
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 facb 	bl	800a54e <USBD_CtlError>
            err++;
 8009fb8:	7afb      	ldrb	r3, [r7, #11]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	72fb      	strb	r3, [r7, #11]
          break;
 8009fbe:	e089      	b.n	800a0d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d00b      	beq.n	8009fe4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	7c12      	ldrb	r2, [r2, #16]
 8009fd8:	f107 0108 	add.w	r1, r7, #8
 8009fdc:	4610      	mov	r0, r2
 8009fde:	4798      	blx	r3
 8009fe0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fe2:	e077      	b.n	800a0d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fe4:	6839      	ldr	r1, [r7, #0]
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 fab1 	bl	800a54e <USBD_CtlError>
            err++;
 8009fec:	7afb      	ldrb	r3, [r7, #11]
 8009fee:	3301      	adds	r3, #1
 8009ff0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ff2:	e06f      	b.n	800a0d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ffa:	68db      	ldr	r3, [r3, #12]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00b      	beq.n	800a018 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a006:	68db      	ldr	r3, [r3, #12]
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	7c12      	ldrb	r2, [r2, #16]
 800a00c:	f107 0108 	add.w	r1, r7, #8
 800a010:	4610      	mov	r0, r2
 800a012:	4798      	blx	r3
 800a014:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a016:	e05d      	b.n	800a0d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a018:	6839      	ldr	r1, [r7, #0]
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 fa97 	bl	800a54e <USBD_CtlError>
            err++;
 800a020:	7afb      	ldrb	r3, [r7, #11]
 800a022:	3301      	adds	r3, #1
 800a024:	72fb      	strb	r3, [r7, #11]
          break;
 800a026:	e055      	b.n	800a0d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a02e:	691b      	ldr	r3, [r3, #16]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d00b      	beq.n	800a04c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a03a:	691b      	ldr	r3, [r3, #16]
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	7c12      	ldrb	r2, [r2, #16]
 800a040:	f107 0108 	add.w	r1, r7, #8
 800a044:	4610      	mov	r0, r2
 800a046:	4798      	blx	r3
 800a048:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a04a:	e043      	b.n	800a0d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a04c:	6839      	ldr	r1, [r7, #0]
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f000 fa7d 	bl	800a54e <USBD_CtlError>
            err++;
 800a054:	7afb      	ldrb	r3, [r7, #11]
 800a056:	3301      	adds	r3, #1
 800a058:	72fb      	strb	r3, [r7, #11]
          break;
 800a05a:	e03b      	b.n	800a0d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a062:	695b      	ldr	r3, [r3, #20]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d00b      	beq.n	800a080 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a06e:	695b      	ldr	r3, [r3, #20]
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	7c12      	ldrb	r2, [r2, #16]
 800a074:	f107 0108 	add.w	r1, r7, #8
 800a078:	4610      	mov	r0, r2
 800a07a:	4798      	blx	r3
 800a07c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a07e:	e029      	b.n	800a0d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a080:	6839      	ldr	r1, [r7, #0]
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 fa63 	bl	800a54e <USBD_CtlError>
            err++;
 800a088:	7afb      	ldrb	r3, [r7, #11]
 800a08a:	3301      	adds	r3, #1
 800a08c:	72fb      	strb	r3, [r7, #11]
          break;
 800a08e:	e021      	b.n	800a0d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a096:	699b      	ldr	r3, [r3, #24]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00b      	beq.n	800a0b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	687a      	ldr	r2, [r7, #4]
 800a0a6:	7c12      	ldrb	r2, [r2, #16]
 800a0a8:	f107 0108 	add.w	r1, r7, #8
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	4798      	blx	r3
 800a0b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a0b2:	e00f      	b.n	800a0d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a0b4:	6839      	ldr	r1, [r7, #0]
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fa49 	bl	800a54e <USBD_CtlError>
            err++;
 800a0bc:	7afb      	ldrb	r3, [r7, #11]
 800a0be:	3301      	adds	r3, #1
 800a0c0:	72fb      	strb	r3, [r7, #11]
          break;
 800a0c2:	e007      	b.n	800a0d4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a0c4:	6839      	ldr	r1, [r7, #0]
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 fa41 	bl	800a54e <USBD_CtlError>
          err++;
 800a0cc:	7afb      	ldrb	r3, [r7, #11]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a0d2:	bf00      	nop
      }
      break;
 800a0d4:	e037      	b.n	800a146 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	7c1b      	ldrb	r3, [r3, #16]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d109      	bne.n	800a0f2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0e6:	f107 0208 	add.w	r2, r7, #8
 800a0ea:	4610      	mov	r0, r2
 800a0ec:	4798      	blx	r3
 800a0ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a0f0:	e029      	b.n	800a146 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a0f2:	6839      	ldr	r1, [r7, #0]
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 fa2a 	bl	800a54e <USBD_CtlError>
        err++;
 800a0fa:	7afb      	ldrb	r3, [r7, #11]
 800a0fc:	3301      	adds	r3, #1
 800a0fe:	72fb      	strb	r3, [r7, #11]
      break;
 800a100:	e021      	b.n	800a146 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	7c1b      	ldrb	r3, [r3, #16]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d10d      	bne.n	800a126 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a112:	f107 0208 	add.w	r2, r7, #8
 800a116:	4610      	mov	r0, r2
 800a118:	4798      	blx	r3
 800a11a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	3301      	adds	r3, #1
 800a120:	2207      	movs	r2, #7
 800a122:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a124:	e00f      	b.n	800a146 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a126:	6839      	ldr	r1, [r7, #0]
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f000 fa10 	bl	800a54e <USBD_CtlError>
        err++;
 800a12e:	7afb      	ldrb	r3, [r7, #11]
 800a130:	3301      	adds	r3, #1
 800a132:	72fb      	strb	r3, [r7, #11]
      break;
 800a134:	e007      	b.n	800a146 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a136:	6839      	ldr	r1, [r7, #0]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fa08 	bl	800a54e <USBD_CtlError>
      err++;
 800a13e:	7afb      	ldrb	r3, [r7, #11]
 800a140:	3301      	adds	r3, #1
 800a142:	72fb      	strb	r3, [r7, #11]
      break;
 800a144:	bf00      	nop
  }

  if (err != 0U)
 800a146:	7afb      	ldrb	r3, [r7, #11]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d11e      	bne.n	800a18a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	88db      	ldrh	r3, [r3, #6]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d016      	beq.n	800a182 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a154:	893b      	ldrh	r3, [r7, #8]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d00e      	beq.n	800a178 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	88da      	ldrh	r2, [r3, #6]
 800a15e:	893b      	ldrh	r3, [r7, #8]
 800a160:	4293      	cmp	r3, r2
 800a162:	bf28      	it	cs
 800a164:	4613      	movcs	r3, r2
 800a166:	b29b      	uxth	r3, r3
 800a168:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a16a:	893b      	ldrh	r3, [r7, #8]
 800a16c:	461a      	mov	r2, r3
 800a16e:	68f9      	ldr	r1, [r7, #12]
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f000 fa69 	bl	800a648 <USBD_CtlSendData>
 800a176:	e009      	b.n	800a18c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a178:	6839      	ldr	r1, [r7, #0]
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 f9e7 	bl	800a54e <USBD_CtlError>
 800a180:	e004      	b.n	800a18c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fac1 	bl	800a70a <USBD_CtlSendStatus>
 800a188:	e000      	b.n	800a18c <USBD_GetDescriptor+0x2cc>
    return;
 800a18a:	bf00      	nop
  }
}
 800a18c:	3710      	adds	r7, #16
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop

0800a194 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	889b      	ldrh	r3, [r3, #4]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d131      	bne.n	800a20a <USBD_SetAddress+0x76>
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	88db      	ldrh	r3, [r3, #6]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d12d      	bne.n	800a20a <USBD_SetAddress+0x76>
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	885b      	ldrh	r3, [r3, #2]
 800a1b2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a1b4:	d829      	bhi.n	800a20a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	885b      	ldrh	r3, [r3, #2]
 800a1ba:	b2db      	uxtb	r3, r3
 800a1bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1c8:	b2db      	uxtb	r3, r3
 800a1ca:	2b03      	cmp	r3, #3
 800a1cc:	d104      	bne.n	800a1d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f9bc 	bl	800a54e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1d6:	e01d      	b.n	800a214 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	7bfa      	ldrb	r2, [r7, #15]
 800a1dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a1e0:	7bfb      	ldrb	r3, [r7, #15]
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 ff7d 	bl	800b0e4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f000 fa8d 	bl	800a70a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a1f0:	7bfb      	ldrb	r3, [r7, #15]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d004      	beq.n	800a200 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2202      	movs	r2, #2
 800a1fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1fe:	e009      	b.n	800a214 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2201      	movs	r2, #1
 800a204:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a208:	e004      	b.n	800a214 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a20a:	6839      	ldr	r1, [r7, #0]
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f000 f99e 	bl	800a54e <USBD_CtlError>
  }
}
 800a212:	bf00      	nop
 800a214:	bf00      	nop
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a226:	2300      	movs	r3, #0
 800a228:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	885b      	ldrh	r3, [r3, #2]
 800a22e:	b2da      	uxtb	r2, r3
 800a230:	4b4e      	ldr	r3, [pc, #312]	@ (800a36c <USBD_SetConfig+0x150>)
 800a232:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a234:	4b4d      	ldr	r3, [pc, #308]	@ (800a36c <USBD_SetConfig+0x150>)
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d905      	bls.n	800a248 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a23c:	6839      	ldr	r1, [r7, #0]
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f000 f985 	bl	800a54e <USBD_CtlError>
    return USBD_FAIL;
 800a244:	2303      	movs	r3, #3
 800a246:	e08c      	b.n	800a362 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	2b02      	cmp	r3, #2
 800a252:	d002      	beq.n	800a25a <USBD_SetConfig+0x3e>
 800a254:	2b03      	cmp	r3, #3
 800a256:	d029      	beq.n	800a2ac <USBD_SetConfig+0x90>
 800a258:	e075      	b.n	800a346 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a25a:	4b44      	ldr	r3, [pc, #272]	@ (800a36c <USBD_SetConfig+0x150>)
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d020      	beq.n	800a2a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a262:	4b42      	ldr	r3, [pc, #264]	@ (800a36c <USBD_SetConfig+0x150>)
 800a264:	781b      	ldrb	r3, [r3, #0]
 800a266:	461a      	mov	r2, r3
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a26c:	4b3f      	ldr	r3, [pc, #252]	@ (800a36c <USBD_SetConfig+0x150>)
 800a26e:	781b      	ldrb	r3, [r3, #0]
 800a270:	4619      	mov	r1, r3
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f7fe ffcd 	bl	8009212 <USBD_SetClassConfig>
 800a278:	4603      	mov	r3, r0
 800a27a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a27c:	7bfb      	ldrb	r3, [r7, #15]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d008      	beq.n	800a294 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a282:	6839      	ldr	r1, [r7, #0]
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f000 f962 	bl	800a54e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2202      	movs	r2, #2
 800a28e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a292:	e065      	b.n	800a360 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 fa38 	bl	800a70a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2203      	movs	r2, #3
 800a29e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a2a2:	e05d      	b.n	800a360 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 fa30 	bl	800a70a <USBD_CtlSendStatus>
      break;
 800a2aa:	e059      	b.n	800a360 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a2ac:	4b2f      	ldr	r3, [pc, #188]	@ (800a36c <USBD_SetConfig+0x150>)
 800a2ae:	781b      	ldrb	r3, [r3, #0]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d112      	bne.n	800a2da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2202      	movs	r2, #2
 800a2b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a2bc:	4b2b      	ldr	r3, [pc, #172]	@ (800a36c <USBD_SetConfig+0x150>)
 800a2be:	781b      	ldrb	r3, [r3, #0]
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a2c6:	4b29      	ldr	r3, [pc, #164]	@ (800a36c <USBD_SetConfig+0x150>)
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f7fe ffbc 	bl	800924a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fa19 	bl	800a70a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a2d8:	e042      	b.n	800a360 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a2da:	4b24      	ldr	r3, [pc, #144]	@ (800a36c <USBD_SetConfig+0x150>)
 800a2dc:	781b      	ldrb	r3, [r3, #0]
 800a2de:	461a      	mov	r2, r3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d02a      	beq.n	800a33e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	b2db      	uxtb	r3, r3
 800a2ee:	4619      	mov	r1, r3
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f7fe ffaa 	bl	800924a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a2f6:	4b1d      	ldr	r3, [pc, #116]	@ (800a36c <USBD_SetConfig+0x150>)
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a300:	4b1a      	ldr	r3, [pc, #104]	@ (800a36c <USBD_SetConfig+0x150>)
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	4619      	mov	r1, r3
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f7fe ff83 	bl	8009212 <USBD_SetClassConfig>
 800a30c:	4603      	mov	r3, r0
 800a30e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a310:	7bfb      	ldrb	r3, [r7, #15]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d00f      	beq.n	800a336 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a316:	6839      	ldr	r1, [r7, #0]
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f000 f918 	bl	800a54e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	b2db      	uxtb	r3, r3
 800a324:	4619      	mov	r1, r3
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f7fe ff8f 	bl	800924a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2202      	movs	r2, #2
 800a330:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a334:	e014      	b.n	800a360 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f000 f9e7 	bl	800a70a <USBD_CtlSendStatus>
      break;
 800a33c:	e010      	b.n	800a360 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 f9e3 	bl	800a70a <USBD_CtlSendStatus>
      break;
 800a344:	e00c      	b.n	800a360 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a346:	6839      	ldr	r1, [r7, #0]
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 f900 	bl	800a54e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a34e:	4b07      	ldr	r3, [pc, #28]	@ (800a36c <USBD_SetConfig+0x150>)
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	4619      	mov	r1, r3
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f7fe ff78 	bl	800924a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a35a:	2303      	movs	r3, #3
 800a35c:	73fb      	strb	r3, [r7, #15]
      break;
 800a35e:	bf00      	nop
  }

  return ret;
 800a360:	7bfb      	ldrb	r3, [r7, #15]
}
 800a362:	4618      	mov	r0, r3
 800a364:	3710      	adds	r7, #16
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	200007c0 	.word	0x200007c0

0800a370 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	88db      	ldrh	r3, [r3, #6]
 800a37e:	2b01      	cmp	r3, #1
 800a380:	d004      	beq.n	800a38c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a382:	6839      	ldr	r1, [r7, #0]
 800a384:	6878      	ldr	r0, [r7, #4]
 800a386:	f000 f8e2 	bl	800a54e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a38a:	e023      	b.n	800a3d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a392:	b2db      	uxtb	r3, r3
 800a394:	2b02      	cmp	r3, #2
 800a396:	dc02      	bgt.n	800a39e <USBD_GetConfig+0x2e>
 800a398:	2b00      	cmp	r3, #0
 800a39a:	dc03      	bgt.n	800a3a4 <USBD_GetConfig+0x34>
 800a39c:	e015      	b.n	800a3ca <USBD_GetConfig+0x5a>
 800a39e:	2b03      	cmp	r3, #3
 800a3a0:	d00b      	beq.n	800a3ba <USBD_GetConfig+0x4a>
 800a3a2:	e012      	b.n	800a3ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	3308      	adds	r3, #8
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f948 	bl	800a648 <USBD_CtlSendData>
        break;
 800a3b8:	e00c      	b.n	800a3d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	3304      	adds	r3, #4
 800a3be:	2201      	movs	r2, #1
 800a3c0:	4619      	mov	r1, r3
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 f940 	bl	800a648 <USBD_CtlSendData>
        break;
 800a3c8:	e004      	b.n	800a3d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a3ca:	6839      	ldr	r1, [r7, #0]
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 f8be 	bl	800a54e <USBD_CtlError>
        break;
 800a3d2:	bf00      	nop
}
 800a3d4:	bf00      	nop
 800a3d6:	3708      	adds	r7, #8
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	3b01      	subs	r3, #1
 800a3f0:	2b02      	cmp	r3, #2
 800a3f2:	d81e      	bhi.n	800a432 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	88db      	ldrh	r3, [r3, #6]
 800a3f8:	2b02      	cmp	r3, #2
 800a3fa:	d004      	beq.n	800a406 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a3fc:	6839      	ldr	r1, [r7, #0]
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f8a5 	bl	800a54e <USBD_CtlError>
        break;
 800a404:	e01a      	b.n	800a43c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2201      	movs	r2, #1
 800a40a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a412:	2b00      	cmp	r3, #0
 800a414:	d005      	beq.n	800a422 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	68db      	ldr	r3, [r3, #12]
 800a41a:	f043 0202 	orr.w	r2, r3, #2
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	330c      	adds	r3, #12
 800a426:	2202      	movs	r2, #2
 800a428:	4619      	mov	r1, r3
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 f90c 	bl	800a648 <USBD_CtlSendData>
      break;
 800a430:	e004      	b.n	800a43c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a432:	6839      	ldr	r1, [r7, #0]
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 f88a 	bl	800a54e <USBD_CtlError>
      break;
 800a43a:	bf00      	nop
  }
}
 800a43c:	bf00      	nop
 800a43e:	3708      	adds	r7, #8
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	885b      	ldrh	r3, [r3, #2]
 800a452:	2b01      	cmp	r3, #1
 800a454:	d107      	bne.n	800a466 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2201      	movs	r2, #1
 800a45a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 f953 	bl	800a70a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a464:	e013      	b.n	800a48e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	885b      	ldrh	r3, [r3, #2]
 800a46a:	2b02      	cmp	r3, #2
 800a46c:	d10b      	bne.n	800a486 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	889b      	ldrh	r3, [r3, #4]
 800a472:	0a1b      	lsrs	r3, r3, #8
 800a474:	b29b      	uxth	r3, r3
 800a476:	b2da      	uxtb	r2, r3
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 f943 	bl	800a70a <USBD_CtlSendStatus>
}
 800a484:	e003      	b.n	800a48e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a486:	6839      	ldr	r1, [r7, #0]
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 f860 	bl	800a54e <USBD_CtlError>
}
 800a48e:	bf00      	nop
 800a490:	3708      	adds	r7, #8
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}

0800a496 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a496:	b580      	push	{r7, lr}
 800a498:	b082      	sub	sp, #8
 800a49a:	af00      	add	r7, sp, #0
 800a49c:	6078      	str	r0, [r7, #4]
 800a49e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	d80b      	bhi.n	800a4c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	885b      	ldrh	r3, [r3, #2]
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d10c      	bne.n	800a4d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 f923 	bl	800a70a <USBD_CtlSendStatus>
      }
      break;
 800a4c4:	e004      	b.n	800a4d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a4c6:	6839      	ldr	r1, [r7, #0]
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 f840 	bl	800a54e <USBD_CtlError>
      break;
 800a4ce:	e000      	b.n	800a4d2 <USBD_ClrFeature+0x3c>
      break;
 800a4d0:	bf00      	nop
  }
}
 800a4d2:	bf00      	nop
 800a4d4:	3708      	adds	r7, #8
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}

0800a4da <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a4da:	b580      	push	{r7, lr}
 800a4dc:	b084      	sub	sp, #16
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
 800a4e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	781a      	ldrb	r2, [r3, #0]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	781a      	ldrb	r2, [r3, #0]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	3301      	adds	r3, #1
 800a502:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a504:	68f8      	ldr	r0, [r7, #12]
 800a506:	f7ff fa3d 	bl	8009984 <SWAPBYTE>
 800a50a:	4603      	mov	r3, r0
 800a50c:	461a      	mov	r2, r3
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	3301      	adds	r3, #1
 800a516:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	3301      	adds	r3, #1
 800a51c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a51e:	68f8      	ldr	r0, [r7, #12]
 800a520:	f7ff fa30 	bl	8009984 <SWAPBYTE>
 800a524:	4603      	mov	r3, r0
 800a526:	461a      	mov	r2, r3
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	3301      	adds	r3, #1
 800a530:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	3301      	adds	r3, #1
 800a536:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f7ff fa23 	bl	8009984 <SWAPBYTE>
 800a53e:	4603      	mov	r3, r0
 800a540:	461a      	mov	r2, r3
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	80da      	strh	r2, [r3, #6]
}
 800a546:	bf00      	nop
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}

0800a54e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a54e:	b580      	push	{r7, lr}
 800a550:	b082      	sub	sp, #8
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a558:	2180      	movs	r1, #128	@ 0x80
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 fd58 	bl	800b010 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a560:	2100      	movs	r1, #0
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fd54 	bl	800b010 <USBD_LL_StallEP>
}
 800a568:	bf00      	nop
 800a56a:	3708      	adds	r7, #8
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b086      	sub	sp, #24
 800a574:	af00      	add	r7, sp, #0
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a57c:	2300      	movs	r3, #0
 800a57e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d042      	beq.n	800a60c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a58a:	6938      	ldr	r0, [r7, #16]
 800a58c:	f000 f842 	bl	800a614 <USBD_GetLen>
 800a590:	4603      	mov	r3, r0
 800a592:	3301      	adds	r3, #1
 800a594:	005b      	lsls	r3, r3, #1
 800a596:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a59a:	d808      	bhi.n	800a5ae <USBD_GetString+0x3e>
 800a59c:	6938      	ldr	r0, [r7, #16]
 800a59e:	f000 f839 	bl	800a614 <USBD_GetLen>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	005b      	lsls	r3, r3, #1
 800a5aa:	b29a      	uxth	r2, r3
 800a5ac:	e001      	b.n	800a5b2 <USBD_GetString+0x42>
 800a5ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a5b6:	7dfb      	ldrb	r3, [r7, #23]
 800a5b8:	68ba      	ldr	r2, [r7, #8]
 800a5ba:	4413      	add	r3, r2
 800a5bc:	687a      	ldr	r2, [r7, #4]
 800a5be:	7812      	ldrb	r2, [r2, #0]
 800a5c0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a5c2:	7dfb      	ldrb	r3, [r7, #23]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a5c8:	7dfb      	ldrb	r3, [r7, #23]
 800a5ca:	68ba      	ldr	r2, [r7, #8]
 800a5cc:	4413      	add	r3, r2
 800a5ce:	2203      	movs	r2, #3
 800a5d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a5d2:	7dfb      	ldrb	r3, [r7, #23]
 800a5d4:	3301      	adds	r3, #1
 800a5d6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a5d8:	e013      	b.n	800a602 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a5da:	7dfb      	ldrb	r3, [r7, #23]
 800a5dc:	68ba      	ldr	r2, [r7, #8]
 800a5de:	4413      	add	r3, r2
 800a5e0:	693a      	ldr	r2, [r7, #16]
 800a5e2:	7812      	ldrb	r2, [r2, #0]
 800a5e4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	613b      	str	r3, [r7, #16]
    idx++;
 800a5ec:	7dfb      	ldrb	r3, [r7, #23]
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a5f2:	7dfb      	ldrb	r3, [r7, #23]
 800a5f4:	68ba      	ldr	r2, [r7, #8]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	701a      	strb	r2, [r3, #0]
    idx++;
 800a5fc:	7dfb      	ldrb	r3, [r7, #23]
 800a5fe:	3301      	adds	r3, #1
 800a600:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d1e7      	bne.n	800a5da <USBD_GetString+0x6a>
 800a60a:	e000      	b.n	800a60e <USBD_GetString+0x9e>
    return;
 800a60c:	bf00      	nop
  }
}
 800a60e:	3718      	adds	r7, #24
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a614:	b480      	push	{r7}
 800a616:	b085      	sub	sp, #20
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a61c:	2300      	movs	r3, #0
 800a61e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a624:	e005      	b.n	800a632 <USBD_GetLen+0x1e>
  {
    len++;
 800a626:	7bfb      	ldrb	r3, [r7, #15]
 800a628:	3301      	adds	r3, #1
 800a62a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	3301      	adds	r3, #1
 800a630:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1f5      	bne.n	800a626 <USBD_GetLen+0x12>
  }

  return len;
 800a63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3714      	adds	r7, #20
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b084      	sub	sp, #16
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	60f8      	str	r0, [r7, #12]
 800a650:	60b9      	str	r1, [r7, #8]
 800a652:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2202      	movs	r2, #2
 800a658:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	68ba      	ldr	r2, [r7, #8]
 800a666:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	2100      	movs	r1, #0
 800a674:	68f8      	ldr	r0, [r7, #12]
 800a676:	f000 fd54 	bl	800b122 <USBD_LL_Transmit>

  return USBD_OK;
 800a67a:	2300      	movs	r3, #0
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3710      	adds	r7, #16
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	2100      	movs	r1, #0
 800a696:	68f8      	ldr	r0, [r7, #12]
 800a698:	f000 fd43 	bl	800b122 <USBD_LL_Transmit>

  return USBD_OK;
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}

0800a6a6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a6a6:	b580      	push	{r7, lr}
 800a6a8:	b084      	sub	sp, #16
 800a6aa:	af00      	add	r7, sp, #0
 800a6ac:	60f8      	str	r0, [r7, #12]
 800a6ae:	60b9      	str	r1, [r7, #8]
 800a6b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2203      	movs	r2, #3
 800a6b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	68ba      	ldr	r2, [r7, #8]
 800a6c6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	68f8      	ldr	r0, [r7, #12]
 800a6da:	f000 fd43 	bl	800b164 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a6de:	2300      	movs	r3, #0
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3710      	adds	r7, #16
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b084      	sub	sp, #16
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	60b9      	str	r1, [r7, #8]
 800a6f2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	68ba      	ldr	r2, [r7, #8]
 800a6f8:	2100      	movs	r1, #0
 800a6fa:	68f8      	ldr	r0, [r7, #12]
 800a6fc:	f000 fd32 	bl	800b164 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a700:	2300      	movs	r3, #0
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b082      	sub	sp, #8
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2204      	movs	r2, #4
 800a716:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a71a:	2300      	movs	r3, #0
 800a71c:	2200      	movs	r2, #0
 800a71e:	2100      	movs	r1, #0
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f000 fcfe 	bl	800b122 <USBD_LL_Transmit>

  return USBD_OK;
 800a726:	2300      	movs	r3, #0
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3708      	adds	r7, #8
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2205      	movs	r2, #5
 800a73c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a740:	2300      	movs	r3, #0
 800a742:	2200      	movs	r2, #0
 800a744:	2100      	movs	r1, #0
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 fd0c 	bl	800b164 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a74c:	2300      	movs	r3, #0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
	...

0800a758 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a75c:	2200      	movs	r2, #0
 800a75e:	4912      	ldr	r1, [pc, #72]	@ (800a7a8 <MX_USB_DEVICE_Init+0x50>)
 800a760:	4812      	ldr	r0, [pc, #72]	@ (800a7ac <MX_USB_DEVICE_Init+0x54>)
 800a762:	f7fe fcd9 	bl	8009118 <USBD_Init>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d001      	beq.n	800a770 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a76c:	f7f6 fd4c 	bl	8001208 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a770:	490f      	ldr	r1, [pc, #60]	@ (800a7b0 <MX_USB_DEVICE_Init+0x58>)
 800a772:	480e      	ldr	r0, [pc, #56]	@ (800a7ac <MX_USB_DEVICE_Init+0x54>)
 800a774:	f7fe fd00 	bl	8009178 <USBD_RegisterClass>
 800a778:	4603      	mov	r3, r0
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d001      	beq.n	800a782 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a77e:	f7f6 fd43 	bl	8001208 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a782:	490c      	ldr	r1, [pc, #48]	@ (800a7b4 <MX_USB_DEVICE_Init+0x5c>)
 800a784:	4809      	ldr	r0, [pc, #36]	@ (800a7ac <MX_USB_DEVICE_Init+0x54>)
 800a786:	f7fe fbf7 	bl	8008f78 <USBD_CDC_RegisterInterface>
 800a78a:	4603      	mov	r3, r0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d001      	beq.n	800a794 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a790:	f7f6 fd3a 	bl	8001208 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a794:	4805      	ldr	r0, [pc, #20]	@ (800a7ac <MX_USB_DEVICE_Init+0x54>)
 800a796:	f7fe fd25 	bl	80091e4 <USBD_Start>
 800a79a:	4603      	mov	r3, r0
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d001      	beq.n	800a7a4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a7a0:	f7f6 fd32 	bl	8001208 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a7a4:	bf00      	nop
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	200000b8 	.word	0x200000b8
 800a7ac:	200007c4 	.word	0x200007c4
 800a7b0:	2000001c 	.word	0x2000001c
 800a7b4:	200000a4 	.word	0x200000a4

0800a7b8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a7bc:	2200      	movs	r2, #0
 800a7be:	4905      	ldr	r1, [pc, #20]	@ (800a7d4 <CDC_Init_FS+0x1c>)
 800a7c0:	4805      	ldr	r0, [pc, #20]	@ (800a7d8 <CDC_Init_FS+0x20>)
 800a7c2:	f7fe fbf3 	bl	8008fac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a7c6:	4905      	ldr	r1, [pc, #20]	@ (800a7dc <CDC_Init_FS+0x24>)
 800a7c8:	4803      	ldr	r0, [pc, #12]	@ (800a7d8 <CDC_Init_FS+0x20>)
 800a7ca:	f7fe fc11 	bl	8008ff0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a7ce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	bd80      	pop	{r7, pc}
 800a7d4:	20000ca0 	.word	0x20000ca0
 800a7d8:	200007c4 	.word	0x200007c4
 800a7dc:	20000aa0 	.word	0x20000aa0

0800a7e0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a7e4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b083      	sub	sp, #12
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	6039      	str	r1, [r7, #0]
 800a7fa:	71fb      	strb	r3, [r7, #7]
 800a7fc:	4613      	mov	r3, r2
 800a7fe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a800:	79fb      	ldrb	r3, [r7, #7]
 800a802:	2b23      	cmp	r3, #35	@ 0x23
 800a804:	f200 8098 	bhi.w	800a938 <CDC_Control_FS+0x148>
 800a808:	a201      	add	r2, pc, #4	@ (adr r2, 800a810 <CDC_Control_FS+0x20>)
 800a80a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a80e:	bf00      	nop
 800a810:	0800a939 	.word	0x0800a939
 800a814:	0800a939 	.word	0x0800a939
 800a818:	0800a939 	.word	0x0800a939
 800a81c:	0800a939 	.word	0x0800a939
 800a820:	0800a939 	.word	0x0800a939
 800a824:	0800a939 	.word	0x0800a939
 800a828:	0800a939 	.word	0x0800a939
 800a82c:	0800a939 	.word	0x0800a939
 800a830:	0800a939 	.word	0x0800a939
 800a834:	0800a939 	.word	0x0800a939
 800a838:	0800a939 	.word	0x0800a939
 800a83c:	0800a939 	.word	0x0800a939
 800a840:	0800a939 	.word	0x0800a939
 800a844:	0800a939 	.word	0x0800a939
 800a848:	0800a939 	.word	0x0800a939
 800a84c:	0800a939 	.word	0x0800a939
 800a850:	0800a939 	.word	0x0800a939
 800a854:	0800a939 	.word	0x0800a939
 800a858:	0800a939 	.word	0x0800a939
 800a85c:	0800a939 	.word	0x0800a939
 800a860:	0800a939 	.word	0x0800a939
 800a864:	0800a939 	.word	0x0800a939
 800a868:	0800a939 	.word	0x0800a939
 800a86c:	0800a939 	.word	0x0800a939
 800a870:	0800a939 	.word	0x0800a939
 800a874:	0800a939 	.word	0x0800a939
 800a878:	0800a939 	.word	0x0800a939
 800a87c:	0800a939 	.word	0x0800a939
 800a880:	0800a939 	.word	0x0800a939
 800a884:	0800a939 	.word	0x0800a939
 800a888:	0800a939 	.word	0x0800a939
 800a88c:	0800a939 	.word	0x0800a939
 800a890:	0800a8a1 	.word	0x0800a8a1
 800a894:	0800a8e5 	.word	0x0800a8e5
 800a898:	0800a939 	.word	0x0800a939
 800a89c:	0800a939 	.word	0x0800a939
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
     	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2]<<16) | (pbuf[3]<<24));
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	781b      	ldrb	r3, [r3, #0]
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	021b      	lsls	r3, r3, #8
 800a8ae:	431a      	orrs	r2, r3
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	3302      	adds	r3, #2
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	041b      	lsls	r3, r3, #16
 800a8b8:	431a      	orrs	r2, r3
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	3303      	adds	r3, #3
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	061b      	lsls	r3, r3, #24
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	4b20      	ldr	r3, [pc, #128]	@ (800a948 <CDC_Control_FS+0x158>)
 800a8c8:	601a      	str	r2, [r3, #0]
     	LineCoding.format = pbuf[4];
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	791a      	ldrb	r2, [r3, #4]
 800a8ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a948 <CDC_Control_FS+0x158>)
 800a8d0:	711a      	strb	r2, [r3, #4]
     	LineCoding.paritytype = pbuf[5];
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	795a      	ldrb	r2, [r3, #5]
 800a8d6:	4b1c      	ldr	r3, [pc, #112]	@ (800a948 <CDC_Control_FS+0x158>)
 800a8d8:	715a      	strb	r2, [r3, #5]
     	LineCoding.datatype = pbuf[6];
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	799a      	ldrb	r2, [r3, #6]
 800a8de:	4b1a      	ldr	r3, [pc, #104]	@ (800a948 <CDC_Control_FS+0x158>)
 800a8e0:	719a      	strb	r2, [r3, #6]
     break;
 800a8e2:	e02a      	b.n	800a93a <CDC_Control_FS+0x14a>

     case CDC_GET_LINE_CODING:
     	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800a8e4:	4b18      	ldr	r3, [pc, #96]	@ (800a948 <CDC_Control_FS+0x158>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	b2da      	uxtb	r2, r3
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	701a      	strb	r2, [r3, #0]
     	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800a8ee:	4b16      	ldr	r3, [pc, #88]	@ (800a948 <CDC_Control_FS+0x158>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	0a1a      	lsrs	r2, r3, #8
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	b2d2      	uxtb	r2, r2
 800a8fa:	701a      	strb	r2, [r3, #0]
     	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800a8fc:	4b12      	ldr	r3, [pc, #72]	@ (800a948 <CDC_Control_FS+0x158>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	0c1a      	lsrs	r2, r3, #16
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	3302      	adds	r3, #2
 800a906:	b2d2      	uxtb	r2, r2
 800a908:	701a      	strb	r2, [r3, #0]
     	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800a90a:	4b0f      	ldr	r3, [pc, #60]	@ (800a948 <CDC_Control_FS+0x158>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	0e1a      	lsrs	r2, r3, #24
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	3303      	adds	r3, #3
 800a914:	b2d2      	uxtb	r2, r2
 800a916:	701a      	strb	r2, [r3, #0]
     	pbuf[4] = LineCoding.format;
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	3304      	adds	r3, #4
 800a91c:	4a0a      	ldr	r2, [pc, #40]	@ (800a948 <CDC_Control_FS+0x158>)
 800a91e:	7912      	ldrb	r2, [r2, #4]
 800a920:	701a      	strb	r2, [r3, #0]
     	pbuf[5] = LineCoding.paritytype;
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	3305      	adds	r3, #5
 800a926:	4a08      	ldr	r2, [pc, #32]	@ (800a948 <CDC_Control_FS+0x158>)
 800a928:	7952      	ldrb	r2, [r2, #5]
 800a92a:	701a      	strb	r2, [r3, #0]
     	pbuf[6] = LineCoding.datatype;
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	3306      	adds	r3, #6
 800a930:	4a05      	ldr	r2, [pc, #20]	@ (800a948 <CDC_Control_FS+0x158>)
 800a932:	7992      	ldrb	r2, [r2, #6]
 800a934:	701a      	strb	r2, [r3, #0]
     break;
 800a936:	e000      	b.n	800a93a <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a938:	bf00      	nop
  }

  return (USBD_OK);
 800a93a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr
 800a948:	2000009c 	.word	0x2000009c

0800a94c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	 if(aPtrFunRx != NULL)
 800a956:	4b0c      	ldr	r3, [pc, #48]	@ (800a988 <CDC_Receive_FS+0x3c>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d007      	beq.n	800a96e <CDC_Receive_FS+0x22>
			aPtrFunRx(Buf, *Len);
 800a95e:	4b0a      	ldr	r3, [pc, #40]	@ (800a988 <CDC_Receive_FS+0x3c>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	683a      	ldr	r2, [r7, #0]
 800a964:	6812      	ldr	r2, [r2, #0]
 800a966:	b292      	uxth	r2, r2
 800a968:	4611      	mov	r1, r2
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	4798      	blx	r3
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a96e:	6879      	ldr	r1, [r7, #4]
 800a970:	4806      	ldr	r0, [pc, #24]	@ (800a98c <CDC_Receive_FS+0x40>)
 800a972:	f7fe fb3d 	bl	8008ff0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a976:	4805      	ldr	r0, [pc, #20]	@ (800a98c <CDC_Receive_FS+0x40>)
 800a978:	f7fe fb98 	bl	80090ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a97c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	20000ea0 	.word	0x20000ea0
 800a98c:	200007c4 	.word	0x200007c4

0800a990 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b084      	sub	sp, #16
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	460b      	mov	r3, r1
 800a99a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a99c:	2300      	movs	r3, #0
 800a99e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a9a0:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d8 <CDC_Transmit_FS+0x48>)
 800a9a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a9a6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e00b      	b.n	800a9ce <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a9b6:	887b      	ldrh	r3, [r7, #2]
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	6879      	ldr	r1, [r7, #4]
 800a9bc:	4806      	ldr	r0, [pc, #24]	@ (800a9d8 <CDC_Transmit_FS+0x48>)
 800a9be:	f7fe faf5 	bl	8008fac <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a9c2:	4805      	ldr	r0, [pc, #20]	@ (800a9d8 <CDC_Transmit_FS+0x48>)
 800a9c4:	f7fe fb32 	bl	800902c <USBD_CDC_TransmitPacket>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a9cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3710      	adds	r7, #16
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	200007c4 	.word	0x200007c4

0800a9dc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b087      	sub	sp, #28
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	4613      	mov	r3, r2
 800a9e8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a9ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	371c      	adds	r7, #28
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr
	...

0800aa00 <CDC_AttachRxData>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_AttachRxData(void (*ptrRxAttach)(uint8_t *buf, uint16_t len)){
 800aa00:	b480      	push	{r7}
 800aa02:	b083      	sub	sp, #12
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
	aPtrFunRx = ptrRxAttach;
 800aa08:	4a04      	ldr	r2, [pc, #16]	@ (800aa1c <CDC_AttachRxData+0x1c>)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6013      	str	r3, [r2, #0]
}
 800aa0e:	bf00      	nop
 800aa10:	370c      	adds	r7, #12
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	20000ea0 	.word	0x20000ea0

0800aa20 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	4603      	mov	r3, r0
 800aa28:	6039      	str	r1, [r7, #0]
 800aa2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	2212      	movs	r2, #18
 800aa30:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800aa32:	4b03      	ldr	r3, [pc, #12]	@ (800aa40 <USBD_FS_DeviceDescriptor+0x20>)
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	370c      	adds	r7, #12
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr
 800aa40:	200000d4 	.word	0x200000d4

0800aa44 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	6039      	str	r1, [r7, #0]
 800aa4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	2204      	movs	r2, #4
 800aa54:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aa56:	4b03      	ldr	r3, [pc, #12]	@ (800aa64 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	370c      	adds	r7, #12
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa62:	4770      	bx	lr
 800aa64:	200000e8 	.word	0x200000e8

0800aa68 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b082      	sub	sp, #8
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	4603      	mov	r3, r0
 800aa70:	6039      	str	r1, [r7, #0]
 800aa72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aa74:	79fb      	ldrb	r3, [r7, #7]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d105      	bne.n	800aa86 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa7a:	683a      	ldr	r2, [r7, #0]
 800aa7c:	4907      	ldr	r1, [pc, #28]	@ (800aa9c <USBD_FS_ProductStrDescriptor+0x34>)
 800aa7e:	4808      	ldr	r0, [pc, #32]	@ (800aaa0 <USBD_FS_ProductStrDescriptor+0x38>)
 800aa80:	f7ff fd76 	bl	800a570 <USBD_GetString>
 800aa84:	e004      	b.n	800aa90 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa86:	683a      	ldr	r2, [r7, #0]
 800aa88:	4904      	ldr	r1, [pc, #16]	@ (800aa9c <USBD_FS_ProductStrDescriptor+0x34>)
 800aa8a:	4805      	ldr	r0, [pc, #20]	@ (800aaa0 <USBD_FS_ProductStrDescriptor+0x38>)
 800aa8c:	f7ff fd70 	bl	800a570 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aa90:	4b02      	ldr	r3, [pc, #8]	@ (800aa9c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3708      	adds	r7, #8
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	20000ea4 	.word	0x20000ea4
 800aaa0:	0800bbcc 	.word	0x0800bbcc

0800aaa4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b082      	sub	sp, #8
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	4603      	mov	r3, r0
 800aaac:	6039      	str	r1, [r7, #0]
 800aaae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aab0:	683a      	ldr	r2, [r7, #0]
 800aab2:	4904      	ldr	r1, [pc, #16]	@ (800aac4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aab4:	4804      	ldr	r0, [pc, #16]	@ (800aac8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aab6:	f7ff fd5b 	bl	800a570 <USBD_GetString>
  return USBD_StrDesc;
 800aaba:	4b02      	ldr	r3, [pc, #8]	@ (800aac4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3708      	adds	r7, #8
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	20000ea4 	.word	0x20000ea4
 800aac8:	0800bbe4 	.word	0x0800bbe4

0800aacc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b082      	sub	sp, #8
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	4603      	mov	r3, r0
 800aad4:	6039      	str	r1, [r7, #0]
 800aad6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	221a      	movs	r2, #26
 800aadc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800aade:	f000 f843 	bl	800ab68 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800aae2:	4b02      	ldr	r3, [pc, #8]	@ (800aaec <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3708      	adds	r7, #8
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	200000ec 	.word	0x200000ec

0800aaf0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	6039      	str	r1, [r7, #0]
 800aafa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800aafc:	79fb      	ldrb	r3, [r7, #7]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d105      	bne.n	800ab0e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab02:	683a      	ldr	r2, [r7, #0]
 800ab04:	4907      	ldr	r1, [pc, #28]	@ (800ab24 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab06:	4808      	ldr	r0, [pc, #32]	@ (800ab28 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab08:	f7ff fd32 	bl	800a570 <USBD_GetString>
 800ab0c:	e004      	b.n	800ab18 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ab0e:	683a      	ldr	r2, [r7, #0]
 800ab10:	4904      	ldr	r1, [pc, #16]	@ (800ab24 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ab12:	4805      	ldr	r0, [pc, #20]	@ (800ab28 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ab14:	f7ff fd2c 	bl	800a570 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab18:	4b02      	ldr	r3, [pc, #8]	@ (800ab24 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	20000ea4 	.word	0x20000ea4
 800ab28:	0800bbf8 	.word	0x0800bbf8

0800ab2c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b082      	sub	sp, #8
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	4603      	mov	r3, r0
 800ab34:	6039      	str	r1, [r7, #0]
 800ab36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab38:	79fb      	ldrb	r3, [r7, #7]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d105      	bne.n	800ab4a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab3e:	683a      	ldr	r2, [r7, #0]
 800ab40:	4907      	ldr	r1, [pc, #28]	@ (800ab60 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab42:	4808      	ldr	r0, [pc, #32]	@ (800ab64 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab44:	f7ff fd14 	bl	800a570 <USBD_GetString>
 800ab48:	e004      	b.n	800ab54 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab4a:	683a      	ldr	r2, [r7, #0]
 800ab4c:	4904      	ldr	r1, [pc, #16]	@ (800ab60 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab4e:	4805      	ldr	r0, [pc, #20]	@ (800ab64 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab50:	f7ff fd0e 	bl	800a570 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab54:	4b02      	ldr	r3, [pc, #8]	@ (800ab60 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3708      	adds	r7, #8
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	20000ea4 	.word	0x20000ea4
 800ab64:	0800bc04 	.word	0x0800bc04

0800ab68 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ab6e:	4b0f      	ldr	r3, [pc, #60]	@ (800abac <Get_SerialNum+0x44>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ab74:	4b0e      	ldr	r3, [pc, #56]	@ (800abb0 <Get_SerialNum+0x48>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ab7a:	4b0e      	ldr	r3, [pc, #56]	@ (800abb4 <Get_SerialNum+0x4c>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ab80:	68fa      	ldr	r2, [r7, #12]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	4413      	add	r3, r2
 800ab86:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d009      	beq.n	800aba2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ab8e:	2208      	movs	r2, #8
 800ab90:	4909      	ldr	r1, [pc, #36]	@ (800abb8 <Get_SerialNum+0x50>)
 800ab92:	68f8      	ldr	r0, [r7, #12]
 800ab94:	f000 f814 	bl	800abc0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ab98:	2204      	movs	r2, #4
 800ab9a:	4908      	ldr	r1, [pc, #32]	@ (800abbc <Get_SerialNum+0x54>)
 800ab9c:	68b8      	ldr	r0, [r7, #8]
 800ab9e:	f000 f80f 	bl	800abc0 <IntToUnicode>
  }
}
 800aba2:	bf00      	nop
 800aba4:	3710      	adds	r7, #16
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
 800abaa:	bf00      	nop
 800abac:	1fff7a10 	.word	0x1fff7a10
 800abb0:	1fff7a14 	.word	0x1fff7a14
 800abb4:	1fff7a18 	.word	0x1fff7a18
 800abb8:	200000ee 	.word	0x200000ee
 800abbc:	200000fe 	.word	0x200000fe

0800abc0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800abc0:	b480      	push	{r7}
 800abc2:	b087      	sub	sp, #28
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	4613      	mov	r3, r2
 800abcc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800abce:	2300      	movs	r3, #0
 800abd0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800abd2:	2300      	movs	r3, #0
 800abd4:	75fb      	strb	r3, [r7, #23]
 800abd6:	e027      	b.n	800ac28 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	0f1b      	lsrs	r3, r3, #28
 800abdc:	2b09      	cmp	r3, #9
 800abde:	d80b      	bhi.n	800abf8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	0f1b      	lsrs	r3, r3, #28
 800abe4:	b2da      	uxtb	r2, r3
 800abe6:	7dfb      	ldrb	r3, [r7, #23]
 800abe8:	005b      	lsls	r3, r3, #1
 800abea:	4619      	mov	r1, r3
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	440b      	add	r3, r1
 800abf0:	3230      	adds	r2, #48	@ 0x30
 800abf2:	b2d2      	uxtb	r2, r2
 800abf4:	701a      	strb	r2, [r3, #0]
 800abf6:	e00a      	b.n	800ac0e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	0f1b      	lsrs	r3, r3, #28
 800abfc:	b2da      	uxtb	r2, r3
 800abfe:	7dfb      	ldrb	r3, [r7, #23]
 800ac00:	005b      	lsls	r3, r3, #1
 800ac02:	4619      	mov	r1, r3
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	440b      	add	r3, r1
 800ac08:	3237      	adds	r2, #55	@ 0x37
 800ac0a:	b2d2      	uxtb	r2, r2
 800ac0c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	011b      	lsls	r3, r3, #4
 800ac12:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ac14:	7dfb      	ldrb	r3, [r7, #23]
 800ac16:	005b      	lsls	r3, r3, #1
 800ac18:	3301      	adds	r3, #1
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	2200      	movs	r2, #0
 800ac20:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ac22:	7dfb      	ldrb	r3, [r7, #23]
 800ac24:	3301      	adds	r3, #1
 800ac26:	75fb      	strb	r3, [r7, #23]
 800ac28:	7dfa      	ldrb	r2, [r7, #23]
 800ac2a:	79fb      	ldrb	r3, [r7, #7]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d3d3      	bcc.n	800abd8 <IntToUnicode+0x18>
  }
}
 800ac30:	bf00      	nop
 800ac32:	bf00      	nop
 800ac34:	371c      	adds	r7, #28
 800ac36:	46bd      	mov	sp, r7
 800ac38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3c:	4770      	bx	lr
	...

0800ac40 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b08a      	sub	sp, #40	@ 0x28
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac48:	f107 0314 	add.w	r3, r7, #20
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	601a      	str	r2, [r3, #0]
 800ac50:	605a      	str	r2, [r3, #4]
 800ac52:	609a      	str	r2, [r3, #8]
 800ac54:	60da      	str	r2, [r3, #12]
 800ac56:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac60:	d13a      	bne.n	800acd8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac62:	2300      	movs	r3, #0
 800ac64:	613b      	str	r3, [r7, #16]
 800ac66:	4b1e      	ldr	r3, [pc, #120]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800ac68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac6a:	4a1d      	ldr	r2, [pc, #116]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800ac6c:	f043 0301 	orr.w	r3, r3, #1
 800ac70:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac72:	4b1b      	ldr	r3, [pc, #108]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800ac74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac76:	f003 0301 	and.w	r3, r3, #1
 800ac7a:	613b      	str	r3, [r7, #16]
 800ac7c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ac7e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ac82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac84:	2302      	movs	r3, #2
 800ac86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac8c:	2303      	movs	r3, #3
 800ac8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ac90:	230a      	movs	r3, #10
 800ac92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac94:	f107 0314 	add.w	r3, r7, #20
 800ac98:	4619      	mov	r1, r3
 800ac9a:	4812      	ldr	r0, [pc, #72]	@ (800ace4 <HAL_PCD_MspInit+0xa4>)
 800ac9c:	f7f7 ffee 	bl	8002c7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aca0:	4b0f      	ldr	r3, [pc, #60]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800aca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aca4:	4a0e      	ldr	r2, [pc, #56]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800aca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acaa:	6353      	str	r3, [r2, #52]	@ 0x34
 800acac:	2300      	movs	r3, #0
 800acae:	60fb      	str	r3, [r7, #12]
 800acb0:	4b0b      	ldr	r3, [pc, #44]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800acb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acb4:	4a0a      	ldr	r2, [pc, #40]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800acb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800acba:	6453      	str	r3, [r2, #68]	@ 0x44
 800acbc:	4b08      	ldr	r3, [pc, #32]	@ (800ace0 <HAL_PCD_MspInit+0xa0>)
 800acbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800acc4:	60fb      	str	r3, [r7, #12]
 800acc6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800acc8:	2200      	movs	r2, #0
 800acca:	2100      	movs	r1, #0
 800accc:	2043      	movs	r0, #67	@ 0x43
 800acce:	f7f7 fc00 	bl	80024d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800acd2:	2043      	movs	r0, #67	@ 0x43
 800acd4:	f7f7 fc19 	bl	800250a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800acd8:	bf00      	nop
 800acda:	3728      	adds	r7, #40	@ 0x28
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}
 800ace0:	40023800 	.word	0x40023800
 800ace4:	40020000 	.word	0x40020000

0800ace8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800acfc:	4619      	mov	r1, r3
 800acfe:	4610      	mov	r0, r2
 800ad00:	f7fe fabd 	bl	800927e <USBD_LL_SetupStage>
}
 800ad04:	bf00      	nop
 800ad06:	3708      	adds	r7, #8
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b082      	sub	sp, #8
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
 800ad14:	460b      	mov	r3, r1
 800ad16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ad1e:	78fa      	ldrb	r2, [r7, #3]
 800ad20:	6879      	ldr	r1, [r7, #4]
 800ad22:	4613      	mov	r3, r2
 800ad24:	00db      	lsls	r3, r3, #3
 800ad26:	4413      	add	r3, r2
 800ad28:	009b      	lsls	r3, r3, #2
 800ad2a:	440b      	add	r3, r1
 800ad2c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	78fb      	ldrb	r3, [r7, #3]
 800ad34:	4619      	mov	r1, r3
 800ad36:	f7fe faf7 	bl	8009328 <USBD_LL_DataOutStage>
}
 800ad3a:	bf00      	nop
 800ad3c:	3708      	adds	r7, #8
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}

0800ad42 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad42:	b580      	push	{r7, lr}
 800ad44:	b082      	sub	sp, #8
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	6078      	str	r0, [r7, #4]
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ad54:	78fa      	ldrb	r2, [r7, #3]
 800ad56:	6879      	ldr	r1, [r7, #4]
 800ad58:	4613      	mov	r3, r2
 800ad5a:	00db      	lsls	r3, r3, #3
 800ad5c:	4413      	add	r3, r2
 800ad5e:	009b      	lsls	r3, r3, #2
 800ad60:	440b      	add	r3, r1
 800ad62:	3320      	adds	r3, #32
 800ad64:	681a      	ldr	r2, [r3, #0]
 800ad66:	78fb      	ldrb	r3, [r7, #3]
 800ad68:	4619      	mov	r1, r3
 800ad6a:	f7fe fb99 	bl	80094a0 <USBD_LL_DataInStage>
}
 800ad6e:	bf00      	nop
 800ad70:	3708      	adds	r7, #8
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b082      	sub	sp, #8
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ad84:	4618      	mov	r0, r3
 800ad86:	f7fe fcdd 	bl	8009744 <USBD_LL_SOF>
}
 800ad8a:	bf00      	nop
 800ad8c:	3708      	adds	r7, #8
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}

0800ad92 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad92:	b580      	push	{r7, lr}
 800ad94:	b084      	sub	sp, #16
 800ad96:	af00      	add	r7, sp, #0
 800ad98:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	79db      	ldrb	r3, [r3, #7]
 800ada2:	2b02      	cmp	r3, #2
 800ada4:	d001      	beq.n	800adaa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ada6:	f7f6 fa2f 	bl	8001208 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800adb0:	7bfa      	ldrb	r2, [r7, #15]
 800adb2:	4611      	mov	r1, r2
 800adb4:	4618      	mov	r0, r3
 800adb6:	f7fe fc81 	bl	80096bc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800adc0:	4618      	mov	r0, r3
 800adc2:	f7fe fc28 	bl	8009616 <USBD_LL_Reset>
}
 800adc6:	bf00      	nop
 800adc8:	3710      	adds	r7, #16
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
	...

0800add0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b082      	sub	sp, #8
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800adde:	4618      	mov	r0, r3
 800ade0:	f7fe fc7c 	bl	80096dc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	6812      	ldr	r2, [r2, #0]
 800adf2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800adf6:	f043 0301 	orr.w	r3, r3, #1
 800adfa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	7adb      	ldrb	r3, [r3, #11]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d005      	beq.n	800ae10 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ae04:	4b04      	ldr	r3, [pc, #16]	@ (800ae18 <HAL_PCD_SuspendCallback+0x48>)
 800ae06:	691b      	ldr	r3, [r3, #16]
 800ae08:	4a03      	ldr	r2, [pc, #12]	@ (800ae18 <HAL_PCD_SuspendCallback+0x48>)
 800ae0a:	f043 0306 	orr.w	r3, r3, #6
 800ae0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ae10:	bf00      	nop
 800ae12:	3708      	adds	r7, #8
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}
 800ae18:	e000ed00 	.word	0xe000ed00

0800ae1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b082      	sub	sp, #8
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f7fe fc72 	bl	8009714 <USBD_LL_Resume>
}
 800ae30:	bf00      	nop
 800ae32:	3708      	adds	r7, #8
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	460b      	mov	r3, r1
 800ae42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae4a:	78fa      	ldrb	r2, [r7, #3]
 800ae4c:	4611      	mov	r1, r2
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f7fe fcca 	bl	80097e8 <USBD_LL_IsoOUTIncomplete>
}
 800ae54:	bf00      	nop
 800ae56:	3708      	adds	r7, #8
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}

0800ae5c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b082      	sub	sp, #8
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	460b      	mov	r3, r1
 800ae66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae6e:	78fa      	ldrb	r2, [r7, #3]
 800ae70:	4611      	mov	r1, r2
 800ae72:	4618      	mov	r0, r3
 800ae74:	f7fe fc86 	bl	8009784 <USBD_LL_IsoINIncomplete>
}
 800ae78:	bf00      	nop
 800ae7a:	3708      	adds	r7, #8
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b082      	sub	sp, #8
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fe fcdc 	bl	800984c <USBD_LL_DevConnected>
}
 800ae94:	bf00      	nop
 800ae96:	3708      	adds	r7, #8
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f7fe fcd9 	bl	8009862 <USBD_LL_DevDisconnected>
}
 800aeb0:	bf00      	nop
 800aeb2:	3708      	adds	r7, #8
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b082      	sub	sp, #8
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	781b      	ldrb	r3, [r3, #0]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d13c      	bne.n	800af42 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800aec8:	4a20      	ldr	r2, [pc, #128]	@ (800af4c <USBD_LL_Init+0x94>)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a1e      	ldr	r2, [pc, #120]	@ (800af4c <USBD_LL_Init+0x94>)
 800aed4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aed8:	4b1c      	ldr	r3, [pc, #112]	@ (800af4c <USBD_LL_Init+0x94>)
 800aeda:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800aede:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800aee0:	4b1a      	ldr	r3, [pc, #104]	@ (800af4c <USBD_LL_Init+0x94>)
 800aee2:	2204      	movs	r2, #4
 800aee4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800aee6:	4b19      	ldr	r3, [pc, #100]	@ (800af4c <USBD_LL_Init+0x94>)
 800aee8:	2202      	movs	r2, #2
 800aeea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aeec:	4b17      	ldr	r3, [pc, #92]	@ (800af4c <USBD_LL_Init+0x94>)
 800aeee:	2200      	movs	r2, #0
 800aef0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aef2:	4b16      	ldr	r3, [pc, #88]	@ (800af4c <USBD_LL_Init+0x94>)
 800aef4:	2202      	movs	r2, #2
 800aef6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800aef8:	4b14      	ldr	r3, [pc, #80]	@ (800af4c <USBD_LL_Init+0x94>)
 800aefa:	2200      	movs	r2, #0
 800aefc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800aefe:	4b13      	ldr	r3, [pc, #76]	@ (800af4c <USBD_LL_Init+0x94>)
 800af00:	2200      	movs	r2, #0
 800af02:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800af04:	4b11      	ldr	r3, [pc, #68]	@ (800af4c <USBD_LL_Init+0x94>)
 800af06:	2200      	movs	r2, #0
 800af08:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800af0a:	4b10      	ldr	r3, [pc, #64]	@ (800af4c <USBD_LL_Init+0x94>)
 800af0c:	2200      	movs	r2, #0
 800af0e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800af10:	4b0e      	ldr	r3, [pc, #56]	@ (800af4c <USBD_LL_Init+0x94>)
 800af12:	2200      	movs	r2, #0
 800af14:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800af16:	480d      	ldr	r0, [pc, #52]	@ (800af4c <USBD_LL_Init+0x94>)
 800af18:	f7f9 fa97 	bl	800444a <HAL_PCD_Init>
 800af1c:	4603      	mov	r3, r0
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d001      	beq.n	800af26 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800af22:	f7f6 f971 	bl	8001208 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800af26:	2180      	movs	r1, #128	@ 0x80
 800af28:	4808      	ldr	r0, [pc, #32]	@ (800af4c <USBD_LL_Init+0x94>)
 800af2a:	f7fa fcc4 	bl	80058b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800af2e:	2240      	movs	r2, #64	@ 0x40
 800af30:	2100      	movs	r1, #0
 800af32:	4806      	ldr	r0, [pc, #24]	@ (800af4c <USBD_LL_Init+0x94>)
 800af34:	f7fa fc78 	bl	8005828 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800af38:	2280      	movs	r2, #128	@ 0x80
 800af3a:	2101      	movs	r1, #1
 800af3c:	4803      	ldr	r0, [pc, #12]	@ (800af4c <USBD_LL_Init+0x94>)
 800af3e:	f7fa fc73 	bl	8005828 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800af42:	2300      	movs	r3, #0
}
 800af44:	4618      	mov	r0, r3
 800af46:	3708      	adds	r7, #8
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}
 800af4c:	200010a4 	.word	0x200010a4

0800af50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af58:	2300      	movs	r3, #0
 800af5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af5c:	2300      	movs	r3, #0
 800af5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af66:	4618      	mov	r0, r3
 800af68:	f7f9 fb7e 	bl	8004668 <HAL_PCD_Start>
 800af6c:	4603      	mov	r3, r0
 800af6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af70:	7bfb      	ldrb	r3, [r7, #15]
 800af72:	4618      	mov	r0, r3
 800af74:	f000 f942 	bl	800b1fc <USBD_Get_USB_Status>
 800af78:	4603      	mov	r3, r0
 800af7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800af86:	b580      	push	{r7, lr}
 800af88:	b084      	sub	sp, #16
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
 800af8e:	4608      	mov	r0, r1
 800af90:	4611      	mov	r1, r2
 800af92:	461a      	mov	r2, r3
 800af94:	4603      	mov	r3, r0
 800af96:	70fb      	strb	r3, [r7, #3]
 800af98:	460b      	mov	r3, r1
 800af9a:	70bb      	strb	r3, [r7, #2]
 800af9c:	4613      	mov	r3, r2
 800af9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afa0:	2300      	movs	r3, #0
 800afa2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afa4:	2300      	movs	r3, #0
 800afa6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800afae:	78bb      	ldrb	r3, [r7, #2]
 800afb0:	883a      	ldrh	r2, [r7, #0]
 800afb2:	78f9      	ldrb	r1, [r7, #3]
 800afb4:	f7fa f852 	bl	800505c <HAL_PCD_EP_Open>
 800afb8:	4603      	mov	r3, r0
 800afba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afbc:	7bfb      	ldrb	r3, [r7, #15]
 800afbe:	4618      	mov	r0, r3
 800afc0:	f000 f91c 	bl	800b1fc <USBD_Get_USB_Status>
 800afc4:	4603      	mov	r3, r0
 800afc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3710      	adds	r7, #16
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}

0800afd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afd2:	b580      	push	{r7, lr}
 800afd4:	b084      	sub	sp, #16
 800afd6:	af00      	add	r7, sp, #0
 800afd8:	6078      	str	r0, [r7, #4]
 800afda:	460b      	mov	r3, r1
 800afdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afde:	2300      	movs	r3, #0
 800afe0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afe2:	2300      	movs	r3, #0
 800afe4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800afec:	78fa      	ldrb	r2, [r7, #3]
 800afee:	4611      	mov	r1, r2
 800aff0:	4618      	mov	r0, r3
 800aff2:	f7fa f89d 	bl	8005130 <HAL_PCD_EP_Close>
 800aff6:	4603      	mov	r3, r0
 800aff8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800affa:	7bfb      	ldrb	r3, [r7, #15]
 800affc:	4618      	mov	r0, r3
 800affe:	f000 f8fd 	bl	800b1fc <USBD_Get_USB_Status>
 800b002:	4603      	mov	r3, r0
 800b004:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b006:	7bbb      	ldrb	r3, [r7, #14]
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3710      	adds	r7, #16
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}

0800b010 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
 800b018:	460b      	mov	r3, r1
 800b01a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b01c:	2300      	movs	r3, #0
 800b01e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b020:	2300      	movs	r3, #0
 800b022:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b02a:	78fa      	ldrb	r2, [r7, #3]
 800b02c:	4611      	mov	r1, r2
 800b02e:	4618      	mov	r0, r3
 800b030:	f7fa f955 	bl	80052de <HAL_PCD_EP_SetStall>
 800b034:	4603      	mov	r3, r0
 800b036:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b038:	7bfb      	ldrb	r3, [r7, #15]
 800b03a:	4618      	mov	r0, r3
 800b03c:	f000 f8de 	bl	800b1fc <USBD_Get_USB_Status>
 800b040:	4603      	mov	r3, r0
 800b042:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b044:	7bbb      	ldrb	r3, [r7, #14]
}
 800b046:	4618      	mov	r0, r3
 800b048:	3710      	adds	r7, #16
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}

0800b04e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b04e:	b580      	push	{r7, lr}
 800b050:	b084      	sub	sp, #16
 800b052:	af00      	add	r7, sp, #0
 800b054:	6078      	str	r0, [r7, #4]
 800b056:	460b      	mov	r3, r1
 800b058:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b05a:	2300      	movs	r3, #0
 800b05c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b05e:	2300      	movs	r3, #0
 800b060:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b068:	78fa      	ldrb	r2, [r7, #3]
 800b06a:	4611      	mov	r1, r2
 800b06c:	4618      	mov	r0, r3
 800b06e:	f7fa f999 	bl	80053a4 <HAL_PCD_EP_ClrStall>
 800b072:	4603      	mov	r3, r0
 800b074:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b076:	7bfb      	ldrb	r3, [r7, #15]
 800b078:	4618      	mov	r0, r3
 800b07a:	f000 f8bf 	bl	800b1fc <USBD_Get_USB_Status>
 800b07e:	4603      	mov	r3, r0
 800b080:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b082:	7bbb      	ldrb	r3, [r7, #14]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3710      	adds	r7, #16
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b08c:	b480      	push	{r7}
 800b08e:	b085      	sub	sp, #20
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	460b      	mov	r3, r1
 800b096:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b09e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b0a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	da0b      	bge.n	800b0c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b0a8:	78fb      	ldrb	r3, [r7, #3]
 800b0aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0ae:	68f9      	ldr	r1, [r7, #12]
 800b0b0:	4613      	mov	r3, r2
 800b0b2:	00db      	lsls	r3, r3, #3
 800b0b4:	4413      	add	r3, r2
 800b0b6:	009b      	lsls	r3, r3, #2
 800b0b8:	440b      	add	r3, r1
 800b0ba:	3316      	adds	r3, #22
 800b0bc:	781b      	ldrb	r3, [r3, #0]
 800b0be:	e00b      	b.n	800b0d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b0c0:	78fb      	ldrb	r3, [r7, #3]
 800b0c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0c6:	68f9      	ldr	r1, [r7, #12]
 800b0c8:	4613      	mov	r3, r2
 800b0ca:	00db      	lsls	r3, r3, #3
 800b0cc:	4413      	add	r3, r2
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	440b      	add	r3, r1
 800b0d2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b0d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3714      	adds	r7, #20
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b084      	sub	sp, #16
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b0fe:	78fa      	ldrb	r2, [r7, #3]
 800b100:	4611      	mov	r1, r2
 800b102:	4618      	mov	r0, r3
 800b104:	f7f9 ff86 	bl	8005014 <HAL_PCD_SetAddress>
 800b108:	4603      	mov	r3, r0
 800b10a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b10c:	7bfb      	ldrb	r3, [r7, #15]
 800b10e:	4618      	mov	r0, r3
 800b110:	f000 f874 	bl	800b1fc <USBD_Get_USB_Status>
 800b114:	4603      	mov	r3, r0
 800b116:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b118:	7bbb      	ldrb	r3, [r7, #14]
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3710      	adds	r7, #16
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}

0800b122 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b122:	b580      	push	{r7, lr}
 800b124:	b086      	sub	sp, #24
 800b126:	af00      	add	r7, sp, #0
 800b128:	60f8      	str	r0, [r7, #12]
 800b12a:	607a      	str	r2, [r7, #4]
 800b12c:	603b      	str	r3, [r7, #0]
 800b12e:	460b      	mov	r3, r1
 800b130:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b132:	2300      	movs	r3, #0
 800b134:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b136:	2300      	movs	r3, #0
 800b138:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b140:	7af9      	ldrb	r1, [r7, #11]
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	f7fa f890 	bl	800526a <HAL_PCD_EP_Transmit>
 800b14a:	4603      	mov	r3, r0
 800b14c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b14e:	7dfb      	ldrb	r3, [r7, #23]
 800b150:	4618      	mov	r0, r3
 800b152:	f000 f853 	bl	800b1fc <USBD_Get_USB_Status>
 800b156:	4603      	mov	r3, r0
 800b158:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b15a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3718      	adds	r7, #24
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}

0800b164 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b086      	sub	sp, #24
 800b168:	af00      	add	r7, sp, #0
 800b16a:	60f8      	str	r0, [r7, #12]
 800b16c:	607a      	str	r2, [r7, #4]
 800b16e:	603b      	str	r3, [r7, #0]
 800b170:	460b      	mov	r3, r1
 800b172:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b174:	2300      	movs	r3, #0
 800b176:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b178:	2300      	movs	r3, #0
 800b17a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b182:	7af9      	ldrb	r1, [r7, #11]
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	f7fa f81c 	bl	80051c4 <HAL_PCD_EP_Receive>
 800b18c:	4603      	mov	r3, r0
 800b18e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b190:	7dfb      	ldrb	r3, [r7, #23]
 800b192:	4618      	mov	r0, r3
 800b194:	f000 f832 	bl	800b1fc <USBD_Get_USB_Status>
 800b198:	4603      	mov	r3, r0
 800b19a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b19c:	7dbb      	ldrb	r3, [r7, #22]
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3718      	adds	r7, #24
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	b082      	sub	sp, #8
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
 800b1ae:	460b      	mov	r3, r1
 800b1b0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1b8:	78fa      	ldrb	r2, [r7, #3]
 800b1ba:	4611      	mov	r1, r2
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7fa f83c 	bl	800523a <HAL_PCD_EP_GetRxCount>
 800b1c2:	4603      	mov	r3, r0
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3708      	adds	r7, #8
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}

0800b1cc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b083      	sub	sp, #12
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b1d4:	4b03      	ldr	r3, [pc, #12]	@ (800b1e4 <USBD_static_malloc+0x18>)
}
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	370c      	adds	r7, #12
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	20001588 	.word	0x20001588

0800b1e8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b083      	sub	sp, #12
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]

}
 800b1f0:	bf00      	nop
 800b1f2:	370c      	adds	r7, #12
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr

0800b1fc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b085      	sub	sp, #20
 800b200:	af00      	add	r7, sp, #0
 800b202:	4603      	mov	r3, r0
 800b204:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b206:	2300      	movs	r3, #0
 800b208:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b20a:	79fb      	ldrb	r3, [r7, #7]
 800b20c:	2b03      	cmp	r3, #3
 800b20e:	d817      	bhi.n	800b240 <USBD_Get_USB_Status+0x44>
 800b210:	a201      	add	r2, pc, #4	@ (adr r2, 800b218 <USBD_Get_USB_Status+0x1c>)
 800b212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b216:	bf00      	nop
 800b218:	0800b229 	.word	0x0800b229
 800b21c:	0800b22f 	.word	0x0800b22f
 800b220:	0800b235 	.word	0x0800b235
 800b224:	0800b23b 	.word	0x0800b23b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b228:	2300      	movs	r3, #0
 800b22a:	73fb      	strb	r3, [r7, #15]
    break;
 800b22c:	e00b      	b.n	800b246 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b22e:	2303      	movs	r3, #3
 800b230:	73fb      	strb	r3, [r7, #15]
    break;
 800b232:	e008      	b.n	800b246 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b234:	2301      	movs	r3, #1
 800b236:	73fb      	strb	r3, [r7, #15]
    break;
 800b238:	e005      	b.n	800b246 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b23a:	2303      	movs	r3, #3
 800b23c:	73fb      	strb	r3, [r7, #15]
    break;
 800b23e:	e002      	b.n	800b246 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b240:	2303      	movs	r3, #3
 800b242:	73fb      	strb	r3, [r7, #15]
    break;
 800b244:	bf00      	nop
  }
  return usb_status;
 800b246:	7bfb      	ldrb	r3, [r7, #15]
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3714      	adds	r7, #20
 800b24c:	46bd      	mov	sp, r7
 800b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b252:	4770      	bx	lr

0800b254 <malloc>:
 800b254:	4b02      	ldr	r3, [pc, #8]	@ (800b260 <malloc+0xc>)
 800b256:	4601      	mov	r1, r0
 800b258:	6818      	ldr	r0, [r3, #0]
 800b25a:	f000 b825 	b.w	800b2a8 <_malloc_r>
 800b25e:	bf00      	nop
 800b260:	20000108 	.word	0x20000108

0800b264 <sbrk_aligned>:
 800b264:	b570      	push	{r4, r5, r6, lr}
 800b266:	4e0f      	ldr	r6, [pc, #60]	@ (800b2a4 <sbrk_aligned+0x40>)
 800b268:	460c      	mov	r4, r1
 800b26a:	6831      	ldr	r1, [r6, #0]
 800b26c:	4605      	mov	r5, r0
 800b26e:	b911      	cbnz	r1, 800b276 <sbrk_aligned+0x12>
 800b270:	f000 f8d0 	bl	800b414 <_sbrk_r>
 800b274:	6030      	str	r0, [r6, #0]
 800b276:	4621      	mov	r1, r4
 800b278:	4628      	mov	r0, r5
 800b27a:	f000 f8cb 	bl	800b414 <_sbrk_r>
 800b27e:	1c43      	adds	r3, r0, #1
 800b280:	d103      	bne.n	800b28a <sbrk_aligned+0x26>
 800b282:	f04f 34ff 	mov.w	r4, #4294967295
 800b286:	4620      	mov	r0, r4
 800b288:	bd70      	pop	{r4, r5, r6, pc}
 800b28a:	1cc4      	adds	r4, r0, #3
 800b28c:	f024 0403 	bic.w	r4, r4, #3
 800b290:	42a0      	cmp	r0, r4
 800b292:	d0f8      	beq.n	800b286 <sbrk_aligned+0x22>
 800b294:	1a21      	subs	r1, r4, r0
 800b296:	4628      	mov	r0, r5
 800b298:	f000 f8bc 	bl	800b414 <_sbrk_r>
 800b29c:	3001      	adds	r0, #1
 800b29e:	d1f2      	bne.n	800b286 <sbrk_aligned+0x22>
 800b2a0:	e7ef      	b.n	800b282 <sbrk_aligned+0x1e>
 800b2a2:	bf00      	nop
 800b2a4:	200017a8 	.word	0x200017a8

0800b2a8 <_malloc_r>:
 800b2a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2ac:	1ccd      	adds	r5, r1, #3
 800b2ae:	f025 0503 	bic.w	r5, r5, #3
 800b2b2:	3508      	adds	r5, #8
 800b2b4:	2d0c      	cmp	r5, #12
 800b2b6:	bf38      	it	cc
 800b2b8:	250c      	movcc	r5, #12
 800b2ba:	2d00      	cmp	r5, #0
 800b2bc:	4606      	mov	r6, r0
 800b2be:	db01      	blt.n	800b2c4 <_malloc_r+0x1c>
 800b2c0:	42a9      	cmp	r1, r5
 800b2c2:	d904      	bls.n	800b2ce <_malloc_r+0x26>
 800b2c4:	230c      	movs	r3, #12
 800b2c6:	6033      	str	r3, [r6, #0]
 800b2c8:	2000      	movs	r0, #0
 800b2ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3a4 <_malloc_r+0xfc>
 800b2d2:	f000 f869 	bl	800b3a8 <__malloc_lock>
 800b2d6:	f8d8 3000 	ldr.w	r3, [r8]
 800b2da:	461c      	mov	r4, r3
 800b2dc:	bb44      	cbnz	r4, 800b330 <_malloc_r+0x88>
 800b2de:	4629      	mov	r1, r5
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	f7ff ffbf 	bl	800b264 <sbrk_aligned>
 800b2e6:	1c43      	adds	r3, r0, #1
 800b2e8:	4604      	mov	r4, r0
 800b2ea:	d158      	bne.n	800b39e <_malloc_r+0xf6>
 800b2ec:	f8d8 4000 	ldr.w	r4, [r8]
 800b2f0:	4627      	mov	r7, r4
 800b2f2:	2f00      	cmp	r7, #0
 800b2f4:	d143      	bne.n	800b37e <_malloc_r+0xd6>
 800b2f6:	2c00      	cmp	r4, #0
 800b2f8:	d04b      	beq.n	800b392 <_malloc_r+0xea>
 800b2fa:	6823      	ldr	r3, [r4, #0]
 800b2fc:	4639      	mov	r1, r7
 800b2fe:	4630      	mov	r0, r6
 800b300:	eb04 0903 	add.w	r9, r4, r3
 800b304:	f000 f886 	bl	800b414 <_sbrk_r>
 800b308:	4581      	cmp	r9, r0
 800b30a:	d142      	bne.n	800b392 <_malloc_r+0xea>
 800b30c:	6821      	ldr	r1, [r4, #0]
 800b30e:	1a6d      	subs	r5, r5, r1
 800b310:	4629      	mov	r1, r5
 800b312:	4630      	mov	r0, r6
 800b314:	f7ff ffa6 	bl	800b264 <sbrk_aligned>
 800b318:	3001      	adds	r0, #1
 800b31a:	d03a      	beq.n	800b392 <_malloc_r+0xea>
 800b31c:	6823      	ldr	r3, [r4, #0]
 800b31e:	442b      	add	r3, r5
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	f8d8 3000 	ldr.w	r3, [r8]
 800b326:	685a      	ldr	r2, [r3, #4]
 800b328:	bb62      	cbnz	r2, 800b384 <_malloc_r+0xdc>
 800b32a:	f8c8 7000 	str.w	r7, [r8]
 800b32e:	e00f      	b.n	800b350 <_malloc_r+0xa8>
 800b330:	6822      	ldr	r2, [r4, #0]
 800b332:	1b52      	subs	r2, r2, r5
 800b334:	d420      	bmi.n	800b378 <_malloc_r+0xd0>
 800b336:	2a0b      	cmp	r2, #11
 800b338:	d917      	bls.n	800b36a <_malloc_r+0xc2>
 800b33a:	1961      	adds	r1, r4, r5
 800b33c:	42a3      	cmp	r3, r4
 800b33e:	6025      	str	r5, [r4, #0]
 800b340:	bf18      	it	ne
 800b342:	6059      	strne	r1, [r3, #4]
 800b344:	6863      	ldr	r3, [r4, #4]
 800b346:	bf08      	it	eq
 800b348:	f8c8 1000 	streq.w	r1, [r8]
 800b34c:	5162      	str	r2, [r4, r5]
 800b34e:	604b      	str	r3, [r1, #4]
 800b350:	4630      	mov	r0, r6
 800b352:	f000 f82f 	bl	800b3b4 <__malloc_unlock>
 800b356:	f104 000b 	add.w	r0, r4, #11
 800b35a:	1d23      	adds	r3, r4, #4
 800b35c:	f020 0007 	bic.w	r0, r0, #7
 800b360:	1ac2      	subs	r2, r0, r3
 800b362:	bf1c      	itt	ne
 800b364:	1a1b      	subne	r3, r3, r0
 800b366:	50a3      	strne	r3, [r4, r2]
 800b368:	e7af      	b.n	800b2ca <_malloc_r+0x22>
 800b36a:	6862      	ldr	r2, [r4, #4]
 800b36c:	42a3      	cmp	r3, r4
 800b36e:	bf0c      	ite	eq
 800b370:	f8c8 2000 	streq.w	r2, [r8]
 800b374:	605a      	strne	r2, [r3, #4]
 800b376:	e7eb      	b.n	800b350 <_malloc_r+0xa8>
 800b378:	4623      	mov	r3, r4
 800b37a:	6864      	ldr	r4, [r4, #4]
 800b37c:	e7ae      	b.n	800b2dc <_malloc_r+0x34>
 800b37e:	463c      	mov	r4, r7
 800b380:	687f      	ldr	r7, [r7, #4]
 800b382:	e7b6      	b.n	800b2f2 <_malloc_r+0x4a>
 800b384:	461a      	mov	r2, r3
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	42a3      	cmp	r3, r4
 800b38a:	d1fb      	bne.n	800b384 <_malloc_r+0xdc>
 800b38c:	2300      	movs	r3, #0
 800b38e:	6053      	str	r3, [r2, #4]
 800b390:	e7de      	b.n	800b350 <_malloc_r+0xa8>
 800b392:	230c      	movs	r3, #12
 800b394:	6033      	str	r3, [r6, #0]
 800b396:	4630      	mov	r0, r6
 800b398:	f000 f80c 	bl	800b3b4 <__malloc_unlock>
 800b39c:	e794      	b.n	800b2c8 <_malloc_r+0x20>
 800b39e:	6005      	str	r5, [r0, #0]
 800b3a0:	e7d6      	b.n	800b350 <_malloc_r+0xa8>
 800b3a2:	bf00      	nop
 800b3a4:	200017ac 	.word	0x200017ac

0800b3a8 <__malloc_lock>:
 800b3a8:	4801      	ldr	r0, [pc, #4]	@ (800b3b0 <__malloc_lock+0x8>)
 800b3aa:	f000 b86d 	b.w	800b488 <__retarget_lock_acquire_recursive>
 800b3ae:	bf00      	nop
 800b3b0:	200018ec 	.word	0x200018ec

0800b3b4 <__malloc_unlock>:
 800b3b4:	4801      	ldr	r0, [pc, #4]	@ (800b3bc <__malloc_unlock+0x8>)
 800b3b6:	f000 b868 	b.w	800b48a <__retarget_lock_release_recursive>
 800b3ba:	bf00      	nop
 800b3bc:	200018ec 	.word	0x200018ec

0800b3c0 <siprintf>:
 800b3c0:	b40e      	push	{r1, r2, r3}
 800b3c2:	b510      	push	{r4, lr}
 800b3c4:	b09d      	sub	sp, #116	@ 0x74
 800b3c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b3c8:	9002      	str	r0, [sp, #8]
 800b3ca:	9006      	str	r0, [sp, #24]
 800b3cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b3d0:	480a      	ldr	r0, [pc, #40]	@ (800b3fc <siprintf+0x3c>)
 800b3d2:	9107      	str	r1, [sp, #28]
 800b3d4:	9104      	str	r1, [sp, #16]
 800b3d6:	490a      	ldr	r1, [pc, #40]	@ (800b400 <siprintf+0x40>)
 800b3d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3dc:	9105      	str	r1, [sp, #20]
 800b3de:	2400      	movs	r4, #0
 800b3e0:	a902      	add	r1, sp, #8
 800b3e2:	6800      	ldr	r0, [r0, #0]
 800b3e4:	9301      	str	r3, [sp, #4]
 800b3e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b3e8:	f000 f8f6 	bl	800b5d8 <_svfiprintf_r>
 800b3ec:	9b02      	ldr	r3, [sp, #8]
 800b3ee:	701c      	strb	r4, [r3, #0]
 800b3f0:	b01d      	add	sp, #116	@ 0x74
 800b3f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3f6:	b003      	add	sp, #12
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	20000108 	.word	0x20000108
 800b400:	ffff0208 	.word	0xffff0208

0800b404 <memset>:
 800b404:	4402      	add	r2, r0
 800b406:	4603      	mov	r3, r0
 800b408:	4293      	cmp	r3, r2
 800b40a:	d100      	bne.n	800b40e <memset+0xa>
 800b40c:	4770      	bx	lr
 800b40e:	f803 1b01 	strb.w	r1, [r3], #1
 800b412:	e7f9      	b.n	800b408 <memset+0x4>

0800b414 <_sbrk_r>:
 800b414:	b538      	push	{r3, r4, r5, lr}
 800b416:	4d06      	ldr	r5, [pc, #24]	@ (800b430 <_sbrk_r+0x1c>)
 800b418:	2300      	movs	r3, #0
 800b41a:	4604      	mov	r4, r0
 800b41c:	4608      	mov	r0, r1
 800b41e:	602b      	str	r3, [r5, #0]
 800b420:	f7f6 fad4 	bl	80019cc <_sbrk>
 800b424:	1c43      	adds	r3, r0, #1
 800b426:	d102      	bne.n	800b42e <_sbrk_r+0x1a>
 800b428:	682b      	ldr	r3, [r5, #0]
 800b42a:	b103      	cbz	r3, 800b42e <_sbrk_r+0x1a>
 800b42c:	6023      	str	r3, [r4, #0]
 800b42e:	bd38      	pop	{r3, r4, r5, pc}
 800b430:	200018e8 	.word	0x200018e8

0800b434 <__errno>:
 800b434:	4b01      	ldr	r3, [pc, #4]	@ (800b43c <__errno+0x8>)
 800b436:	6818      	ldr	r0, [r3, #0]
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	20000108 	.word	0x20000108

0800b440 <__libc_init_array>:
 800b440:	b570      	push	{r4, r5, r6, lr}
 800b442:	4d0d      	ldr	r5, [pc, #52]	@ (800b478 <__libc_init_array+0x38>)
 800b444:	4c0d      	ldr	r4, [pc, #52]	@ (800b47c <__libc_init_array+0x3c>)
 800b446:	1b64      	subs	r4, r4, r5
 800b448:	10a4      	asrs	r4, r4, #2
 800b44a:	2600      	movs	r6, #0
 800b44c:	42a6      	cmp	r6, r4
 800b44e:	d109      	bne.n	800b464 <__libc_init_array+0x24>
 800b450:	4d0b      	ldr	r5, [pc, #44]	@ (800b480 <__libc_init_array+0x40>)
 800b452:	4c0c      	ldr	r4, [pc, #48]	@ (800b484 <__libc_init_array+0x44>)
 800b454:	f000 fba6 	bl	800bba4 <_init>
 800b458:	1b64      	subs	r4, r4, r5
 800b45a:	10a4      	asrs	r4, r4, #2
 800b45c:	2600      	movs	r6, #0
 800b45e:	42a6      	cmp	r6, r4
 800b460:	d105      	bne.n	800b46e <__libc_init_array+0x2e>
 800b462:	bd70      	pop	{r4, r5, r6, pc}
 800b464:	f855 3b04 	ldr.w	r3, [r5], #4
 800b468:	4798      	blx	r3
 800b46a:	3601      	adds	r6, #1
 800b46c:	e7ee      	b.n	800b44c <__libc_init_array+0xc>
 800b46e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b472:	4798      	blx	r3
 800b474:	3601      	adds	r6, #1
 800b476:	e7f2      	b.n	800b45e <__libc_init_array+0x1e>
 800b478:	0800bc70 	.word	0x0800bc70
 800b47c:	0800bc70 	.word	0x0800bc70
 800b480:	0800bc70 	.word	0x0800bc70
 800b484:	0800bc74 	.word	0x0800bc74

0800b488 <__retarget_lock_acquire_recursive>:
 800b488:	4770      	bx	lr

0800b48a <__retarget_lock_release_recursive>:
 800b48a:	4770      	bx	lr

0800b48c <_free_r>:
 800b48c:	b538      	push	{r3, r4, r5, lr}
 800b48e:	4605      	mov	r5, r0
 800b490:	2900      	cmp	r1, #0
 800b492:	d041      	beq.n	800b518 <_free_r+0x8c>
 800b494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b498:	1f0c      	subs	r4, r1, #4
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	bfb8      	it	lt
 800b49e:	18e4      	addlt	r4, r4, r3
 800b4a0:	f7ff ff82 	bl	800b3a8 <__malloc_lock>
 800b4a4:	4a1d      	ldr	r2, [pc, #116]	@ (800b51c <_free_r+0x90>)
 800b4a6:	6813      	ldr	r3, [r2, #0]
 800b4a8:	b933      	cbnz	r3, 800b4b8 <_free_r+0x2c>
 800b4aa:	6063      	str	r3, [r4, #4]
 800b4ac:	6014      	str	r4, [r2, #0]
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4b4:	f7ff bf7e 	b.w	800b3b4 <__malloc_unlock>
 800b4b8:	42a3      	cmp	r3, r4
 800b4ba:	d908      	bls.n	800b4ce <_free_r+0x42>
 800b4bc:	6820      	ldr	r0, [r4, #0]
 800b4be:	1821      	adds	r1, r4, r0
 800b4c0:	428b      	cmp	r3, r1
 800b4c2:	bf01      	itttt	eq
 800b4c4:	6819      	ldreq	r1, [r3, #0]
 800b4c6:	685b      	ldreq	r3, [r3, #4]
 800b4c8:	1809      	addeq	r1, r1, r0
 800b4ca:	6021      	streq	r1, [r4, #0]
 800b4cc:	e7ed      	b.n	800b4aa <_free_r+0x1e>
 800b4ce:	461a      	mov	r2, r3
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	b10b      	cbz	r3, 800b4d8 <_free_r+0x4c>
 800b4d4:	42a3      	cmp	r3, r4
 800b4d6:	d9fa      	bls.n	800b4ce <_free_r+0x42>
 800b4d8:	6811      	ldr	r1, [r2, #0]
 800b4da:	1850      	adds	r0, r2, r1
 800b4dc:	42a0      	cmp	r0, r4
 800b4de:	d10b      	bne.n	800b4f8 <_free_r+0x6c>
 800b4e0:	6820      	ldr	r0, [r4, #0]
 800b4e2:	4401      	add	r1, r0
 800b4e4:	1850      	adds	r0, r2, r1
 800b4e6:	4283      	cmp	r3, r0
 800b4e8:	6011      	str	r1, [r2, #0]
 800b4ea:	d1e0      	bne.n	800b4ae <_free_r+0x22>
 800b4ec:	6818      	ldr	r0, [r3, #0]
 800b4ee:	685b      	ldr	r3, [r3, #4]
 800b4f0:	6053      	str	r3, [r2, #4]
 800b4f2:	4408      	add	r0, r1
 800b4f4:	6010      	str	r0, [r2, #0]
 800b4f6:	e7da      	b.n	800b4ae <_free_r+0x22>
 800b4f8:	d902      	bls.n	800b500 <_free_r+0x74>
 800b4fa:	230c      	movs	r3, #12
 800b4fc:	602b      	str	r3, [r5, #0]
 800b4fe:	e7d6      	b.n	800b4ae <_free_r+0x22>
 800b500:	6820      	ldr	r0, [r4, #0]
 800b502:	1821      	adds	r1, r4, r0
 800b504:	428b      	cmp	r3, r1
 800b506:	bf04      	itt	eq
 800b508:	6819      	ldreq	r1, [r3, #0]
 800b50a:	685b      	ldreq	r3, [r3, #4]
 800b50c:	6063      	str	r3, [r4, #4]
 800b50e:	bf04      	itt	eq
 800b510:	1809      	addeq	r1, r1, r0
 800b512:	6021      	streq	r1, [r4, #0]
 800b514:	6054      	str	r4, [r2, #4]
 800b516:	e7ca      	b.n	800b4ae <_free_r+0x22>
 800b518:	bd38      	pop	{r3, r4, r5, pc}
 800b51a:	bf00      	nop
 800b51c:	200017ac 	.word	0x200017ac

0800b520 <__ssputs_r>:
 800b520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b524:	688e      	ldr	r6, [r1, #8]
 800b526:	461f      	mov	r7, r3
 800b528:	42be      	cmp	r6, r7
 800b52a:	680b      	ldr	r3, [r1, #0]
 800b52c:	4682      	mov	sl, r0
 800b52e:	460c      	mov	r4, r1
 800b530:	4690      	mov	r8, r2
 800b532:	d82d      	bhi.n	800b590 <__ssputs_r+0x70>
 800b534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b538:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b53c:	d026      	beq.n	800b58c <__ssputs_r+0x6c>
 800b53e:	6965      	ldr	r5, [r4, #20]
 800b540:	6909      	ldr	r1, [r1, #16]
 800b542:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b546:	eba3 0901 	sub.w	r9, r3, r1
 800b54a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b54e:	1c7b      	adds	r3, r7, #1
 800b550:	444b      	add	r3, r9
 800b552:	106d      	asrs	r5, r5, #1
 800b554:	429d      	cmp	r5, r3
 800b556:	bf38      	it	cc
 800b558:	461d      	movcc	r5, r3
 800b55a:	0553      	lsls	r3, r2, #21
 800b55c:	d527      	bpl.n	800b5ae <__ssputs_r+0x8e>
 800b55e:	4629      	mov	r1, r5
 800b560:	f7ff fea2 	bl	800b2a8 <_malloc_r>
 800b564:	4606      	mov	r6, r0
 800b566:	b360      	cbz	r0, 800b5c2 <__ssputs_r+0xa2>
 800b568:	6921      	ldr	r1, [r4, #16]
 800b56a:	464a      	mov	r2, r9
 800b56c:	f000 fad6 	bl	800bb1c <memcpy>
 800b570:	89a3      	ldrh	r3, [r4, #12]
 800b572:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b57a:	81a3      	strh	r3, [r4, #12]
 800b57c:	6126      	str	r6, [r4, #16]
 800b57e:	6165      	str	r5, [r4, #20]
 800b580:	444e      	add	r6, r9
 800b582:	eba5 0509 	sub.w	r5, r5, r9
 800b586:	6026      	str	r6, [r4, #0]
 800b588:	60a5      	str	r5, [r4, #8]
 800b58a:	463e      	mov	r6, r7
 800b58c:	42be      	cmp	r6, r7
 800b58e:	d900      	bls.n	800b592 <__ssputs_r+0x72>
 800b590:	463e      	mov	r6, r7
 800b592:	6820      	ldr	r0, [r4, #0]
 800b594:	4632      	mov	r2, r6
 800b596:	4641      	mov	r1, r8
 800b598:	f000 faa6 	bl	800bae8 <memmove>
 800b59c:	68a3      	ldr	r3, [r4, #8]
 800b59e:	1b9b      	subs	r3, r3, r6
 800b5a0:	60a3      	str	r3, [r4, #8]
 800b5a2:	6823      	ldr	r3, [r4, #0]
 800b5a4:	4433      	add	r3, r6
 800b5a6:	6023      	str	r3, [r4, #0]
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ae:	462a      	mov	r2, r5
 800b5b0:	f000 fac2 	bl	800bb38 <_realloc_r>
 800b5b4:	4606      	mov	r6, r0
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	d1e0      	bne.n	800b57c <__ssputs_r+0x5c>
 800b5ba:	6921      	ldr	r1, [r4, #16]
 800b5bc:	4650      	mov	r0, sl
 800b5be:	f7ff ff65 	bl	800b48c <_free_r>
 800b5c2:	230c      	movs	r3, #12
 800b5c4:	f8ca 3000 	str.w	r3, [sl]
 800b5c8:	89a3      	ldrh	r3, [r4, #12]
 800b5ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ce:	81a3      	strh	r3, [r4, #12]
 800b5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d4:	e7e9      	b.n	800b5aa <__ssputs_r+0x8a>
	...

0800b5d8 <_svfiprintf_r>:
 800b5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5dc:	4698      	mov	r8, r3
 800b5de:	898b      	ldrh	r3, [r1, #12]
 800b5e0:	061b      	lsls	r3, r3, #24
 800b5e2:	b09d      	sub	sp, #116	@ 0x74
 800b5e4:	4607      	mov	r7, r0
 800b5e6:	460d      	mov	r5, r1
 800b5e8:	4614      	mov	r4, r2
 800b5ea:	d510      	bpl.n	800b60e <_svfiprintf_r+0x36>
 800b5ec:	690b      	ldr	r3, [r1, #16]
 800b5ee:	b973      	cbnz	r3, 800b60e <_svfiprintf_r+0x36>
 800b5f0:	2140      	movs	r1, #64	@ 0x40
 800b5f2:	f7ff fe59 	bl	800b2a8 <_malloc_r>
 800b5f6:	6028      	str	r0, [r5, #0]
 800b5f8:	6128      	str	r0, [r5, #16]
 800b5fa:	b930      	cbnz	r0, 800b60a <_svfiprintf_r+0x32>
 800b5fc:	230c      	movs	r3, #12
 800b5fe:	603b      	str	r3, [r7, #0]
 800b600:	f04f 30ff 	mov.w	r0, #4294967295
 800b604:	b01d      	add	sp, #116	@ 0x74
 800b606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b60a:	2340      	movs	r3, #64	@ 0x40
 800b60c:	616b      	str	r3, [r5, #20]
 800b60e:	2300      	movs	r3, #0
 800b610:	9309      	str	r3, [sp, #36]	@ 0x24
 800b612:	2320      	movs	r3, #32
 800b614:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b618:	f8cd 800c 	str.w	r8, [sp, #12]
 800b61c:	2330      	movs	r3, #48	@ 0x30
 800b61e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b7bc <_svfiprintf_r+0x1e4>
 800b622:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b626:	f04f 0901 	mov.w	r9, #1
 800b62a:	4623      	mov	r3, r4
 800b62c:	469a      	mov	sl, r3
 800b62e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b632:	b10a      	cbz	r2, 800b638 <_svfiprintf_r+0x60>
 800b634:	2a25      	cmp	r2, #37	@ 0x25
 800b636:	d1f9      	bne.n	800b62c <_svfiprintf_r+0x54>
 800b638:	ebba 0b04 	subs.w	fp, sl, r4
 800b63c:	d00b      	beq.n	800b656 <_svfiprintf_r+0x7e>
 800b63e:	465b      	mov	r3, fp
 800b640:	4622      	mov	r2, r4
 800b642:	4629      	mov	r1, r5
 800b644:	4638      	mov	r0, r7
 800b646:	f7ff ff6b 	bl	800b520 <__ssputs_r>
 800b64a:	3001      	adds	r0, #1
 800b64c:	f000 80a7 	beq.w	800b79e <_svfiprintf_r+0x1c6>
 800b650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b652:	445a      	add	r2, fp
 800b654:	9209      	str	r2, [sp, #36]	@ 0x24
 800b656:	f89a 3000 	ldrb.w	r3, [sl]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	f000 809f 	beq.w	800b79e <_svfiprintf_r+0x1c6>
 800b660:	2300      	movs	r3, #0
 800b662:	f04f 32ff 	mov.w	r2, #4294967295
 800b666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b66a:	f10a 0a01 	add.w	sl, sl, #1
 800b66e:	9304      	str	r3, [sp, #16]
 800b670:	9307      	str	r3, [sp, #28]
 800b672:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b676:	931a      	str	r3, [sp, #104]	@ 0x68
 800b678:	4654      	mov	r4, sl
 800b67a:	2205      	movs	r2, #5
 800b67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b680:	484e      	ldr	r0, [pc, #312]	@ (800b7bc <_svfiprintf_r+0x1e4>)
 800b682:	f7f4 fdad 	bl	80001e0 <memchr>
 800b686:	9a04      	ldr	r2, [sp, #16]
 800b688:	b9d8      	cbnz	r0, 800b6c2 <_svfiprintf_r+0xea>
 800b68a:	06d0      	lsls	r0, r2, #27
 800b68c:	bf44      	itt	mi
 800b68e:	2320      	movmi	r3, #32
 800b690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b694:	0711      	lsls	r1, r2, #28
 800b696:	bf44      	itt	mi
 800b698:	232b      	movmi	r3, #43	@ 0x2b
 800b69a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b69e:	f89a 3000 	ldrb.w	r3, [sl]
 800b6a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6a4:	d015      	beq.n	800b6d2 <_svfiprintf_r+0xfa>
 800b6a6:	9a07      	ldr	r2, [sp, #28]
 800b6a8:	4654      	mov	r4, sl
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	f04f 0c0a 	mov.w	ip, #10
 800b6b0:	4621      	mov	r1, r4
 800b6b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6b6:	3b30      	subs	r3, #48	@ 0x30
 800b6b8:	2b09      	cmp	r3, #9
 800b6ba:	d94b      	bls.n	800b754 <_svfiprintf_r+0x17c>
 800b6bc:	b1b0      	cbz	r0, 800b6ec <_svfiprintf_r+0x114>
 800b6be:	9207      	str	r2, [sp, #28]
 800b6c0:	e014      	b.n	800b6ec <_svfiprintf_r+0x114>
 800b6c2:	eba0 0308 	sub.w	r3, r0, r8
 800b6c6:	fa09 f303 	lsl.w	r3, r9, r3
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	9304      	str	r3, [sp, #16]
 800b6ce:	46a2      	mov	sl, r4
 800b6d0:	e7d2      	b.n	800b678 <_svfiprintf_r+0xa0>
 800b6d2:	9b03      	ldr	r3, [sp, #12]
 800b6d4:	1d19      	adds	r1, r3, #4
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	9103      	str	r1, [sp, #12]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	bfbb      	ittet	lt
 800b6de:	425b      	neglt	r3, r3
 800b6e0:	f042 0202 	orrlt.w	r2, r2, #2
 800b6e4:	9307      	strge	r3, [sp, #28]
 800b6e6:	9307      	strlt	r3, [sp, #28]
 800b6e8:	bfb8      	it	lt
 800b6ea:	9204      	strlt	r2, [sp, #16]
 800b6ec:	7823      	ldrb	r3, [r4, #0]
 800b6ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6f0:	d10a      	bne.n	800b708 <_svfiprintf_r+0x130>
 800b6f2:	7863      	ldrb	r3, [r4, #1]
 800b6f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6f6:	d132      	bne.n	800b75e <_svfiprintf_r+0x186>
 800b6f8:	9b03      	ldr	r3, [sp, #12]
 800b6fa:	1d1a      	adds	r2, r3, #4
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	9203      	str	r2, [sp, #12]
 800b700:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b704:	3402      	adds	r4, #2
 800b706:	9305      	str	r3, [sp, #20]
 800b708:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b7cc <_svfiprintf_r+0x1f4>
 800b70c:	7821      	ldrb	r1, [r4, #0]
 800b70e:	2203      	movs	r2, #3
 800b710:	4650      	mov	r0, sl
 800b712:	f7f4 fd65 	bl	80001e0 <memchr>
 800b716:	b138      	cbz	r0, 800b728 <_svfiprintf_r+0x150>
 800b718:	9b04      	ldr	r3, [sp, #16]
 800b71a:	eba0 000a 	sub.w	r0, r0, sl
 800b71e:	2240      	movs	r2, #64	@ 0x40
 800b720:	4082      	lsls	r2, r0
 800b722:	4313      	orrs	r3, r2
 800b724:	3401      	adds	r4, #1
 800b726:	9304      	str	r3, [sp, #16]
 800b728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b72c:	4824      	ldr	r0, [pc, #144]	@ (800b7c0 <_svfiprintf_r+0x1e8>)
 800b72e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b732:	2206      	movs	r2, #6
 800b734:	f7f4 fd54 	bl	80001e0 <memchr>
 800b738:	2800      	cmp	r0, #0
 800b73a:	d036      	beq.n	800b7aa <_svfiprintf_r+0x1d2>
 800b73c:	4b21      	ldr	r3, [pc, #132]	@ (800b7c4 <_svfiprintf_r+0x1ec>)
 800b73e:	bb1b      	cbnz	r3, 800b788 <_svfiprintf_r+0x1b0>
 800b740:	9b03      	ldr	r3, [sp, #12]
 800b742:	3307      	adds	r3, #7
 800b744:	f023 0307 	bic.w	r3, r3, #7
 800b748:	3308      	adds	r3, #8
 800b74a:	9303      	str	r3, [sp, #12]
 800b74c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b74e:	4433      	add	r3, r6
 800b750:	9309      	str	r3, [sp, #36]	@ 0x24
 800b752:	e76a      	b.n	800b62a <_svfiprintf_r+0x52>
 800b754:	fb0c 3202 	mla	r2, ip, r2, r3
 800b758:	460c      	mov	r4, r1
 800b75a:	2001      	movs	r0, #1
 800b75c:	e7a8      	b.n	800b6b0 <_svfiprintf_r+0xd8>
 800b75e:	2300      	movs	r3, #0
 800b760:	3401      	adds	r4, #1
 800b762:	9305      	str	r3, [sp, #20]
 800b764:	4619      	mov	r1, r3
 800b766:	f04f 0c0a 	mov.w	ip, #10
 800b76a:	4620      	mov	r0, r4
 800b76c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b770:	3a30      	subs	r2, #48	@ 0x30
 800b772:	2a09      	cmp	r2, #9
 800b774:	d903      	bls.n	800b77e <_svfiprintf_r+0x1a6>
 800b776:	2b00      	cmp	r3, #0
 800b778:	d0c6      	beq.n	800b708 <_svfiprintf_r+0x130>
 800b77a:	9105      	str	r1, [sp, #20]
 800b77c:	e7c4      	b.n	800b708 <_svfiprintf_r+0x130>
 800b77e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b782:	4604      	mov	r4, r0
 800b784:	2301      	movs	r3, #1
 800b786:	e7f0      	b.n	800b76a <_svfiprintf_r+0x192>
 800b788:	ab03      	add	r3, sp, #12
 800b78a:	9300      	str	r3, [sp, #0]
 800b78c:	462a      	mov	r2, r5
 800b78e:	4b0e      	ldr	r3, [pc, #56]	@ (800b7c8 <_svfiprintf_r+0x1f0>)
 800b790:	a904      	add	r1, sp, #16
 800b792:	4638      	mov	r0, r7
 800b794:	f3af 8000 	nop.w
 800b798:	1c42      	adds	r2, r0, #1
 800b79a:	4606      	mov	r6, r0
 800b79c:	d1d6      	bne.n	800b74c <_svfiprintf_r+0x174>
 800b79e:	89ab      	ldrh	r3, [r5, #12]
 800b7a0:	065b      	lsls	r3, r3, #25
 800b7a2:	f53f af2d 	bmi.w	800b600 <_svfiprintf_r+0x28>
 800b7a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7a8:	e72c      	b.n	800b604 <_svfiprintf_r+0x2c>
 800b7aa:	ab03      	add	r3, sp, #12
 800b7ac:	9300      	str	r3, [sp, #0]
 800b7ae:	462a      	mov	r2, r5
 800b7b0:	4b05      	ldr	r3, [pc, #20]	@ (800b7c8 <_svfiprintf_r+0x1f0>)
 800b7b2:	a904      	add	r1, sp, #16
 800b7b4:	4638      	mov	r0, r7
 800b7b6:	f000 f879 	bl	800b8ac <_printf_i>
 800b7ba:	e7ed      	b.n	800b798 <_svfiprintf_r+0x1c0>
 800b7bc:	0800bc34 	.word	0x0800bc34
 800b7c0:	0800bc3e 	.word	0x0800bc3e
 800b7c4:	00000000 	.word	0x00000000
 800b7c8:	0800b521 	.word	0x0800b521
 800b7cc:	0800bc3a 	.word	0x0800bc3a

0800b7d0 <_printf_common>:
 800b7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d4:	4616      	mov	r6, r2
 800b7d6:	4698      	mov	r8, r3
 800b7d8:	688a      	ldr	r2, [r1, #8]
 800b7da:	690b      	ldr	r3, [r1, #16]
 800b7dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b7e0:	4293      	cmp	r3, r2
 800b7e2:	bfb8      	it	lt
 800b7e4:	4613      	movlt	r3, r2
 800b7e6:	6033      	str	r3, [r6, #0]
 800b7e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b7ec:	4607      	mov	r7, r0
 800b7ee:	460c      	mov	r4, r1
 800b7f0:	b10a      	cbz	r2, 800b7f6 <_printf_common+0x26>
 800b7f2:	3301      	adds	r3, #1
 800b7f4:	6033      	str	r3, [r6, #0]
 800b7f6:	6823      	ldr	r3, [r4, #0]
 800b7f8:	0699      	lsls	r1, r3, #26
 800b7fa:	bf42      	ittt	mi
 800b7fc:	6833      	ldrmi	r3, [r6, #0]
 800b7fe:	3302      	addmi	r3, #2
 800b800:	6033      	strmi	r3, [r6, #0]
 800b802:	6825      	ldr	r5, [r4, #0]
 800b804:	f015 0506 	ands.w	r5, r5, #6
 800b808:	d106      	bne.n	800b818 <_printf_common+0x48>
 800b80a:	f104 0a19 	add.w	sl, r4, #25
 800b80e:	68e3      	ldr	r3, [r4, #12]
 800b810:	6832      	ldr	r2, [r6, #0]
 800b812:	1a9b      	subs	r3, r3, r2
 800b814:	42ab      	cmp	r3, r5
 800b816:	dc26      	bgt.n	800b866 <_printf_common+0x96>
 800b818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b81c:	6822      	ldr	r2, [r4, #0]
 800b81e:	3b00      	subs	r3, #0
 800b820:	bf18      	it	ne
 800b822:	2301      	movne	r3, #1
 800b824:	0692      	lsls	r2, r2, #26
 800b826:	d42b      	bmi.n	800b880 <_printf_common+0xb0>
 800b828:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b82c:	4641      	mov	r1, r8
 800b82e:	4638      	mov	r0, r7
 800b830:	47c8      	blx	r9
 800b832:	3001      	adds	r0, #1
 800b834:	d01e      	beq.n	800b874 <_printf_common+0xa4>
 800b836:	6823      	ldr	r3, [r4, #0]
 800b838:	6922      	ldr	r2, [r4, #16]
 800b83a:	f003 0306 	and.w	r3, r3, #6
 800b83e:	2b04      	cmp	r3, #4
 800b840:	bf02      	ittt	eq
 800b842:	68e5      	ldreq	r5, [r4, #12]
 800b844:	6833      	ldreq	r3, [r6, #0]
 800b846:	1aed      	subeq	r5, r5, r3
 800b848:	68a3      	ldr	r3, [r4, #8]
 800b84a:	bf0c      	ite	eq
 800b84c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b850:	2500      	movne	r5, #0
 800b852:	4293      	cmp	r3, r2
 800b854:	bfc4      	itt	gt
 800b856:	1a9b      	subgt	r3, r3, r2
 800b858:	18ed      	addgt	r5, r5, r3
 800b85a:	2600      	movs	r6, #0
 800b85c:	341a      	adds	r4, #26
 800b85e:	42b5      	cmp	r5, r6
 800b860:	d11a      	bne.n	800b898 <_printf_common+0xc8>
 800b862:	2000      	movs	r0, #0
 800b864:	e008      	b.n	800b878 <_printf_common+0xa8>
 800b866:	2301      	movs	r3, #1
 800b868:	4652      	mov	r2, sl
 800b86a:	4641      	mov	r1, r8
 800b86c:	4638      	mov	r0, r7
 800b86e:	47c8      	blx	r9
 800b870:	3001      	adds	r0, #1
 800b872:	d103      	bne.n	800b87c <_printf_common+0xac>
 800b874:	f04f 30ff 	mov.w	r0, #4294967295
 800b878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b87c:	3501      	adds	r5, #1
 800b87e:	e7c6      	b.n	800b80e <_printf_common+0x3e>
 800b880:	18e1      	adds	r1, r4, r3
 800b882:	1c5a      	adds	r2, r3, #1
 800b884:	2030      	movs	r0, #48	@ 0x30
 800b886:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b88a:	4422      	add	r2, r4
 800b88c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b890:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b894:	3302      	adds	r3, #2
 800b896:	e7c7      	b.n	800b828 <_printf_common+0x58>
 800b898:	2301      	movs	r3, #1
 800b89a:	4622      	mov	r2, r4
 800b89c:	4641      	mov	r1, r8
 800b89e:	4638      	mov	r0, r7
 800b8a0:	47c8      	blx	r9
 800b8a2:	3001      	adds	r0, #1
 800b8a4:	d0e6      	beq.n	800b874 <_printf_common+0xa4>
 800b8a6:	3601      	adds	r6, #1
 800b8a8:	e7d9      	b.n	800b85e <_printf_common+0x8e>
	...

0800b8ac <_printf_i>:
 800b8ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8b0:	7e0f      	ldrb	r7, [r1, #24]
 800b8b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b8b4:	2f78      	cmp	r7, #120	@ 0x78
 800b8b6:	4691      	mov	r9, r2
 800b8b8:	4680      	mov	r8, r0
 800b8ba:	460c      	mov	r4, r1
 800b8bc:	469a      	mov	sl, r3
 800b8be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b8c2:	d807      	bhi.n	800b8d4 <_printf_i+0x28>
 800b8c4:	2f62      	cmp	r7, #98	@ 0x62
 800b8c6:	d80a      	bhi.n	800b8de <_printf_i+0x32>
 800b8c8:	2f00      	cmp	r7, #0
 800b8ca:	f000 80d1 	beq.w	800ba70 <_printf_i+0x1c4>
 800b8ce:	2f58      	cmp	r7, #88	@ 0x58
 800b8d0:	f000 80b8 	beq.w	800ba44 <_printf_i+0x198>
 800b8d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b8d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b8dc:	e03a      	b.n	800b954 <_printf_i+0xa8>
 800b8de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b8e2:	2b15      	cmp	r3, #21
 800b8e4:	d8f6      	bhi.n	800b8d4 <_printf_i+0x28>
 800b8e6:	a101      	add	r1, pc, #4	@ (adr r1, 800b8ec <_printf_i+0x40>)
 800b8e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b8ec:	0800b945 	.word	0x0800b945
 800b8f0:	0800b959 	.word	0x0800b959
 800b8f4:	0800b8d5 	.word	0x0800b8d5
 800b8f8:	0800b8d5 	.word	0x0800b8d5
 800b8fc:	0800b8d5 	.word	0x0800b8d5
 800b900:	0800b8d5 	.word	0x0800b8d5
 800b904:	0800b959 	.word	0x0800b959
 800b908:	0800b8d5 	.word	0x0800b8d5
 800b90c:	0800b8d5 	.word	0x0800b8d5
 800b910:	0800b8d5 	.word	0x0800b8d5
 800b914:	0800b8d5 	.word	0x0800b8d5
 800b918:	0800ba57 	.word	0x0800ba57
 800b91c:	0800b983 	.word	0x0800b983
 800b920:	0800ba11 	.word	0x0800ba11
 800b924:	0800b8d5 	.word	0x0800b8d5
 800b928:	0800b8d5 	.word	0x0800b8d5
 800b92c:	0800ba79 	.word	0x0800ba79
 800b930:	0800b8d5 	.word	0x0800b8d5
 800b934:	0800b983 	.word	0x0800b983
 800b938:	0800b8d5 	.word	0x0800b8d5
 800b93c:	0800b8d5 	.word	0x0800b8d5
 800b940:	0800ba19 	.word	0x0800ba19
 800b944:	6833      	ldr	r3, [r6, #0]
 800b946:	1d1a      	adds	r2, r3, #4
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	6032      	str	r2, [r6, #0]
 800b94c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b950:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b954:	2301      	movs	r3, #1
 800b956:	e09c      	b.n	800ba92 <_printf_i+0x1e6>
 800b958:	6833      	ldr	r3, [r6, #0]
 800b95a:	6820      	ldr	r0, [r4, #0]
 800b95c:	1d19      	adds	r1, r3, #4
 800b95e:	6031      	str	r1, [r6, #0]
 800b960:	0606      	lsls	r6, r0, #24
 800b962:	d501      	bpl.n	800b968 <_printf_i+0xbc>
 800b964:	681d      	ldr	r5, [r3, #0]
 800b966:	e003      	b.n	800b970 <_printf_i+0xc4>
 800b968:	0645      	lsls	r5, r0, #25
 800b96a:	d5fb      	bpl.n	800b964 <_printf_i+0xb8>
 800b96c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b970:	2d00      	cmp	r5, #0
 800b972:	da03      	bge.n	800b97c <_printf_i+0xd0>
 800b974:	232d      	movs	r3, #45	@ 0x2d
 800b976:	426d      	negs	r5, r5
 800b978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b97c:	4858      	ldr	r0, [pc, #352]	@ (800bae0 <_printf_i+0x234>)
 800b97e:	230a      	movs	r3, #10
 800b980:	e011      	b.n	800b9a6 <_printf_i+0xfa>
 800b982:	6821      	ldr	r1, [r4, #0]
 800b984:	6833      	ldr	r3, [r6, #0]
 800b986:	0608      	lsls	r0, r1, #24
 800b988:	f853 5b04 	ldr.w	r5, [r3], #4
 800b98c:	d402      	bmi.n	800b994 <_printf_i+0xe8>
 800b98e:	0649      	lsls	r1, r1, #25
 800b990:	bf48      	it	mi
 800b992:	b2ad      	uxthmi	r5, r5
 800b994:	2f6f      	cmp	r7, #111	@ 0x6f
 800b996:	4852      	ldr	r0, [pc, #328]	@ (800bae0 <_printf_i+0x234>)
 800b998:	6033      	str	r3, [r6, #0]
 800b99a:	bf14      	ite	ne
 800b99c:	230a      	movne	r3, #10
 800b99e:	2308      	moveq	r3, #8
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b9a6:	6866      	ldr	r6, [r4, #4]
 800b9a8:	60a6      	str	r6, [r4, #8]
 800b9aa:	2e00      	cmp	r6, #0
 800b9ac:	db05      	blt.n	800b9ba <_printf_i+0x10e>
 800b9ae:	6821      	ldr	r1, [r4, #0]
 800b9b0:	432e      	orrs	r6, r5
 800b9b2:	f021 0104 	bic.w	r1, r1, #4
 800b9b6:	6021      	str	r1, [r4, #0]
 800b9b8:	d04b      	beq.n	800ba52 <_printf_i+0x1a6>
 800b9ba:	4616      	mov	r6, r2
 800b9bc:	fbb5 f1f3 	udiv	r1, r5, r3
 800b9c0:	fb03 5711 	mls	r7, r3, r1, r5
 800b9c4:	5dc7      	ldrb	r7, [r0, r7]
 800b9c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b9ca:	462f      	mov	r7, r5
 800b9cc:	42bb      	cmp	r3, r7
 800b9ce:	460d      	mov	r5, r1
 800b9d0:	d9f4      	bls.n	800b9bc <_printf_i+0x110>
 800b9d2:	2b08      	cmp	r3, #8
 800b9d4:	d10b      	bne.n	800b9ee <_printf_i+0x142>
 800b9d6:	6823      	ldr	r3, [r4, #0]
 800b9d8:	07df      	lsls	r7, r3, #31
 800b9da:	d508      	bpl.n	800b9ee <_printf_i+0x142>
 800b9dc:	6923      	ldr	r3, [r4, #16]
 800b9de:	6861      	ldr	r1, [r4, #4]
 800b9e0:	4299      	cmp	r1, r3
 800b9e2:	bfde      	ittt	le
 800b9e4:	2330      	movle	r3, #48	@ 0x30
 800b9e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b9ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b9ee:	1b92      	subs	r2, r2, r6
 800b9f0:	6122      	str	r2, [r4, #16]
 800b9f2:	f8cd a000 	str.w	sl, [sp]
 800b9f6:	464b      	mov	r3, r9
 800b9f8:	aa03      	add	r2, sp, #12
 800b9fa:	4621      	mov	r1, r4
 800b9fc:	4640      	mov	r0, r8
 800b9fe:	f7ff fee7 	bl	800b7d0 <_printf_common>
 800ba02:	3001      	adds	r0, #1
 800ba04:	d14a      	bne.n	800ba9c <_printf_i+0x1f0>
 800ba06:	f04f 30ff 	mov.w	r0, #4294967295
 800ba0a:	b004      	add	sp, #16
 800ba0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba10:	6823      	ldr	r3, [r4, #0]
 800ba12:	f043 0320 	orr.w	r3, r3, #32
 800ba16:	6023      	str	r3, [r4, #0]
 800ba18:	4832      	ldr	r0, [pc, #200]	@ (800bae4 <_printf_i+0x238>)
 800ba1a:	2778      	movs	r7, #120	@ 0x78
 800ba1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ba20:	6823      	ldr	r3, [r4, #0]
 800ba22:	6831      	ldr	r1, [r6, #0]
 800ba24:	061f      	lsls	r7, r3, #24
 800ba26:	f851 5b04 	ldr.w	r5, [r1], #4
 800ba2a:	d402      	bmi.n	800ba32 <_printf_i+0x186>
 800ba2c:	065f      	lsls	r7, r3, #25
 800ba2e:	bf48      	it	mi
 800ba30:	b2ad      	uxthmi	r5, r5
 800ba32:	6031      	str	r1, [r6, #0]
 800ba34:	07d9      	lsls	r1, r3, #31
 800ba36:	bf44      	itt	mi
 800ba38:	f043 0320 	orrmi.w	r3, r3, #32
 800ba3c:	6023      	strmi	r3, [r4, #0]
 800ba3e:	b11d      	cbz	r5, 800ba48 <_printf_i+0x19c>
 800ba40:	2310      	movs	r3, #16
 800ba42:	e7ad      	b.n	800b9a0 <_printf_i+0xf4>
 800ba44:	4826      	ldr	r0, [pc, #152]	@ (800bae0 <_printf_i+0x234>)
 800ba46:	e7e9      	b.n	800ba1c <_printf_i+0x170>
 800ba48:	6823      	ldr	r3, [r4, #0]
 800ba4a:	f023 0320 	bic.w	r3, r3, #32
 800ba4e:	6023      	str	r3, [r4, #0]
 800ba50:	e7f6      	b.n	800ba40 <_printf_i+0x194>
 800ba52:	4616      	mov	r6, r2
 800ba54:	e7bd      	b.n	800b9d2 <_printf_i+0x126>
 800ba56:	6833      	ldr	r3, [r6, #0]
 800ba58:	6825      	ldr	r5, [r4, #0]
 800ba5a:	6961      	ldr	r1, [r4, #20]
 800ba5c:	1d18      	adds	r0, r3, #4
 800ba5e:	6030      	str	r0, [r6, #0]
 800ba60:	062e      	lsls	r6, r5, #24
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	d501      	bpl.n	800ba6a <_printf_i+0x1be>
 800ba66:	6019      	str	r1, [r3, #0]
 800ba68:	e002      	b.n	800ba70 <_printf_i+0x1c4>
 800ba6a:	0668      	lsls	r0, r5, #25
 800ba6c:	d5fb      	bpl.n	800ba66 <_printf_i+0x1ba>
 800ba6e:	8019      	strh	r1, [r3, #0]
 800ba70:	2300      	movs	r3, #0
 800ba72:	6123      	str	r3, [r4, #16]
 800ba74:	4616      	mov	r6, r2
 800ba76:	e7bc      	b.n	800b9f2 <_printf_i+0x146>
 800ba78:	6833      	ldr	r3, [r6, #0]
 800ba7a:	1d1a      	adds	r2, r3, #4
 800ba7c:	6032      	str	r2, [r6, #0]
 800ba7e:	681e      	ldr	r6, [r3, #0]
 800ba80:	6862      	ldr	r2, [r4, #4]
 800ba82:	2100      	movs	r1, #0
 800ba84:	4630      	mov	r0, r6
 800ba86:	f7f4 fbab 	bl	80001e0 <memchr>
 800ba8a:	b108      	cbz	r0, 800ba90 <_printf_i+0x1e4>
 800ba8c:	1b80      	subs	r0, r0, r6
 800ba8e:	6060      	str	r0, [r4, #4]
 800ba90:	6863      	ldr	r3, [r4, #4]
 800ba92:	6123      	str	r3, [r4, #16]
 800ba94:	2300      	movs	r3, #0
 800ba96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba9a:	e7aa      	b.n	800b9f2 <_printf_i+0x146>
 800ba9c:	6923      	ldr	r3, [r4, #16]
 800ba9e:	4632      	mov	r2, r6
 800baa0:	4649      	mov	r1, r9
 800baa2:	4640      	mov	r0, r8
 800baa4:	47d0      	blx	sl
 800baa6:	3001      	adds	r0, #1
 800baa8:	d0ad      	beq.n	800ba06 <_printf_i+0x15a>
 800baaa:	6823      	ldr	r3, [r4, #0]
 800baac:	079b      	lsls	r3, r3, #30
 800baae:	d413      	bmi.n	800bad8 <_printf_i+0x22c>
 800bab0:	68e0      	ldr	r0, [r4, #12]
 800bab2:	9b03      	ldr	r3, [sp, #12]
 800bab4:	4298      	cmp	r0, r3
 800bab6:	bfb8      	it	lt
 800bab8:	4618      	movlt	r0, r3
 800baba:	e7a6      	b.n	800ba0a <_printf_i+0x15e>
 800babc:	2301      	movs	r3, #1
 800babe:	4632      	mov	r2, r6
 800bac0:	4649      	mov	r1, r9
 800bac2:	4640      	mov	r0, r8
 800bac4:	47d0      	blx	sl
 800bac6:	3001      	adds	r0, #1
 800bac8:	d09d      	beq.n	800ba06 <_printf_i+0x15a>
 800baca:	3501      	adds	r5, #1
 800bacc:	68e3      	ldr	r3, [r4, #12]
 800bace:	9903      	ldr	r1, [sp, #12]
 800bad0:	1a5b      	subs	r3, r3, r1
 800bad2:	42ab      	cmp	r3, r5
 800bad4:	dcf2      	bgt.n	800babc <_printf_i+0x210>
 800bad6:	e7eb      	b.n	800bab0 <_printf_i+0x204>
 800bad8:	2500      	movs	r5, #0
 800bada:	f104 0619 	add.w	r6, r4, #25
 800bade:	e7f5      	b.n	800bacc <_printf_i+0x220>
 800bae0:	0800bc45 	.word	0x0800bc45
 800bae4:	0800bc56 	.word	0x0800bc56

0800bae8 <memmove>:
 800bae8:	4288      	cmp	r0, r1
 800baea:	b510      	push	{r4, lr}
 800baec:	eb01 0402 	add.w	r4, r1, r2
 800baf0:	d902      	bls.n	800baf8 <memmove+0x10>
 800baf2:	4284      	cmp	r4, r0
 800baf4:	4623      	mov	r3, r4
 800baf6:	d807      	bhi.n	800bb08 <memmove+0x20>
 800baf8:	1e43      	subs	r3, r0, #1
 800bafa:	42a1      	cmp	r1, r4
 800bafc:	d008      	beq.n	800bb10 <memmove+0x28>
 800bafe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb02:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb06:	e7f8      	b.n	800bafa <memmove+0x12>
 800bb08:	4402      	add	r2, r0
 800bb0a:	4601      	mov	r1, r0
 800bb0c:	428a      	cmp	r2, r1
 800bb0e:	d100      	bne.n	800bb12 <memmove+0x2a>
 800bb10:	bd10      	pop	{r4, pc}
 800bb12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb1a:	e7f7      	b.n	800bb0c <memmove+0x24>

0800bb1c <memcpy>:
 800bb1c:	440a      	add	r2, r1
 800bb1e:	4291      	cmp	r1, r2
 800bb20:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb24:	d100      	bne.n	800bb28 <memcpy+0xc>
 800bb26:	4770      	bx	lr
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb32:	4291      	cmp	r1, r2
 800bb34:	d1f9      	bne.n	800bb2a <memcpy+0xe>
 800bb36:	bd10      	pop	{r4, pc}

0800bb38 <_realloc_r>:
 800bb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb3c:	4607      	mov	r7, r0
 800bb3e:	4614      	mov	r4, r2
 800bb40:	460d      	mov	r5, r1
 800bb42:	b921      	cbnz	r1, 800bb4e <_realloc_r+0x16>
 800bb44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb48:	4611      	mov	r1, r2
 800bb4a:	f7ff bbad 	b.w	800b2a8 <_malloc_r>
 800bb4e:	b92a      	cbnz	r2, 800bb5c <_realloc_r+0x24>
 800bb50:	f7ff fc9c 	bl	800b48c <_free_r>
 800bb54:	4625      	mov	r5, r4
 800bb56:	4628      	mov	r0, r5
 800bb58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb5c:	f000 f81a 	bl	800bb94 <_malloc_usable_size_r>
 800bb60:	4284      	cmp	r4, r0
 800bb62:	4606      	mov	r6, r0
 800bb64:	d802      	bhi.n	800bb6c <_realloc_r+0x34>
 800bb66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb6a:	d8f4      	bhi.n	800bb56 <_realloc_r+0x1e>
 800bb6c:	4621      	mov	r1, r4
 800bb6e:	4638      	mov	r0, r7
 800bb70:	f7ff fb9a 	bl	800b2a8 <_malloc_r>
 800bb74:	4680      	mov	r8, r0
 800bb76:	b908      	cbnz	r0, 800bb7c <_realloc_r+0x44>
 800bb78:	4645      	mov	r5, r8
 800bb7a:	e7ec      	b.n	800bb56 <_realloc_r+0x1e>
 800bb7c:	42b4      	cmp	r4, r6
 800bb7e:	4622      	mov	r2, r4
 800bb80:	4629      	mov	r1, r5
 800bb82:	bf28      	it	cs
 800bb84:	4632      	movcs	r2, r6
 800bb86:	f7ff ffc9 	bl	800bb1c <memcpy>
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	4638      	mov	r0, r7
 800bb8e:	f7ff fc7d 	bl	800b48c <_free_r>
 800bb92:	e7f1      	b.n	800bb78 <_realloc_r+0x40>

0800bb94 <_malloc_usable_size_r>:
 800bb94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb98:	1f18      	subs	r0, r3, #4
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	bfbc      	itt	lt
 800bb9e:	580b      	ldrlt	r3, [r1, r0]
 800bba0:	18c0      	addlt	r0, r0, r3
 800bba2:	4770      	bx	lr

0800bba4 <_init>:
 800bba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bba6:	bf00      	nop
 800bba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbaa:	bc08      	pop	{r3}
 800bbac:	469e      	mov	lr, r3
 800bbae:	4770      	bx	lr

0800bbb0 <_fini>:
 800bbb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbb2:	bf00      	nop
 800bbb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbb6:	bc08      	pop	{r3}
 800bbb8:	469e      	mov	lr, r3
 800bbba:	4770      	bx	lr
