top: WB_stage

include_all_verilog_files: yes