Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: parking_meter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parking_meter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parking_meter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : parking_meter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Desktop/Lab4/src/parking_meter.v" into library work
Parsing module <parking_meter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <parking_meter>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <parking_meter>.
    Related source file is "/home/ise/Desktop/Lab4/src/parking_meter.v".
        INITIAL = 2'b00
        ONE = 2'b01
        TWO = 2'b10
    Found 14-bit register for signal <counter>.
    Found 15-bit register for signal <sec1>.
    Found 2-bit register for signal <digI>.
    Found 4-bit register for signal <anodes>.
    Found 7-bit register for signal <led_seg>.
    Found 15-bit register for signal <slow_cycle>.
    Found 15-bit register for signal <fast_cycle>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit subtractor for signal <counter[13]_GND_1_o_sub_33_OUT> created at line 98.
    Found 14-bit adder for signal <counter[13]_GND_1_o_add_16_OUT> created at line 76.
    Found 14-bit adder for signal <counter[13]_GND_1_o_add_20_OUT> created at line 79.
    Found 14-bit adder for signal <counter[13]_GND_1_o_add_24_OUT> created at line 82.
    Found 14-bit adder for signal <counter[13]_GND_1_o_add_28_OUT> created at line 85.
    Found 15-bit adder for signal <sec1[14]_GND_1_o_add_33_OUT> created at line 102.
    Found 15-bit adder for signal <slow_cycle[14]_GND_1_o_add_67_OUT> created at line 176.
    Found 15-bit adder for signal <fast_cycle[14]_GND_1_o_add_70_OUT> created at line 180.
    Found 2-bit adder for signal <digI[1]_GND_1_o_add_72_OUT> created at line 181.
    Found 16x7-bit Read Only RAM for signal <cath1>
    Found 16x7-bit Read Only RAM for signal <cath2>
    Found 16x7-bit Read Only RAM for signal <cath3>
    Found 16x7-bit Read Only RAM for signal <cath4>
    Found 4x4-bit Read Only RAM for signal <digI[1]_GND_1_o_wide_mux_77_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <digI[1]_cath1[6]_wide_mux_78_OUT> created at line 192.
    Found 14-bit comparator greater for signal <n0007> created at line 52
    Found 14-bit comparator greater for signal <PWR_1_o_counter[13]_LessThan_16_o> created at line 76
    Found 14-bit comparator greater for signal <PWR_1_o_counter[13]_LessThan_20_o> created at line 79
    Found 14-bit comparator greater for signal <PWR_1_o_counter[13]_LessThan_24_o> created at line 82
    Found 14-bit comparator greater for signal <PWR_1_o_counter[13]_LessThan_28_o> created at line 85
    Found 15-bit comparator greater for signal <slow_cycle[14]_GND_1_o_LessThan_77_o> created at line 191
    Found 15-bit comparator greater for signal <fast_cycle[14]_GND_1_o_LessThan_82_o> created at line 213
    Summary:
	inferred   5 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <parking_meter> synthesized.

Synthesizing Unit <mod_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <n0565> created at line 0.
    Found 18-bit adder for signal <GND_2_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <n0569> created at line 0.
    Found 17-bit adder for signal <GND_2_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <n0573> created at line 0.
    Found 16-bit adder for signal <GND_2_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <n0577> created at line 0.
    Found 15-bit adder for signal <GND_2_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <n0581> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <n0585> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0589> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0593> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <n0597> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0601> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <n0605> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <n0609> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <n0613> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <n0617> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <n0621> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_2_o_add_29_OUT> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_4u> synthesized.

Synthesizing Unit <div_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_3_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_3_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_3_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_3_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_27_OUT[13:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_4u> synthesized.

Synthesizing Unit <div_14u_7u>.
    Related source file is "".
    Found 21-bit adder for signal <GND_4_o_b[6]_add_1_OUT> created at line 0.
    Found 20-bit adder for signal <GND_4_o_b[6]_add_3_OUT> created at line 0.
    Found 19-bit adder for signal <GND_4_o_b[6]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <GND_4_o_b[6]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[6]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <GND_4_o_b[6]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <GND_4_o_b[6]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[6]_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_27_OUT[13:0]> created at line 0.
    Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_7u> synthesized.

Synthesizing Unit <div_14u_10u>.
    Related source file is "".
    Found 24-bit adder for signal <GND_5_o_b[9]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <GND_5_o_b[9]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <GND_5_o_b[9]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <GND_5_o_b[9]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[9]_add_9_OUT> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[9]_add_11_OUT> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[9]_add_13_OUT> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[9]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <GND_5_o_b[9]_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <GND_5_o_b[9]_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_27_OUT[13:0]> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_10u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 171
 14-bit adder                                          : 113
 14-bit subtractor                                     : 1
 15-bit adder                                          : 14
 16-bit adder                                          : 11
 17-bit adder                                          : 11
 18-bit adder                                          : 11
 19-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
# Registers                                            : 7
 14-bit register                                       : 1
 15-bit register                                       : 3
 2-bit register                                        : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 112
 14-bit comparator greater                             : 5
 14-bit comparator lessequal                           : 68
 15-bit comparator greater                             : 2
 15-bit comparator lessequal                           : 7
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 7
 18-bit comparator lessequal                           : 7
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
# Multiplexers                                         : 1289
 1-bit 2-to-1 multiplexer                              : 1246
 14-bit 2-to-1 multiplexer                             : 25
 15-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <parking_meter>.
The following registers are absorbed into counter <slow_cycle>: 1 register on signal <slow_cycle>.
The following registers are absorbed into counter <fast_cycle>: 1 register on signal <fast_cycle>.
The following registers are absorbed into counter <digI>: 1 register on signal <digI>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digI[1]_GND_1_o_wide_mux_77_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digI>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cath1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val1>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cath1>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cath2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val2>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cath2>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cath3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val3>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cath3>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cath4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val4>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cath4>         |          |
    -----------------------------------------------------------------------
Unit <parking_meter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 108
 14-bit adder                                          : 46
 14-bit adder carry in                                 : 56
 14-bit subtractor                                     : 1
 15-bit adder                                          : 1
 4-bit adder carry in                                  : 4
# Counters                                             : 3
 15-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 112
 14-bit comparator greater                             : 5
 14-bit comparator lessequal                           : 68
 15-bit comparator greater                             : 2
 15-bit comparator lessequal                           : 7
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 7
 18-bit comparator lessequal                           : 7
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
# Multiplexers                                         : 1287
 1-bit 2-to-1 multiplexer                              : 1246
 14-bit 2-to-1 multiplexer                             : 25
 15-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <parking_meter> ...

Optimizing unit <mod_14u_4u> ...
INFO:Xst:2261 - The FF/Latch <sec1_0> in Unit <parking_meter> is equivalent to the following 2 FFs/Latches, which will be removed : <slow_cycle_0> <fast_cycle_0> 
INFO:Xst:2261 - The FF/Latch <sec1_1> in Unit <parking_meter> is equivalent to the following 2 FFs/Latches, which will be removed : <slow_cycle_1> <fast_cycle_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parking_meter, actual ratio is 10.
FlipFlop counter_10 has been replicated 4 time(s)
FlipFlop counter_11 has been replicated 4 time(s)
FlipFlop counter_12 has been replicated 5 time(s)
FlipFlop counter_13 has been replicated 5 time(s)
FlipFlop counter_5 has been replicated 1 time(s)
FlipFlop counter_6 has been replicated 2 time(s)
FlipFlop counter_7 has been replicated 2 time(s)
FlipFlop counter_8 has been replicated 4 time(s)
FlipFlop counter_9 has been replicated 5 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : parking_meter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1935
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 67
#      LUT2                        : 45
#      LUT3                        : 83
#      LUT4                        : 107
#      LUT5                        : 186
#      LUT6                        : 822
#      MUXCY                       : 267
#      MUXF7                       : 45
#      VCC                         : 1
#      XORCY                       : 288
# FlipFlops/Latches                : 102
#      FDR                         : 43
#      FDRE                        : 48
#      FDS                         : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 7
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             102  out of  18224     0%  
 Number of Slice LUTs:                 1333  out of   9112    14%  
    Number used as Logic:              1333  out of   9112    14%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1363
   Number with an unused Flip Flop:    1261  out of   1363    92%  
   Number with an unused LUT:            30  out of   1363     2%  
   Number of fully used LUT-FF pairs:    72  out of   1363     5%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    232    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 102   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.590ns (Maximum Frequency: 51.046MHz)
   Minimum input arrival time before clock: 7.031ns
   Maximum output required time after clock: 21.408ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.590ns (frequency: 51.046MHz)
  Total number of paths / destination ports: 33898655466 / 181
-------------------------------------------------------------------------
Delay:               19.590ns (Levels of Logic = 22)
  Source:            counter_8_1 (FF)
  Destination:       led_seg_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_8_1 to led_seg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   1.109  counter_8_1 (counter_8_1)
     LUT6:I0->O           13   0.203   0.932  counter[13]_PWR_1_o_mod_54/Mmux_a[8]_a[13]_MUX_228_o11 (counter[13]_PWR_1_o_mod_54/a[8]_a[13]_MUX_228_o)
     MUXCY:DI->O           1   0.145   0.000  counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<8> (counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<9> (counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<9>)
     XORCY:CI->O           8   0.180   1.031  counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_17_OUT_Madd_xor<10> (counter[13]_PWR_1_o_mod_54/a[13]_GND_2_o_add_17_OUT<10>)
     LUT6:I3->O           13   0.205   0.933  counter[13]_PWR_1_o_mod_54/BUS_0010_INV_165_o1_SW4 (N255)
     LUT6:I5->O            4   0.205   0.788  counter[13]_PWR_1_o_mod_54/BUS_0010_INV_165_o1_1 (counter[13]_PWR_1_o_mod_54/BUS_0010_INV_165_o1)
     LUT6:I4->O           16   0.203   1.005  counter[13]_PWR_1_o_mod_54/BUS_0011_INV_180_o2_SW0 (N64)
     LUT6:I5->O           11   0.205   0.883  counter[13]_PWR_1_o_mod_54/Mmux_a[4]_a[13]_MUX_274_o11 (counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_23_OUT_Madd_lut<4>)
     LUT6:I5->O            4   0.205   0.788  counter[13]_PWR_1_o_mod_54/Mmux_a[5]_a[13]_MUX_273_o11_SW0 (N1160)
     LUT6:I4->O           18   0.203   1.050  counter[13]_PWR_1_o_mod_54/BUS_0012_INV_195_o2_SW0 (N62)
     LUT6:I5->O           18   0.205   1.050  counter[13]_PWR_1_o_mod_54/Mmux_a[12]_a[13]_MUX_280_o11 (counter[13]_PWR_1_o_mod_54/a[12]_a[13]_MUX_280_o)
     LUT6:I5->O            3   0.205   0.651  counter[13]_PWR_1_o_mod_54/BUS_0013_INV_210_o2_SW4 (N392)
     LUT6:I5->O           12   0.205   0.908  counter[13]_PWR_1_o_mod_54/Mmux_a[0]_a[13]_MUX_306_o121 (counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_27_OUT_Madd_lut<2>)
     MUXCY:DI->O           1   0.145   0.000  counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<2> (counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<3> (counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<3>)
     XORCY:CI->O           3   0.180   1.015  counter[13]_PWR_1_o_mod_54/Madd_a[13]_GND_2_o_add_27_OUT_Madd_xor<4> (counter[13]_PWR_1_o_mod_54/a[13]_GND_2_o_add_27_OUT<4>)
     LUT6:I0->O           14   0.203   0.958  counter[13]_PWR_1_o_mod_54/BUS_0015_INV_240_o25_1 (counter[13]_PWR_1_o_mod_54/BUS_0015_INV_240_o25)
     LUT6:I5->O            1   0.205   0.000  Mmux_current_state[1]_GND_1_o_mux_91_OUT46_SW0_SW2_G (N1692)
     MUXF7:I1->O           1   0.140   0.684  Mmux_current_state[1]_GND_1_o_mux_91_OUT46_SW0_SW2 (N1118)
     LUT6:I4->O            1   0.203   0.684  Mmux_current_state[1]_GND_1_o_mux_91_OUT44_SW2 (N939)
     LUT6:I4->O            1   0.203   0.684  Mmux_current_state[1]_GND_1_o_mux_91_OUT43_SW1 (N714)
     LUT6:I4->O            1   0.203   0.000  Mmux_current_state[1]_GND_1_o_mux_91_OUT46 (current_state[1]_GND_1_o_mux_91_OUT<3>)
     FDS:D                     0.102          led_seg_3
    ----------------------------------------
    Total                     19.590ns (4.438ns logic, 15.152ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6646 / 220
-------------------------------------------------------------------------
Offset:              7.031ns (Levels of Logic = 9)
  Source:            add2 (PAD)
  Destination:       counter_4 (FF)
  Destination Clock: clk rising

  Data Path: add2 to counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.311  add2_IBUF (add2_IBUF)
     LUT2:I0->O           16   0.203   1.369  add2_01 (add2_0)
     LUT6:I0->O            3   0.203   0.879  Mmux_GND_1_o_counter[13]_mux_50_OUT_A122 (Mmux_GND_1_o_counter[13]_mux_50_OUT_A122)
     LUT6:I3->O            1   0.205   0.000  Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_lut<1> (Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_cy<1> (Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_cy<2> (Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_cy<3> (Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_cy<3>)
     XORCY:CI->O           1   0.180   0.944  Mmux_GND_1_o_counter[13]_mux_50_OUT_rs_xor<4> (GND_1_o_counter[13]_mux_50_OUT<4>)
     LUT6:I0->O            1   0.203   0.000  GND_1_o_counter[13]_mux_50_OUT<4>1 (GND_1_o_counter[13]_mux_50_OUT<4>1)
     FDRE:D                    0.102          counter_4
    ----------------------------------------
    Total                      7.031ns (2.528ns logic, 4.503ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4205192324 / 27
-------------------------------------------------------------------------
Offset:              21.408ns (Levels of Logic = 30)
  Source:            counter_8_3 (FF)
  Destination:       val2<2> (PAD)
  Source Clock:      clk rising

  Data Path: counter_8_3 to val2<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.201  counter_8_3 (counter_8_3)
     LUT6:I1->O            3   0.203   0.898  counter[13]_PWR_1_o_div_55_OUT<6>11_SW2 (N723)
     LUT5:I1->O            9   0.203   0.829  counter[13]_PWR_1_o_div_55_OUT<6>11 (counter[13]_PWR_1_o_div_55_OUT<6>)
     MUXCY:DI->O           1   0.145   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<6> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<7> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<8> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<9> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<10> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_cy<10>)
     XORCY:CI->O           4   0.180   0.684  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_17_OUT_Madd_xor<11> (counter[13]_PWR_1_o_mod_56/a[13]_GND_2_o_add_17_OUT<11>)
     LUT5:I4->O           18   0.205   1.278  counter[13]_PWR_1_o_mod_56/Mmux_a[11]_a[13]_MUX_239_o11 (counter[13]_PWR_1_o_mod_56/a[11]_a[13]_MUX_239_o)
     LUT6:I3->O           12   0.205   0.909  counter[13]_PWR_1_o_mod_56/BUS_0010_INV_165_o1 (counter[13]_PWR_1_o_mod_56/BUS_0010_INV_165_o)
     LUT6:I5->O           19   0.205   1.072  counter[13]_PWR_1_o_mod_56/BUS_0011_INV_180_o2_SW0 (N54)
     LUT6:I5->O           12   0.205   0.909  counter[13]_PWR_1_o_mod_56/BUS_0011_INV_180_o2_1 (counter[13]_PWR_1_o_mod_56/BUS_0011_INV_180_o2)
     LUT3:I2->O           16   0.205   1.233  counter[13]_PWR_1_o_mod_56/Mmux_a[9]_a[13]_MUX_269_o11 (counter[13]_PWR_1_o_mod_56/a[9]_a[13]_MUX_269_o)
     LUT6:I3->O            5   0.205   1.059  counter[13]_PWR_1_o_mod_56/Mmux_a[8]_a[13]_MUX_284_o11 (counter[13]_PWR_1_o_mod_56/a[8]_a[13]_MUX_284_o)
     LUT6:I1->O           18   0.203   1.050  counter[13]_PWR_1_o_mod_56/BUS_0013_INV_210_o2_SW0 (N50)
     LUT6:I5->O            3   0.205   0.650  counter[13]_PWR_1_o_mod_56/Mmux_a[0]_a[13]_MUX_306_o121 (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_lut<2>)
     MUXCY:DI->O           1   0.145   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<2> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<3> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<4> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<5> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<6> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<7> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<8> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<9> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<10> (counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_cy<10>)
     XORCY:CI->O           3   0.180   0.879  counter[13]_PWR_1_o_mod_56/Madd_a[13]_GND_2_o_add_27_OUT_Madd_xor<11> (counter[13]_PWR_1_o_mod_56/a[13]_GND_2_o_add_27_OUT<11>)
     LUT4:I1->O            2   0.205   0.721  counter[13]_PWR_1_o_mod_56/BUS_0015_INV_240_o24 (counter[13]_PWR_1_o_mod_56/BUS_0015_INV_240_o23)
     LUT6:I4->O            1   0.203   0.684  counter[13]_PWR_1_o_mod_56/BUS_0015_INV_240_o23_SW1 (N1618)
     LUT5:I3->O            8   0.203   0.802  counter[13]_PWR_1_o_mod_56/Mmux_o31 (val2_2_OBUF)
     OBUF:I->O                 2.571          val2_2_OBUF (val2<2>)
    ----------------------------------------
    Total                     21.408ns (6.551ns logic, 14.857ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.590|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.90 secs
 
--> 


Total memory usage is 491156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    8 (   0 filtered)

