# Warning : Address pointed at port B is out of bound!
# Time: 285165000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 414885000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 431085000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 560805000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 577005000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 706725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 722925000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 852645000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 868845000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 998565000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1014765000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1098405000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1098405000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/wave.do
add wave -position 26  sim:/filter_test_tb/c1/proc_read_addr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/wave.do
do filter_test_tb.tcl
# End time: 10:54:18 on Nov 30,2023, Elapsed time: 0:26:59
# Errors: 0, Warnings: 17
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:18 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 10:54:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:18 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 10:54:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:18 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# ** Error: (vlog-13069) ../controller.v(90): near "and": syntax error, unexpected and, expecting or or ')' or ','.
# ** Error: ../controller.v(93): (vlog-13205) Syntax error found in the scope following 'filt_write_en'. Is there a missing '::'?
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# End time: 10:54:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/manav/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./filter_test_tb.tcl line 111
# /home/manav/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog ../*.v"
do filter_test_tb.tcl
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:45 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 10:54:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:46 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 10:54:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:54:46 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# ** Error: (vlog-13069) ../controller.v(90): near "posedge": syntax error, unexpected posedge.
# ** Error: ../controller.v(93): (vlog-13205) Syntax error found in the scope following 'filt_write_en'. Is there a missing '::'?
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# End time: 10:54:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/manav/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./filter_test_tb.tcl line 111
# /home/manav/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog ../*.v"
do filter_test_tb.tcl
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# 
# Top level modules:
# 	PLL
# 	UART
# 	communication
# 	controller
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vlog -reportprogress 300 altera_avalon_sc_fifo.v filter_test_tb.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module filter_test_tb
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# 	filter_test_tb
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 11:05:45 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:45 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v 
# -- Compiling module filter_test
# 
# Top level modules:
# 	filter_test
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002
# -- Compiling architecture syn of LP_0002
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002_ast
# -- Compiling architecture struct of LP_0002_ast
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:05:46 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LP_0002_rtl_core
# -- Compiling architecture normal of LP_0002_rtl_core
# End time: 11:05:46 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb 
# Start time: 11:05:46 on Nov 30,2023
# Loading work.filter_test_tb
# Loading work.controller
# Loading work.RAM
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.filter_test
# Loading work.LP
# Loading work.filtered_ram
# Loading work.processed_ram
# Loading work.delays_ram
# Loading work.output_ram
# Loading work.sum_ram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.lp_0002(syn)
# Loading work.lp_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.lp_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
# ** Warning: Design size of 13167 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#lappend vsim_cmd  -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb
# 
#lappend vsim_cmd "work.${sim_entity}_tb" "-t" "$timing_resolution"
# 
#catch {	eval $vsim_cmd } vsim_msg
#puts $vsim_msg
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label clk -radix binary /filter_test_tb/clk
# add wave -noupdate -label state -radix unsigned -radixshowbase 0 /filter_test_tb/c1/state
# add wave -noupdate -divider {Filter Processing}
# add wave -noupdate -label {raw data addr} -radix unsigned /filter_test_tb/c1/addr
# add wave -noupdate -label {raw data ram out} -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram in} -max 2048.0 -min -1968.0 -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -label {filt valid} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_valid
# add wave -noupdate -label {filter data out} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filtered data out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label i -radix unsigned -radixshowbase 0 /filter_test_tb/c1/i
# add wave -noupdate -label j -radix unsigned -radixshowbase 0 /filter_test_tb/c1/j
# add wave -noupdate -divider {Filter Ram}
# add wave -noupdate -label {filt write addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_write_addr
# add wave -noupdate -label {filt ram data in} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label {filt read en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_read_en
# add wave -noupdate -format Literal -label {filt write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_write_en
# add wave -noupdate -label {filt read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_read_addr
# add wave -noupdate -label {filt ram out} -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -divider {Proccess Ram}
# add wave -noupdate -label {proc ram read en} -radix binary /filter_test_tb/c1/proc_read_en
# add wave -noupdate -label {proc ram write en} -radix binary /filter_test_tb/c1/proc_write_en
# add wave -noupdate -label {proc ram write addr} -radix unsigned /filter_test_tb/c1/proc_write_addr
# add wave -noupdate -label {proc ram data in} -max 29056900.0 -min -28895000.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data in} -max 29056863.999999996 -min -28894998.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -label {proc read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/proc_read_addr
# add wave -noupdate -label {proc ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -divider {Delay Ram}
# add wave -noupdate -label {delay read addr} -radix unsigned /filter_test_tb/c1/delay_read_addr
# add wave -noupdate -label {delay read en} -radix binary /filter_test_tb/c1/delay_read_en
# add wave -noupdate -label {delay write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/delay_write_en
# add wave -noupdate -label {delay value} -radix unsigned /filter_test_tb/c1/delay_ram_data_out
# add wave -noupdate -divider {Output Ram}
# add wave -noupdate -label {output write addr} -radix unsigned /filter_test_tb/c1/output_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output data in} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_in
# add wave -noupdate -label {output ram read addr} -radix unsigned /filter_test_tb/c1/output_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_out
# add wave -noupdate -divider {Sum Ram}
# add wave -noupdate -label {Sum write addr} -radix unsigned /filter_test_tb/c1/sum_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum data in} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_in
# add wave -noupdate -label {Sum read addr} -radix unsigned /filter_test_tb/c1/sum_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum ram data out} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {31416771 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1260 us}
# 
# run 160 ns
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in NamedBeginStat READER at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 619
# couldn't load file "/home/manav/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./filter_test_tb.tcl line 146
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 160 ns"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
add wave -position 2  sim:/filter_test_tb/c1/q
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
do filter_test_tb.tcl
# End time: 11:18:48 on Nov 30,2023, Elapsed time: 0:13:02
# Errors: 0, Warnings: 17
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:48 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:18:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:48 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:18:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:48 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# 
# Top level modules:
# 	PLL
# 	UART
# 	communication
# 	controller
# End time: 11:18:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:48 on Nov 30,2023
# vlog -reportprogress 300 altera_avalon_sc_fifo.v filter_test_tb.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module filter_test_tb
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# 	filter_test_tb
# End time: 11:18:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:48 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:18:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:18:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v 
# -- Compiling module filter_test
# 
# Top level modules:
# 	filter_test
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002
# -- Compiling architecture syn of LP_0002
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002_ast
# -- Compiling architecture struct of LP_0002_ast
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:18:49 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LP_0002_rtl_core
# -- Compiling architecture normal of LP_0002_rtl_core
# End time: 11:18:49 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb 
# Start time: 11:18:49 on Nov 30,2023
# Loading work.filter_test_tb
# Loading work.controller
# Loading work.RAM
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.filter_test
# Loading work.LP
# Loading work.filtered_ram
# Loading work.processed_ram
# Loading work.delays_ram
# Loading work.output_ram
# Loading work.sum_ram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.lp_0002(syn)
# Loading work.lp_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.lp_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
# ** Warning: Design size of 13167 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#lappend vsim_cmd  -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb
# 
#lappend vsim_cmd "work.${sim_entity}_tb" "-t" "$timing_resolution"
# 
#catch {	eval $vsim_cmd } vsim_msg
#puts $vsim_msg
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label clk -radix binary /filter_test_tb/clk
# add wave -noupdate -label state -radix unsigned -radixshowbase 0 /filter_test_tb/c1/state
# add wave -noupdate -divider {Filter Processing}
# add wave -noupdate -label {raw data addr} -radix unsigned /filter_test_tb/c1/addr
# add wave -noupdate -label {raw data ram out} -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram in} -max 2048.0 -min -1968.0 -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -label {filt valid} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_valid
# add wave -noupdate -label {filter data out} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filtered data out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label i -radix unsigned -radixshowbase 0 /filter_test_tb/c1/i
# add wave -noupdate -label j -radix unsigned -radixshowbase 0 /filter_test_tb/c1/j
# add wave -noupdate -divider {Filter Ram}
# add wave -noupdate -label {filt write addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_write_addr
# add wave -noupdate -label {filt ram data in} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label {filt read en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_read_en
# add wave -noupdate -format Literal -label {filt write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_write_en
# add wave -noupdate -label {filt read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_read_addr
# add wave -noupdate -label {filt ram out} -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -divider {Proccess Ram}
# add wave -noupdate -label {proc ram read en} -radix binary /filter_test_tb/c1/proc_read_en
# add wave -noupdate -label {proc ram write en} -radix binary /filter_test_tb/c1/proc_write_en
# add wave -noupdate -label {proc ram write addr} -radix unsigned /filter_test_tb/c1/proc_write_addr
# add wave -noupdate -label {proc ram data in} -max 29056900.0 -min -28895000.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data in} -max 29056863.999999996 -min -28894998.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -label {proc read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/proc_read_addr
# add wave -noupdate -label {proc ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -divider {Delay Ram}
# add wave -noupdate -label {delay read addr} -radix unsigned /filter_test_tb/c1/delay_read_addr
# add wave -noupdate -label {delay read en} -radix binary /filter_test_tb/c1/delay_read_en
# add wave -noupdate -label {delay write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/delay_write_en
# add wave -noupdate -label {delay value} -radix unsigned /filter_test_tb/c1/delay_ram_data_out
# add wave -noupdate -divider {Output Ram}
# add wave -noupdate -label {output write addr} -radix unsigned /filter_test_tb/c1/output_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output data in} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_in
# add wave -noupdate -label {output ram read addr} -radix unsigned /filter_test_tb/c1/output_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_out
# add wave -noupdate -divider {Sum Ram}
# add wave -noupdate -label {Sum write addr} -radix unsigned /filter_test_tb/c1/sum_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum data in} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_in
# add wave -noupdate -label {Sum read addr} -radix unsigned /filter_test_tb/c1/sum_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum ram data out} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {31416771 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1260 us}
# 
# run 160 ns
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in NamedBeginStat READER at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 619
# couldn't load file "/home/manav/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./filter_test_tb.tcl line 146
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 160 ns"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 159725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 309925000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 326125000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 476325000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 492525000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
do filter_test_tb.tcl
# End time: 11:22:17 on Nov 30,2023, Elapsed time: 0:03:28
# Errors: 0, Warnings: 17
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:17 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:22:17 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:17 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:22:17 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:17 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# 
# Top level modules:
# 	PLL
# 	UART
# 	communication
# 	controller
# End time: 11:22:17 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:17 on Nov 30,2023
# vlog -reportprogress 300 altera_avalon_sc_fifo.v filter_test_tb.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module filter_test_tb
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# 	filter_test_tb
# End time: 11:22:17 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v 
# -- Compiling module filter_test
# 
# Top level modules:
# 	filter_test
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002
# -- Compiling architecture syn of LP_0002
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002_ast
# -- Compiling architecture struct of LP_0002_ast
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:18 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LP_0002_rtl_core
# -- Compiling architecture normal of LP_0002_rtl_core
# End time: 11:22:18 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb 
# Start time: 11:22:18 on Nov 30,2023
# Loading work.filter_test_tb
# Loading work.controller
# Loading work.RAM
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.filter_test
# Loading work.LP
# Loading work.filtered_ram
# Loading work.processed_ram
# Loading work.delays_ram
# Loading work.output_ram
# Loading work.sum_ram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.lp_0002(syn)
# Loading work.lp_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.lp_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
# ** Warning: Design size of 13166 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#lappend vsim_cmd  -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb
# 
#lappend vsim_cmd "work.${sim_entity}_tb" "-t" "$timing_resolution"
# 
#catch {	eval $vsim_cmd } vsim_msg
#puts $vsim_msg
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label clk -radix binary /filter_test_tb/clk
# add wave -noupdate -label state -radix unsigned -radixshowbase 0 /filter_test_tb/c1/state
# add wave -noupdate -divider {Filter Processing}
# add wave -noupdate -label {raw data addr} -radix unsigned /filter_test_tb/c1/addr
# add wave -noupdate -label {raw data ram out} -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram in} -max 2048.0 -min -1968.0 -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -label {filt valid} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_valid
# add wave -noupdate -label {filter data out} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filtered data out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label i -radix unsigned -radixshowbase 0 /filter_test_tb/c1/i
# add wave -noupdate -label j -radix unsigned -radixshowbase 0 /filter_test_tb/c1/j
# add wave -noupdate -divider {Filter Ram}
# add wave -noupdate -label {filt write addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_write_addr
# add wave -noupdate -label {filt ram data in} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label {filt read en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_read_en
# add wave -noupdate -format Literal -label {filt write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_write_en
# add wave -noupdate -label {filt read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_read_addr
# add wave -noupdate -label {filt ram out} -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -divider {Proccess Ram}
# add wave -noupdate -label {proc ram read en} -radix binary /filter_test_tb/c1/proc_read_en
# add wave -noupdate -label {proc ram write en} -radix binary /filter_test_tb/c1/proc_write_en
# add wave -noupdate -label {proc ram write addr} -radix unsigned /filter_test_tb/c1/proc_write_addr
# add wave -noupdate -label {proc ram data in} -max 29056900.0 -min -28895000.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data in} -max 29056863.999999996 -min -28894998.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -label {proc read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/proc_read_addr
# add wave -noupdate -label {proc ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -divider {Delay Ram}
# add wave -noupdate -label {delay read addr} -radix unsigned /filter_test_tb/c1/delay_read_addr
# add wave -noupdate -label {delay read en} -radix binary /filter_test_tb/c1/delay_read_en
# add wave -noupdate -label {delay write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/delay_write_en
# add wave -noupdate -label {delay value} -radix unsigned /filter_test_tb/c1/delay_ram_data_out
# add wave -noupdate -divider {Output Ram}
# add wave -noupdate -label {output write addr} -radix unsigned /filter_test_tb/c1/output_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output data in} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_in
# add wave -noupdate -label {output ram read addr} -radix unsigned /filter_test_tb/c1/output_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_out
# add wave -noupdate -divider {Sum Ram}
# add wave -noupdate -label {Sum write addr} -radix unsigned /filter_test_tb/c1/sum_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum data in} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_in
# add wave -noupdate -label {Sum read addr} -radix unsigned /filter_test_tb/c1/sum_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum ram data out} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {31416771 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1260 us}
# 
# run 160 ns
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in Task convert_mif2ver at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 293
# couldn't load file "/home/manav/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./filter_test_tb.tcl line 146
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 160 ns"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 139245000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 268965000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 285165000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
do filter_test_tb.tcl
# End time: 11:34:20 on Nov 30,2023, Elapsed time: 0:12:02
# Errors: 0, Warnings: 17
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:20 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:34:20 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:20 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:34:20 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:20 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# 
# Top level modules:
# 	PLL
# 	UART
# 	communication
# 	controller
# End time: 11:34:20 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:20 on Nov 30,2023
# vlog -reportprogress 300 altera_avalon_sc_fifo.v filter_test_tb.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module filter_test_tb
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# 	filter_test_tb
# End time: 11:34:20 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:20 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:34:20 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:20 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v 
# -- Compiling module filter_test
# 
# Top level modules:
# 	filter_test
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002
# -- Compiling architecture syn of LP_0002
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002_ast
# -- Compiling architecture struct of LP_0002_ast
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:21 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LP_0002_rtl_core
# -- Compiling architecture normal of LP_0002_rtl_core
# End time: 11:34:21 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb 
# Start time: 11:34:21 on Nov 30,2023
# Loading work.filter_test_tb
# Loading work.controller
# Loading work.RAM
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.filter_test
# Loading work.LP
# Loading work.filtered_ram
# Loading work.processed_ram
# Loading work.delays_ram
# Loading work.output_ram
# Loading work.sum_ram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.lp_0002(syn)
# Loading work.lp_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.lp_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
# ** Warning: Design size of 13167 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#lappend vsim_cmd  -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb
# 
#lappend vsim_cmd "work.${sim_entity}_tb" "-t" "$timing_resolution"
# 
#catch {	eval $vsim_cmd } vsim_msg
#puts $vsim_msg
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label clk -radix binary /filter_test_tb/clk
# add wave -noupdate -label state -radix unsigned -radixshowbase 0 /filter_test_tb/c1/state
# add wave -noupdate -divider {Filter Processing}
# add wave -noupdate -label {raw data addr} -radix unsigned /filter_test_tb/c1/addr
# add wave -noupdate -label {raw data ram out} -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram in} -max 2048.0 -min -1968.0 -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -label {filt valid} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_valid
# add wave -noupdate -label {filter data out} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filtered data out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label i -radix unsigned -radixshowbase 0 /filter_test_tb/c1/i
# add wave -noupdate -label j -radix unsigned -radixshowbase 0 /filter_test_tb/c1/j
# add wave -noupdate -divider {Filter Ram}
# add wave -noupdate -label {filt write addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_write_addr
# add wave -noupdate -label {filt ram data in} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label {filt read en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_read_en
# add wave -noupdate -format Literal -label {filt write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_write_en
# add wave -noupdate -label {filt read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_read_addr
# add wave -noupdate -label {filt ram out} -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram out} -max 5.2857165819290626e+26 -min -5.2647042645584792e+26 -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -divider {Proccess Ram}
# add wave -noupdate -label {proc ram read en} -radix binary /filter_test_tb/c1/proc_read_en
# add wave -noupdate -label {proc ram write en} -radix binary /filter_test_tb/c1/proc_write_en
# add wave -noupdate -label {proc ram write addr} -radix unsigned /filter_test_tb/c1/proc_write_addr
# add wave -noupdate -label {proc ram data in} -max 29056900.0 -min -28895000.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data in} -max 29056863.999999996 -min -28894998.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -label {proc read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/proc_read_addr
# add wave -noupdate -label {proc ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -divider {Delay Ram}
# add wave -noupdate -label {delay read addr} -radix unsigned /filter_test_tb/c1/delay_read_addr
# add wave -noupdate -label {delay read en} -radix binary /filter_test_tb/c1/delay_read_en
# add wave -noupdate -label {delay write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/delay_write_en
# add wave -noupdate -label {delay value} -radix unsigned /filter_test_tb/c1/delay_ram_data_out
# add wave -noupdate -divider {Output Ram}
# add wave -noupdate -label {output write addr} -radix unsigned /filter_test_tb/c1/output_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output data in} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_in
# add wave -noupdate -label {output ram read addr} -radix unsigned /filter_test_tb/c1/output_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output ram data out} -max 4294967256.0000005 -radix unsigned /filter_test_tb/c1/output_ram_data_out
# add wave -noupdate -divider {Sum Ram}
# add wave -noupdate -label {Sum write addr} -radix unsigned /filter_test_tb/c1/sum_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum data in} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_in
# add wave -noupdate -label {Sum read addr} -radix unsigned /filter_test_tb/c1/sum_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum ram data out} -max 21474792656.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {31416771 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1260 us}
# 
# run 160 ns
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in NamedBeginStat READER at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 619
# couldn't load file "/home/manav/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./filter_test_tb.tcl line 146
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 160 ns"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 159725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 159725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in Process u0_m0_wo1_mtree_mult1_16_add_3_clkproc at /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd line 2625
# couldn't load file "/home/manav/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 159725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 309925000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 326125000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 476325000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 492525000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 642725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 658925000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 809125000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 825325000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 975525000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 991725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1141925000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1158125000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1241765000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1241765000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/wave.do
do filter_test_tb.tcl
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:20:26
# Errors: 0, Warnings: 17
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# 
# Top level modules:
# 	PLL
# 	UART
# 	communication
# 	controller
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vlog -reportprogress 300 altera_avalon_sc_fifo.v filter_test_tb.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module filter_test_tb
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# 	filter_test_tb
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:47 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 11:54:47 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v 
# -- Compiling module filter_test
# 
# Top level modules:
# 	filter_test
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002
# -- Compiling architecture syn of LP_0002
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002_ast
# -- Compiling architecture struct of LP_0002_ast
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:54:48 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LP_0002_rtl_core
# -- Compiling architecture normal of LP_0002_rtl_core
# End time: 11:54:48 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb 
# Start time: 11:54:48 on Nov 30,2023
# Loading work.filter_test_tb
# Loading work.controller
# Loading work.RAM
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.filter_test
# Loading work.LP
# Loading work.filtered_ram
# Loading work.processed_ram
# Loading work.delays_ram
# Loading work.output_ram
# Loading work.sum_ram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.lp_0002(syn)
# Loading work.lp_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.lp_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
# ** Warning: Design size of 13167 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#lappend vsim_cmd  -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb
# 
#lappend vsim_cmd "work.${sim_entity}_tb" "-t" "$timing_resolution"
# 
#catch {	eval $vsim_cmd } vsim_msg
#puts $vsim_msg
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label clk -radix binary /filter_test_tb/clk
# add wave -noupdate -label state -radix unsigned -radixshowbase 0 /filter_test_tb/c1/state
# add wave -noupdate -divider {Filter Processing}
# add wave -noupdate -label {raw data addr} -radix unsigned /filter_test_tb/c1/addr
# add wave -noupdate -label {raw data ram out} -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram in} -max 2048.0 -min -1968.0 -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -label {filt valid} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_valid
# add wave -noupdate -label {filter data out} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filtered data out} -max 5.285720000000001e+26 -min -5.2646999999999997e+26 -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label i -radix unsigned -radixshowbase 0 /filter_test_tb/c1/i
# add wave -noupdate -label j -radix unsigned -radixshowbase 0 /filter_test_tb/c1/j
# add wave -noupdate -divider {Filter Ram}
# add wave -noupdate -label {filt write addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_write_addr
# add wave -noupdate -label {filt ram data in} -radix unsigned /filter_test_tb/c1/data_out
# add wave -noupdate -label {filt read en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_read_en
# add wave -noupdate -format Literal -label {filt write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_write_en
# add wave -noupdate -label {filt read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_read_addr
# add wave -noupdate -label {filt ram out} -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram out} -max 5.2857200000000003e+26 -min -5.2100300000000001e+26 -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -divider {Proccess Ram}
# add wave -noupdate -label {proc ram read en} -radix binary /filter_test_tb/c1/proc_read_en
# add wave -noupdate -label {proc ram write en} -radix binary /filter_test_tb/c1/proc_write_en
# add wave -noupdate -label {proc ram write addr} -radix unsigned /filter_test_tb/c1/proc_write_addr
# add wave -noupdate -label {proc ram data in} -radix unsigned /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data in} -max 29056900.0 -min -28895000.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -label {proc read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/proc_read_addr
# add wave -noupdate -label {proc ram data out} -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -divider {Delay Ram}
# add wave -noupdate -label {delay read addr} -radix unsigned /filter_test_tb/c1/delay_read_addr
# add wave -noupdate -label {delay read en} -radix binary /filter_test_tb/c1/delay_read_en
# add wave -noupdate -label {delay write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/delay_write_en
# add wave -noupdate -label {delay value} -radix unsigned /filter_test_tb/c1/delay_ram_data_out
# add wave -noupdate -divider {Output Ram}
# add wave -noupdate -label {output write addr} -radix unsigned /filter_test_tb/c1/output_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output data in} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/output_ram_data_in
# add wave -noupdate -label {output ram read addr} -radix unsigned /filter_test_tb/c1/output_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/output_ram_data_out
# add wave -noupdate -divider {Sum Ram}
# add wave -noupdate -label {Sum write addr} -radix unsigned /filter_test_tb/c1/sum_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum data in} -max 21472500000.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_in
# add wave -noupdate -label {Sum read addr} -radix unsigned /filter_test_tb/c1/sum_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum ram data out} -max 21472500000.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {22628 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {217896 ps}
# 
# run 160 ns
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in NamedBeginStat READER at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 619
# couldn't load file "/home/manav/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./filter_test_tb.tcl line 146
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 160 ns"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 170445000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 352205000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 533965000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 715725000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 897485000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1079245000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1261005000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1349285000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1349285000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/wave.do
do filter_test_tb.
# Cannot open macro file: filter_test_tb.
do filter_test_tb.tcl
# End time: 12:11:29 on Nov 30,2023, Elapsed time: 0:16:41
# Errors: 0, Warnings: 17
# write transcript BP_filter_transcript
# 
# START MEGAWIZARD INSERT VARIABLES
# set top_entity filter_test
# filter_test
# set sim_entity filter_test
# filter_test
# set timing_resolution "1ps"
# 1ps
# set core_version 20.1
# 20.1
# set device_family "Cyclone IV E"
# Cyclone IV E
# set quartus_rootdir /home/manav/intelFPGA_lite/20.1/quartus/
# /home/manav/intelFPGA_lite/20.1/quartus/
# Change to "gate_level" for gate-level sim
# set sim_type "rtl"
# rtl
# END MEGAWIZARD INSERT VARIABLES
# 	
# 	set q_sim_lib [file join $quartus_rootdir eda sim_lib]
# /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
# 	
# 	 quit -sim
# 
# if {[file exists [file join simulation modelsim ${top_entity}.vo]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vo found"
#     set language_ext "vo"
#     set use_ipfs 1
#     set flow "gate_level"
# } elseif {[file exists [file join simulation modelsim ${top_entity}.vho]] && [string match "gate_level" $sim_type]} {
#     puts "Info: Gate Level ${top_entity}.vho found"
#     set language_ext "vho"
#     set use_ipfs 1
#     set flow "gate_level"
# } else {
#     puts "Info: RTL simulation."
#     set use_ipfs 0
#     set flow "rtl"
# }
# rtl
# 
# if {[string match $flow "gate_level"] } {
#     file copy ${top_entity}_input.txt simulation/modelsim
#     cd simulation/modelsim
# }
# 
# regsub {[ ]+} $device_family "" temp_device_family
# 1
# regsub {[ ]+} $temp_device_family "" temp_device_family2
# 1
# set device_lib_name [string tolower $temp_device_family2]
# cycloneive
# 
# set libs [list \
#     $device_lib_name \
#     altera \
#     work]
# cycloneive altera work
# 
# foreach {lib} $libs {
#     if {[file exist $lib]} {
#         catch {eval "file delete -force -- $lib"} fid
#         puts "file delete command returned $fid\n"
#     }
#     if {[file exist $lib] == 0} 	{
#         vlib $lib
#         vmap $lib $lib
#     }
# }
# 
# 	 
# 
#     set quartus_libs [list \
#         altera_mf    {altera_mf_components altera_mf} {} {} "$q_sim_lib" \
#         lpm          {220pack 220model}               {220model} {}  "$q_sim_lib" \
#         sgate        {sgate_pack sgate}               {sgate} {}     "$q_sim_lib" \
#         altera_lnsim {altera_lnsim_components}     {}   {mentor/altera_lnsim_for_vhdl} "$q_sim_lib" \
#         fiftyfivenm_atoms        {fiftyfivenm_atoms fiftyfivenm_components}               {} {}     "$q_sim_lib" \
# 		  cycloneiv_atoms        {cycloneiv_atoms cycloneiv_components}               {} {}     "$q_sim_lib" \
#     ]
# altera_mf {altera_mf_components altera_mf} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib lpm {220pack 220model} 220model {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib sgate {sgate_pack sgate} sgate {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib altera_lnsim altera_lnsim_components {} mentor/altera_lnsim_for_vhdl /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib fiftyfivenm_atoms {fiftyfivenm_atoms fiftyfivenm_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib cycloneiv_atoms {cycloneiv_atoms cycloneiv_components} {} {} /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib
#	foreach {lib file_vhdl_list file_verilog_list file_sysverilog_list src_files_loc} $quartus_libs {
#        if {[file exist $lib]} {
#            catch {eval "file delete -force -- $lib"} fid
#            puts "file delete command returned $fid\n"
#        }
#        if {[file exist $lib] == 0} 	{
#            vlib $lib
#            vmap $lib $lib
#        }
#		foreach file_item $file_vhdl_list {
#		  catch {vcom -quiet -explicit -93 -work $lib [file join $src_files_loc ${file_item}.vhd]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_verilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.v]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#		foreach file_item $file_sysverilog_list {
#		  catch {vlog -work $lib [file join $src_files_loc ${file_item}.sv]} err_msg
#		  if {![string match "" $err_msg]} {return $err_msg}
#		}
#	}
# 
# 	vcom -93 -work altera $q_sim_lib/altera_primitives_components.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:29 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 	vcom -93 -work altera $q_sim_lib/altera_primitives.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -93 -work altera /home/manav/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#if {[string match $flow "rtl"]} {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera_mf" "-L" "lpm" "-L" "sgate" "-L" "altera" "-L" "altera_lnsim" "-L" "work.Upsampler_tb" "-t" "$timing_resolution"
#} else {
#    lappend vsim_cmd "-L" "$device_lib_name" "-L" "altera" "-L" "work"
#    if {[string match $language_ext "vho"]} {
#	    if {[file exists ${sim_entity}_vhd.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${top_entity}_vhd.sdo"}
#    }
#    if {[string match $language_ext "vo"]} {
#	    if {[file exists ${sim_entity}_v.sdo]} {
#	        lappend vsim_cmd "-sdftyp" "/${top_entity}_tb/DUT=${sim_entity}_v.sdo"}
#    }
#}
# 
# vlib work;
# ** Warning: (vlib-34) Library already exists at "work".
# vlog ../*.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vlog -reportprogress 300 ../DPRAM.v ../LP.v ../PLL.v ../RX.v ../TX.v ../UART.v ../communication.v ../controller.v ../delays_ram.v ../filter_test.v ../filtered_ram.v ../output_ram.v ../processed_ram.v ../ram.v ../ram_test.v ../sum_ram.v 
# -- Compiling module DPRAM
# -- Compiling module LP
# -- Compiling module PLL
# -- Compiling module RX
# -- Compiling module TX
# -- Compiling module UART
# -- Compiling module communication
# -- Compiling module controller
# -- Compiling module delays_ram
# -- Compiling module filter_test
# -- Compiling module filtered_ram
# -- Compiling module output_ram
# -- Compiling module processed_ram
# -- Compiling module ram
# -- Compiling module RAM
# -- Compiling module sum_ram
# 
# Top level modules:
# 	PLL
# 	UART
# 	communication
# 	controller
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vlog -reportprogress 300 altera_avalon_sc_fifo.v filter_test_tb.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module filter_test_tb
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# 	filter_test_tb
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:30 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 12:11:30 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:31 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 12:11:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# 
# vlog -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:31 on Nov 30,2023
# vlog -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v 
# -- Compiling module filter_test
# 
# Top level modules:
# 	filter_test
# End time: 12:11:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:31 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002
# -- Compiling architecture syn of LP_0002
# End time: 12:11:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:31 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity LP_0002_ast
# -- Compiling architecture struct of LP_0002_ast
# End time: 12:11:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:31 on Nov 30,2023
# vcom -reportprogress 300 -work work /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LP_0002_rtl_core
# -- Compiling architecture normal of LP_0002_rtl_core
# End time: 12:11:31 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.${sim_entity}_tb 
# vsim -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb 
# Start time: 12:11:31 on Nov 30,2023
# Loading work.filter_test_tb
# Loading work.controller
# Loading work.RAM
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.filter_test
# Loading work.LP
# Loading work.filtered_ram
# Loading work.processed_ram
# Loading work.delays_ram
# Loading work.output_ram
# Loading work.sum_ram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.lp_0002(syn)
# Loading work.lp_0002_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.lp_0002_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading lpm.lpm_mult
# Loading 220model_ver.LPM_HINT_EVALUATION
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
# ** Warning: Design size of 13166 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
#lappend vsim_cmd  -L /home/manav/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf -L altera_mf_ver -L lpm_ver -L cycloneiv_ver -L 220model_ver -L sgate -L altera_lnsim -L twentynm work.filter_test_tb
# 
#lappend vsim_cmd "work.${sim_entity}_tb" "-t" "$timing_resolution"
# 
#catch {	eval $vsim_cmd } vsim_msg
#puts $vsim_msg
# 
# if {[file exists "wave.do"]} {
#     do wave.do
# }
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label clk -radix binary /filter_test_tb/clk
# add wave -noupdate -label state -radix unsigned -radixshowbase 0 /filter_test_tb/c1/state
# add wave -noupdate -divider {Filter Processing}
# add wave -noupdate -label {raw data addr} -radix unsigned /filter_test_tb/c1/addr
# add wave -noupdate -label {raw data ram out} -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram in} -max 2048.0 -min -1968.0 -radix decimal /filter_test_tb/c1/out
# add wave -noupdate -label {filt valid} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_valid
# add wave -noupdate -label {filter data out} -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filtered data out} -max 5.285720000000001e+26 -min -5.2646999999999997e+26 -radix decimal /filter_test_tb/c1/data_out
# add wave -noupdate -label i -radix unsigned -radixshowbase 0 /filter_test_tb/c1/i
# add wave -noupdate -label j -radix unsigned -radixshowbase 0 /filter_test_tb/c1/j
# add wave -noupdate -divider {Filter Ram}
# add wave -noupdate -label {filt write addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_write_addr
# add wave -noupdate -label {filt ram data in} -radix unsigned /filter_test_tb/c1/data_out
# add wave -noupdate -label {filt read en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_read_en
# add wave -noupdate -format Literal -label {filt write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/filt_write_en
# add wave -noupdate -label {filt read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/filt_read_addr
# add wave -noupdate -label {filt ram out} -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {filt ram out} -max 5.2857200000000003e+26 -min -5.2100300000000001e+26 -radix decimal /filter_test_tb/c1/filt_ram_data_out
# add wave -noupdate -divider {Proccess Ram}
# add wave -noupdate -label {proc ram read en} -radix binary /filter_test_tb/c1/proc_read_en
# add wave -noupdate -label {proc ram write en} -radix binary /filter_test_tb/c1/proc_write_en
# add wave -noupdate -label {proc ram write addr} -radix unsigned /filter_test_tb/c1/proc_write_addr
# add wave -noupdate -label {proc ram data in} -radix unsigned /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data in} -max 29056900.0 -min -28895000.0 -radix decimal /filter_test_tb/c1/proc_ram_data_in
# add wave -noupdate -label {proc read addr} -radix unsigned -radixshowbase 0 /filter_test_tb/c1/proc_read_addr
# add wave -noupdate -label {proc ram data out} -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -format Analog-Step -height 84 -label {proc ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/proc_ram_data_out
# add wave -noupdate -divider {Delay Ram}
# add wave -noupdate -label {delay read addr} -radix unsigned /filter_test_tb/c1/delay_read_addr
# add wave -noupdate -label {delay read en} -radix binary /filter_test_tb/c1/delay_read_en
# add wave -noupdate -label {delay write en} -radix binary -radixshowbase 0 /filter_test_tb/c1/delay_write_en
# add wave -noupdate -label {delay value} -radix unsigned /filter_test_tb/c1/delay_ram_data_out
# add wave -noupdate -divider {Output Ram}
# add wave -noupdate -label {output write addr} -radix unsigned /filter_test_tb/c1/output_write_addr
# add wave -noupdate -label {output data in} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/output_ram_data_in
# add wave -noupdate -format Analog-Step -height 84 -label {output data in} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/output_ram_data_in
# add wave -noupdate -label {output ram read addr} -radix unsigned /filter_test_tb/c1/output_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {output ram data out} -max 4294970000.0 -radix unsigned /filter_test_tb/c1/output_ram_data_out
# add wave -noupdate -divider {Sum Ram}
# add wave -noupdate -label {Sum write addr} -radix unsigned /filter_test_tb/c1/sum_write_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum data in} -max 21472500000.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_in
# add wave -noupdate -label {Sum read addr} -radix unsigned /filter_test_tb/c1/sum_read_addr
# add wave -noupdate -format Analog-Step -height 84 -label {Sum ram data out} -max 21472500000.0 -radix unsigned /filter_test_tb/c1/sum_ram_data_out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {146008418 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {145802255 ps} {146238047 ps}
# 
# run 160 ns
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Break key hit
# Break in NamedBeginStat READER at $MODEL_TECH/../altera/verilog/src/altera_mf.v line 619
# couldn't load file "/home/manav/intelFPGA_lite/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./filter_test_tb.tcl line 146
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run 160 ns"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_20_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1172
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1555
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1657
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1743
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_9_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1789
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1822
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo2_mtree_mult1_7_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 1894
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_15_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2700
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_14_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2725
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_13_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2763
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_12_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2788
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_10_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2856
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_8_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 2945
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo1_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3270
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_6_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 3795
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_2_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4071
# ** Warning: (vsim-3934) [TFMPC] - Missing VHDL connection for formal Verilog port 'sclr'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_test_tb/c1/ff1/lp1/lp_inst/LP_0002_ast_inst/real_passthrough/hpfircore_core/u0_m0_wo0_mtree_mult1_0_component File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/LP_0002_rtl_core.vhd Line: 4189
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr1.r1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 165065000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 339145000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 513225000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 687305000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 861385000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1035465000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1209545000  Instance: filter_test_tb.c1.rr3.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1295525000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port B is out of bound!
# Time: 1295525000  Instance: filter_test_tb.c1.rr6.altsyncram_component.m_default.altsyncram_inst
do filter_test_tb.tcl
# End time: 12:14:53 on Nov 30,2023, Elapsed time: 0:03:22
# Errors: 0, Warnings: 17
# write transcript BP_filter_transcript
