###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        70147   # Number of WRITE/WRITEP commands
num_reads_done                 =       458388   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       359947   # Number of read row buffer hits
num_read_cmds                  =       458388   # Number of READ/READP commands
num_writes_done                =        70152   # Number of read requests issued
num_write_row_hits             =        51181   # Number of write row buffer hits
num_act_cmds                   =       117813   # Number of ACT commands
num_pre_cmds                   =       117786   # Number of PRE commands
num_ondemand_pres              =        96321   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9286396   # Cyles of rank active rank.0
rank_active_cycles.1           =      8962134   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       713604   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1037866   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       488735   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5634   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2725   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5468   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3781   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          427   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          190   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          266   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          437   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          691   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20186   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          137   # Write cmd latency (cycles)
write_latency[40-59]           =          185   # Write cmd latency (cycles)
write_latency[60-79]           =          384   # Write cmd latency (cycles)
write_latency[80-99]           =          847   # Write cmd latency (cycles)
write_latency[100-119]         =         1458   # Write cmd latency (cycles)
write_latency[120-139]         =         2442   # Write cmd latency (cycles)
write_latency[140-159]         =         3473   # Write cmd latency (cycles)
write_latency[160-179]         =         4044   # Write cmd latency (cycles)
write_latency[180-199]         =         4017   # Write cmd latency (cycles)
write_latency[200-]            =        53159   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       212870   # Read request latency (cycles)
read_latency[40-59]            =        64768   # Read request latency (cycles)
read_latency[60-79]            =        64838   # Read request latency (cycles)
read_latency[80-99]            =        23520   # Read request latency (cycles)
read_latency[100-119]          =        17434   # Read request latency (cycles)
read_latency[120-139]          =        13164   # Read request latency (cycles)
read_latency[140-159]          =         7558   # Read request latency (cycles)
read_latency[160-179]          =         5633   # Read request latency (cycles)
read_latency[180-199]          =         4418   # Read request latency (cycles)
read_latency[200-]             =        44185   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.50174e+08   # Write energy
read_energy                    =  1.84822e+09   # Read energy
act_energy                     =  3.22336e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.4253e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.98176e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79471e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59237e+09   # Active standby energy rank.1
average_read_latency           =      90.6818   # Average read request latency (cycles)
average_interarrival           =      18.9198   # Average request interarrival latency (cycles)
total_energy                   =  1.54532e+10   # Total energy (pJ)
average_power                  =      1545.32   # Average power (mW)
average_bandwidth              =      4.51021   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        88579   # Number of WRITE/WRITEP commands
num_reads_done                 =       506711   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       382458   # Number of read row buffer hits
num_read_cmds                  =       506711   # Number of READ/READP commands
num_writes_done                =        88581   # Number of read requests issued
num_write_row_hits             =        62642   # Number of write row buffer hits
num_act_cmds                   =       150738   # Number of ACT commands
num_pre_cmds                   =       150709   # Number of PRE commands
num_ondemand_pres              =       128268   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9114449   # Cyles of rank active rank.0
rank_active_cycles.1           =      9064529   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       885551   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       935471   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       557277   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3912   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2728   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5605   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3597   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          413   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          200   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          293   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          418   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          687   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20162   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          136   # Write cmd latency (cycles)
write_latency[40-59]           =          150   # Write cmd latency (cycles)
write_latency[60-79]           =          322   # Write cmd latency (cycles)
write_latency[80-99]           =          738   # Write cmd latency (cycles)
write_latency[100-119]         =         1256   # Write cmd latency (cycles)
write_latency[120-139]         =         2402   # Write cmd latency (cycles)
write_latency[140-159]         =         3574   # Write cmd latency (cycles)
write_latency[160-179]         =         4633   # Write cmd latency (cycles)
write_latency[180-199]         =         4925   # Write cmd latency (cycles)
write_latency[200-]            =        70434   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       207066   # Read request latency (cycles)
read_latency[40-59]            =        66180   # Read request latency (cycles)
read_latency[60-79]            =        75241   # Read request latency (cycles)
read_latency[80-99]            =        29381   # Read request latency (cycles)
read_latency[100-119]          =        21990   # Read request latency (cycles)
read_latency[120-139]          =        17186   # Read request latency (cycles)
read_latency[140-159]          =        10084   # Read request latency (cycles)
read_latency[160-179]          =         7408   # Read request latency (cycles)
read_latency[180-199]          =         5759   # Read request latency (cycles)
read_latency[200-]             =        66416   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.42186e+08   # Write energy
read_energy                    =  2.04306e+09   # Read energy
act_energy                     =  4.12419e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.25064e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.49026e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68742e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65627e+09   # Active standby energy rank.1
average_read_latency           =      114.317   # Average read request latency (cycles)
average_interarrival           =      16.7982   # Average request interarrival latency (cycles)
total_energy                   =  1.58201e+10   # Total energy (pJ)
average_power                  =      1582.01   # Average power (mW)
average_bandwidth              =      5.07983   # Average bandwidth
