<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Member List
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XAxiVdma Member List</h1>This is the complete list of members for <a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a>, including all inherited members.<p><table>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#4a795cf4295903cb3e7dee5f6496e9b2">BaseAddr</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#e6049151d83b7867b19179eae7a94031">EnableVIDParamRead</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#1322d1a630110934b129c5ba94d15967">HasMm2S</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#60cf9e2f953cb818df16fe11aa2fb5a1">HasMm2SDRE</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#de4f2789d8f93f74f7c4cdbc58068a9f">HasS2Mm</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#2d5070f3b32dfa9bb23f482732870dc4">HasS2MmDRE</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#ce29aba13fc02a1bddba55c06676af49">HasSG</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#086a3553af80fe2b1f0fe19542b7f243">InternalGenLock</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#217c41df00b2eee11e1009f5e63905ed">IsReady</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#572e73f558328e2d1d25bd546ca8a6de">MaxNumFrames</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#7318389399b3ae22390f0976b7e145e7">ReadCallBack</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#3d45d32713126062d253144eda37ff38">ReadChannel</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#c87dadba209a117f469927c29c3e327f">UseFsync</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#3aa12bf9654853d57e8fd424ea0d30f3">WriteCallBack</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma.html#3d420181b3e6322072046a78e459edb9">WriteChannel</a></td><td><a class="el" href="struct_x_axi_vdma.html">XAxiVdma</a></td><td></td></tr>
</table>Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
