// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha512_verify_generateMsgSchedule (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        blk_strm_dout,
        blk_strm_num_data_valid,
        blk_strm_fifo_cap,
        blk_strm_empty_n,
        blk_strm_read,
        end_nblk_strm14_dout,
        end_nblk_strm14_num_data_valid,
        end_nblk_strm14_fifo_cap,
        end_nblk_strm14_empty_n,
        end_nblk_strm14_read,
        w_strm6_din,
        w_strm6_num_data_valid,
        w_strm6_fifo_cap,
        w_strm6_full_n,
        w_strm6_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] blk_strm_dout;
input  [5:0] blk_strm_num_data_valid;
input  [5:0] blk_strm_fifo_cap;
input   blk_strm_empty_n;
output   blk_strm_read;
input  [0:0] end_nblk_strm14_dout;
input  [5:0] end_nblk_strm14_num_data_valid;
input  [5:0] end_nblk_strm14_fifo_cap;
input   end_nblk_strm14_empty_n;
output   end_nblk_strm14_read;
output  [63:0] w_strm6_din;
input  [5:0] w_strm6_num_data_valid;
input  [5:0] w_strm6_fifo_cap;
input   w_strm6_full_n;
output   w_strm6_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg blk_strm_read;
reg end_nblk_strm14_read;
reg[63:0] w_strm6_din;
reg w_strm6_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    blk_strm_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_read_fu_168_p2;
reg    end_nblk_strm14_blk_n;
wire   [63:0] blk_M_V_fu_240_p1;
reg   [63:0] blk_M_V_reg_557;
reg   [63:0] blk_M_V_14_reg_562;
reg   [63:0] blk_M_V_15_reg_567;
reg   [63:0] blk_M_V_1_reg_572;
reg   [63:0] blk_M_V_2_reg_577;
reg   [63:0] blk_M_V_3_reg_582;
reg   [63:0] blk_M_V_4_reg_587;
reg   [63:0] blk_M_V_5_reg_592;
reg   [63:0] blk_M_V_6_reg_597;
reg   [63:0] blk_M_V_7_reg_602;
reg   [63:0] blk_M_V_8_reg_607;
reg   [63:0] blk_M_V_9_reg_612;
reg   [63:0] blk_M_V_10_reg_617;
reg   [63:0] blk_M_V_11_reg_622;
reg   [63:0] blk_M_V_12_reg_627;
reg   [63:0] blk_M_V_13_reg_632;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_done;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_idle;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_ready;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_w_strm6_din;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_w_strm6_write;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_15_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_15_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_14_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_14_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_13_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_13_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_12_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_12_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_11_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_11_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_10_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_10_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_9_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_9_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_8_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_8_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_7_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_7_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_6_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_6_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_5_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_5_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_4_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_4_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_3_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_3_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_2_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_2_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_1_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_1_out_ap_vld;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_out_ap_vld;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_done;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_idle;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_ready;
wire   [63:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_w_strm6_din;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_w_strm6_write;
reg    grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    ap_block_state2;
reg   [6:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start_reg = 1'b0;
#0 grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start_reg = 1'b0;
end

sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16 grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start),
    .ap_done(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_done),
    .ap_idle(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_idle),
    .ap_ready(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_ready),
    .w_strm6_din(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_w_strm6_din),
    .w_strm6_num_data_valid(6'd0),
    .w_strm6_fifo_cap(6'd0),
    .w_strm6_full_n(w_strm6_full_n),
    .w_strm6_write(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_w_strm6_write),
    .blk_M_V(blk_M_V_reg_557),
    .blk_M_V_1(blk_M_V_1_reg_572),
    .blk_M_V_2(blk_M_V_2_reg_577),
    .blk_M_V_3(blk_M_V_3_reg_582),
    .blk_M_V_4(blk_M_V_4_reg_587),
    .blk_M_V_5(blk_M_V_5_reg_592),
    .blk_M_V_6(blk_M_V_6_reg_597),
    .blk_M_V_7(blk_M_V_7_reg_602),
    .blk_M_V_8(blk_M_V_8_reg_607),
    .blk_M_V_9(blk_M_V_9_reg_612),
    .blk_M_V_10(blk_M_V_10_reg_617),
    .blk_M_V_11(blk_M_V_11_reg_622),
    .blk_M_V_12(blk_M_V_12_reg_627),
    .blk_M_V_13(blk_M_V_13_reg_632),
    .blk_M_V_14(blk_M_V_14_reg_562),
    .blk_M_V_15(blk_M_V_15_reg_567),
    .W_V_15_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_15_out),
    .W_V_15_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_15_out_ap_vld),
    .W_V_14_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_14_out),
    .W_V_14_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_14_out_ap_vld),
    .W_V_13_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_13_out),
    .W_V_13_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_13_out_ap_vld),
    .W_V_12_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_12_out),
    .W_V_12_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_12_out_ap_vld),
    .W_V_11_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_11_out),
    .W_V_11_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_11_out_ap_vld),
    .W_V_10_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_10_out),
    .W_V_10_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_10_out_ap_vld),
    .W_V_9_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_9_out),
    .W_V_9_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_9_out_ap_vld),
    .W_V_8_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_8_out),
    .W_V_8_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_8_out_ap_vld),
    .W_V_7_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_7_out),
    .W_V_7_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_7_out_ap_vld),
    .W_V_6_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_6_out),
    .W_V_6_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_6_out_ap_vld),
    .W_V_5_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_5_out),
    .W_V_5_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_5_out_ap_vld),
    .W_V_4_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_4_out),
    .W_V_4_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_4_out_ap_vld),
    .W_V_3_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_3_out),
    .W_V_3_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_3_out_ap_vld),
    .W_V_2_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_2_out),
    .W_V_2_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_2_out_ap_vld),
    .W_V_1_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_1_out),
    .W_V_1_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_1_out_ap_vld),
    .W_V_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_out),
    .W_V_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_out_ap_vld)
);

sha512_verify_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64 grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start),
    .ap_done(grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_done),
    .ap_idle(grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_idle),
    .ap_ready(grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_ready),
    .w_strm6_din(grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_w_strm6_din),
    .w_strm6_num_data_valid(6'd0),
    .w_strm6_fifo_cap(6'd0),
    .w_strm6_full_n(w_strm6_full_n),
    .w_strm6_write(grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_w_strm6_write),
    .W_V_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_out),
    .W_V_2_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_2_out),
    .W_V_3_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_3_out),
    .W_V_4_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_4_out),
    .W_V_5_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_5_out),
    .W_V_7_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_7_out),
    .W_V_8_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_8_out),
    .W_V_9_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_9_out),
    .W_V_10_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_10_out),
    .W_V_11_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_11_out),
    .W_V_12_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_12_out),
    .W_V_13_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_13_out),
    .W_V_15_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_15_out),
    .W_V_14_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_14_out),
    .W_V_6_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_6_out),
    .W_V_1_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_W_V_1_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0))) & (tmp_read_fu_168_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_ready == 1'b1)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_ready == 1'b1)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((end_nblk_strm14_dout == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        blk_M_V_10_reg_617 <= {{blk_strm_dout[703:640]}};
        blk_M_V_11_reg_622 <= {{blk_strm_dout[767:704]}};
        blk_M_V_12_reg_627 <= {{blk_strm_dout[831:768]}};
        blk_M_V_13_reg_632 <= {{blk_strm_dout[895:832]}};
        blk_M_V_14_reg_562 <= {{blk_strm_dout[959:896]}};
        blk_M_V_15_reg_567 <= {{blk_strm_dout[1023:960]}};
        blk_M_V_1_reg_572 <= {{blk_strm_dout[127:64]}};
        blk_M_V_2_reg_577 <= {{blk_strm_dout[191:128]}};
        blk_M_V_3_reg_582 <= {{blk_strm_dout[255:192]}};
        blk_M_V_4_reg_587 <= {{blk_strm_dout[319:256]}};
        blk_M_V_5_reg_592 <= {{blk_strm_dout[383:320]}};
        blk_M_V_6_reg_597 <= {{blk_strm_dout[447:384]}};
        blk_M_V_7_reg_602 <= {{blk_strm_dout[511:448]}};
        blk_M_V_8_reg_607 <= {{blk_strm_dout[575:512]}};
        blk_M_V_9_reg_612 <= {{blk_strm_dout[639:576]}};
        blk_M_V_reg_557 <= blk_M_V_fu_240_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0))) & (tmp_read_fu_168_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0))) & (tmp_read_fu_168_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((end_nblk_strm14_dout == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        blk_strm_blk_n = blk_strm_empty_n;
    end else begin
        blk_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0))) & (end_nblk_strm14_dout == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        blk_strm_read = 1'b1;
    end else begin
        blk_strm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        end_nblk_strm14_blk_n = end_nblk_strm14_empty_n;
    end else begin
        end_nblk_strm14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
        end_nblk_strm14_read = 1'b1;
    end else begin
        end_nblk_strm14_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        w_strm6_din = grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_w_strm6_din;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        w_strm6_din = grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_w_strm6_din;
    end else begin
        w_strm6_din = grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_w_strm6_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        w_strm6_write = grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_w_strm6_write;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        w_strm6_write = grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_w_strm6_write;
    end else begin
        w_strm6_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0))) & (tmp_read_fu_168_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0))) & (end_nblk_strm14_dout == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((end_nblk_strm14_empty_n == 1'b0) | ((end_nblk_strm14_dout == 1'd0) & (blk_strm_empty_n == 1'b0)));
end

assign blk_M_V_fu_240_p1 = blk_strm_dout[63:0];

assign grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start = grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start_reg;

assign grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start = grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start_reg;

assign tmp_read_fu_168_p2 = end_nblk_strm14_dout;

endmodule //sha512_verify_generateMsgSchedule
