

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Sat Oct 30 13:58:07 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1007|     1007|  10.070 us|  10.070 us|  1007|  1007|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_391_1  |     1005|     1005|        12|         10|          1|   100|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 14 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln391 = br void" [GIN_compute.cpp:391]   --->   Operation 17 'br' 'br_ln391' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%dim = phi i7 0, void, i7 %add_ln391, void %.split" [GIN_compute.cpp:391]   --->   Operation 18 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.59ns)   --->   "%icmp_ln391 = icmp_eq  i7 %dim, i7 100" [GIN_compute.cpp:391]   --->   Operation 19 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %.split, void" [GIN_compute.cpp:391]   --->   Operation 20 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dim_cast = zext i7 %dim" [GIN_compute.cpp:391]   --->   Operation 21 'zext' 'dim_cast' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i7 %dim"   --->   Operation 22 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %dim_cast"   --->   Operation 23 'getelementptr' 'node_embedding_V_addr' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln703_18 = add i8 %zext_ln703_5, i8 100"   --->   Operation 24 'add' 'add_ln703_18' <Predicate = (!icmp_ln391)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i8 %add_ln703_18"   --->   Operation 25 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_1 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_6"   --->   Operation 26 'getelementptr' 'node_embedding_V_addr_1' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.24ns)   --->   "%node_embedding_V_load = load i15 %node_embedding_V_addr"   --->   Operation 27 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_2 : Operation 28 [2/2] (1.24ns)   --->   "%node_embedding_V_load_1 = load i15 %node_embedding_V_addr_1"   --->   Operation 28 'load' 'node_embedding_V_load_1' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 3 <SV = 2> <Delay = 1.96>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i7 %dim"   --->   Operation 29 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.71ns)   --->   "%add_ln703_19 = add i9 %zext_ln703_3, i9 200"   --->   Operation 30 'add' 'add_ln703_19' <Predicate = (!icmp_ln391)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i9 %add_ln703_19"   --->   Operation 31 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_2 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_7"   --->   Operation 32 'getelementptr' 'node_embedding_V_addr_2' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.71ns)   --->   "%add_ln703_20 = add i9 %zext_ln703_3, i9 300"   --->   Operation 33 'add' 'add_ln703_20' <Predicate = (!icmp_ln391)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i9 %add_ln703_20"   --->   Operation 34 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_3 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_8"   --->   Operation 35 'getelementptr' 'node_embedding_V_addr_3' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.24ns)   --->   "%node_embedding_V_load = load i15 %node_embedding_V_addr"   --->   Operation 36 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_3 : Operation 37 [1/2] (1.24ns)   --->   "%node_embedding_V_load_1 = load i15 %node_embedding_V_addr_1"   --->   Operation 37 'load' 'node_embedding_V_load_1' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_3 : Operation 38 [2/2] (1.24ns)   --->   "%node_embedding_V_load_2 = load i15 %node_embedding_V_addr_2"   --->   Operation 38 'load' 'node_embedding_V_load_2' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_3 : Operation 39 [2/2] (1.24ns)   --->   "%node_embedding_V_load_3 = load i15 %node_embedding_V_addr_3"   --->   Operation 39 'load' 'node_embedding_V_load_3' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i7 %dim"   --->   Operation 40 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln703_21 = add i8 %zext_ln703_5, i8 144"   --->   Operation 41 'add' 'add_ln703_21' <Predicate = (!icmp_ln391)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %add_ln703_21"   --->   Operation 42 'sext' 'sext_ln703' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i9 %sext_ln703"   --->   Operation 43 'zext' 'zext_ln703_9' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_4 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_9"   --->   Operation 44 'getelementptr' 'node_embedding_V_addr_4' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.72ns)   --->   "%add_ln703_22 = add i10 %zext_ln703_4, i10 500"   --->   Operation 45 'add' 'add_ln703_22' <Predicate = (!icmp_ln391)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i10 %add_ln703_22"   --->   Operation 46 'zext' 'zext_ln703_10' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_5 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_10"   --->   Operation 47 'getelementptr' 'node_embedding_V_addr_5' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.24ns)   --->   "%node_embedding_V_load_2 = load i15 %node_embedding_V_addr_2"   --->   Operation 48 'load' 'node_embedding_V_load_2' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_4 : Operation 49 [1/2] (1.24ns)   --->   "%node_embedding_V_load_3 = load i15 %node_embedding_V_addr_3"   --->   Operation 49 'load' 'node_embedding_V_load_3' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_4 : Operation 50 [2/2] (1.24ns)   --->   "%node_embedding_V_load_4 = load i15 %node_embedding_V_addr_4"   --->   Operation 50 'load' 'node_embedding_V_load_4' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_4 : Operation 51 [2/2] (1.24ns)   --->   "%node_embedding_V_load_5 = load i15 %node_embedding_V_addr_5"   --->   Operation 51 'load' 'node_embedding_V_load_5' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i32 %node_embedding_V_load_1, i32 %node_embedding_V_load"   --->   Operation 52 'add' 'add_ln703' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 53 [1/1] (0.88ns)   --->   "%add_ln703_1 = add i32 %node_embedding_V_load_2, i32 %node_embedding_V_load_3"   --->   Operation 53 'add' 'add_ln703_1' <Predicate = (!icmp_ln391)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i32 %add_ln703_1, i32 %add_ln703"   --->   Operation 54 'add' 'add_ln703_2' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 5 <SV = 4> <Delay = 1.97>
ST_5 : Operation 55 [1/1] (0.72ns)   --->   "%add_ln703_23 = add i10 %zext_ln703_4, i10 600"   --->   Operation 55 'add' 'add_ln703_23' <Predicate = (!icmp_ln391)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln703_11 = zext i10 %add_ln703_23"   --->   Operation 56 'zext' 'zext_ln703_11' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_6 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_11"   --->   Operation 57 'getelementptr' 'node_embedding_V_addr_6' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.72ns)   --->   "%add_ln703_24 = add i10 %zext_ln703_4, i10 700"   --->   Operation 58 'add' 'add_ln703_24' <Predicate = (!icmp_ln391)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln703_12 = zext i10 %add_ln703_24"   --->   Operation 59 'zext' 'zext_ln703_12' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_7 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_12"   --->   Operation 60 'getelementptr' 'node_embedding_V_addr_7' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (1.24ns)   --->   "%node_embedding_V_load_4 = load i15 %node_embedding_V_addr_4"   --->   Operation 61 'load' 'node_embedding_V_load_4' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_5 : Operation 62 [1/2] (1.24ns)   --->   "%node_embedding_V_load_5 = load i15 %node_embedding_V_addr_5"   --->   Operation 62 'load' 'node_embedding_V_load_5' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_5 : Operation 63 [2/2] (1.24ns)   --->   "%node_embedding_V_load_6 = load i15 %node_embedding_V_addr_6"   --->   Operation 63 'load' 'node_embedding_V_load_6' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_5 : Operation 64 [2/2] (1.24ns)   --->   "%node_embedding_V_load_7 = load i15 %node_embedding_V_addr_7"   --->   Operation 64 'load' 'node_embedding_V_load_7' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 65 [1/1] (0.71ns)   --->   "%add_ln703_25 = add i9 %zext_ln703_3, i9 288"   --->   Operation 65 'add' 'add_ln703_25' <Predicate = (!icmp_ln391)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %add_ln703_25"   --->   Operation 66 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln703_13 = zext i10 %sext_ln703_1"   --->   Operation 67 'zext' 'zext_ln703_13' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_8 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_13"   --->   Operation 68 'getelementptr' 'node_embedding_V_addr_8' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln703_26 = add i8 %zext_ln703_5, i8 132"   --->   Operation 69 'add' 'add_ln703_26' <Predicate = (!icmp_ln391)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i8 %add_ln703_26"   --->   Operation 70 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln703_14 = zext i10 %sext_ln703_2"   --->   Operation 71 'zext' 'zext_ln703_14' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_9 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_14"   --->   Operation 72 'getelementptr' 'node_embedding_V_addr_9' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (1.24ns)   --->   "%node_embedding_V_load_6 = load i15 %node_embedding_V_addr_6"   --->   Operation 73 'load' 'node_embedding_V_load_6' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_6 : Operation 74 [1/2] (1.24ns)   --->   "%node_embedding_V_load_7 = load i15 %node_embedding_V_addr_7"   --->   Operation 74 'load' 'node_embedding_V_load_7' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_6 : Operation 75 [2/2] (1.24ns)   --->   "%node_embedding_V_load_8 = load i15 %node_embedding_V_addr_8"   --->   Operation 75 'load' 'node_embedding_V_load_8' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_6 : Operation 76 [2/2] (1.24ns)   --->   "%node_embedding_V_load_9 = load i15 %node_embedding_V_addr_9"   --->   Operation 76 'load' 'node_embedding_V_load_9' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 7 <SV = 6> <Delay = 2.71>
ST_7 : Operation 77 [1/1] (0.70ns)   --->   "%add_ln391 = add i7 %dim, i7 1" [GIN_compute.cpp:391]   --->   Operation 77 'add' 'add_ln391' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %dim"   --->   Operation 80 'zext' 'zext_ln703' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.73ns)   --->   "%add_ln703_27 = add i11 %zext_ln703, i11 1000"   --->   Operation 81 'add' 'add_ln703_27' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln703_15 = zext i11 %add_ln703_27"   --->   Operation 82 'zext' 'zext_ln703_15' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_10 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_15"   --->   Operation 83 'getelementptr' 'node_embedding_V_addr_10' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.73ns)   --->   "%add_ln703_28 = add i11 %zext_ln703, i11 1100"   --->   Operation 84 'add' 'add_ln703_28' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln703_16 = zext i11 %add_ln703_28"   --->   Operation 85 'zext' 'zext_ln703_16' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_11 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_16"   --->   Operation 86 'getelementptr' 'node_embedding_V_addr_11' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (1.24ns)   --->   "%node_embedding_V_load_8 = load i15 %node_embedding_V_addr_8"   --->   Operation 87 'load' 'node_embedding_V_load_8' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_7 : Operation 88 [1/2] (1.24ns)   --->   "%node_embedding_V_load_9 = load i15 %node_embedding_V_addr_9"   --->   Operation 88 'load' 'node_embedding_V_load_9' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_7 : Operation 89 [2/2] (1.24ns)   --->   "%node_embedding_V_load_10 = load i15 %node_embedding_V_addr_10"   --->   Operation 89 'load' 'node_embedding_V_load_10' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_7 : Operation 90 [2/2] (1.24ns)   --->   "%node_embedding_V_load_11 = load i15 %node_embedding_V_addr_11"   --->   Operation 90 'load' 'node_embedding_V_load_11' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_3 = add i32 %node_embedding_V_load_4, i32 %node_embedding_V_load_5"   --->   Operation 91 'add' 'add_ln703_3' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i32 %node_embedding_V_load_7, i32 %node_embedding_V_load_8"   --->   Operation 92 'add' 'add_ln703_4' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 93 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i32 %add_ln703_4, i32 %node_embedding_V_load_6"   --->   Operation 93 'add' 'add_ln703_5' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 94 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i32 %add_ln703_5, i32 %add_ln703_3"   --->   Operation 94 'add' 'add_ln703_6' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 95 [1/1] (0.73ns)   --->   "%add_ln703_29 = add i11 %zext_ln703, i11 1200"   --->   Operation 95 'add' 'add_ln703_29' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln703_17 = zext i11 %add_ln703_29"   --->   Operation 96 'zext' 'zext_ln703_17' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_12 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_17"   --->   Operation 97 'getelementptr' 'node_embedding_V_addr_12' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.73ns)   --->   "%add_ln703_30 = add i11 %zext_ln703, i11 1300"   --->   Operation 98 'add' 'add_ln703_30' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln703_18 = zext i11 %add_ln703_30"   --->   Operation 99 'zext' 'zext_ln703_18' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_13 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_18"   --->   Operation 100 'getelementptr' 'node_embedding_V_addr_13' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (1.24ns)   --->   "%node_embedding_V_load_10 = load i15 %node_embedding_V_addr_10"   --->   Operation 101 'load' 'node_embedding_V_load_10' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 102 [1/2] (1.24ns)   --->   "%node_embedding_V_load_11 = load i15 %node_embedding_V_addr_11"   --->   Operation 102 'load' 'node_embedding_V_load_11' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 103 [2/2] (1.24ns)   --->   "%node_embedding_V_load_12 = load i15 %node_embedding_V_addr_12"   --->   Operation 103 'load' 'node_embedding_V_load_12' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 104 [2/2] (1.24ns)   --->   "%node_embedding_V_load_13 = load i15 %node_embedding_V_addr_13"   --->   Operation 104 'load' 'node_embedding_V_load_13' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_8 : Operation 105 [1/1] (0.88ns)   --->   "%add_ln703_8 = add i32 %node_embedding_V_load_9, i32 %node_embedding_V_load_10"   --->   Operation 105 'add' 'add_ln703_8' <Predicate = (!icmp_ln391)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.98>
ST_9 : Operation 106 [1/1] (0.73ns)   --->   "%add_ln703_31 = add i11 %zext_ln703, i11 1400"   --->   Operation 106 'add' 'add_ln703_31' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln703_19 = zext i11 %add_ln703_31"   --->   Operation 107 'zext' 'zext_ln703_19' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_14 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_19"   --->   Operation 108 'getelementptr' 'node_embedding_V_addr_14' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.73ns)   --->   "%add_ln703_32 = add i11 %zext_ln703, i11 1500"   --->   Operation 109 'add' 'add_ln703_32' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln703_20 = zext i11 %add_ln703_32"   --->   Operation 110 'zext' 'zext_ln703_20' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_15 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_20"   --->   Operation 111 'getelementptr' 'node_embedding_V_addr_15' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_9 : Operation 112 [1/2] (1.24ns)   --->   "%node_embedding_V_load_12 = load i15 %node_embedding_V_addr_12"   --->   Operation 112 'load' 'node_embedding_V_load_12' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_9 : Operation 113 [1/2] (1.24ns)   --->   "%node_embedding_V_load_13 = load i15 %node_embedding_V_addr_13"   --->   Operation 113 'load' 'node_embedding_V_load_13' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_9 : Operation 114 [2/2] (1.24ns)   --->   "%node_embedding_V_load_14 = load i15 %node_embedding_V_addr_14"   --->   Operation 114 'load' 'node_embedding_V_load_14' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_9 : Operation 115 [2/2] (1.24ns)   --->   "%node_embedding_V_load_15 = load i15 %node_embedding_V_addr_15"   --->   Operation 115 'load' 'node_embedding_V_load_15' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_9 = add i32 %node_embedding_V_load_12, i32 %node_embedding_V_load_13"   --->   Operation 116 'add' 'add_ln703_9' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 117 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_10 = add i32 %add_ln703_9, i32 %node_embedding_V_load_11"   --->   Operation 117 'add' 'add_ln703_10' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 10 <SV = 9> <Delay = 1.97>
ST_10 : Operation 118 [1/1] (0.72ns)   --->   "%add_ln703_33 = add i10 %zext_ln703_4, i10 576"   --->   Operation 118 'add' 'add_ln703_33' <Predicate = (!icmp_ln391)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i10 %add_ln703_33"   --->   Operation 119 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln703_21 = zext i11 %sext_ln703_3"   --->   Operation 120 'zext' 'zext_ln703_21' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_16 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_21"   --->   Operation 121 'getelementptr' 'node_embedding_V_addr_16' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.72ns)   --->   "%add_ln703_34 = add i10 %zext_ln703_4, i10 676"   --->   Operation 122 'add' 'add_ln703_34' <Predicate = (!icmp_ln391)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %add_ln703_34"   --->   Operation 123 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln703_22 = zext i11 %sext_ln703_4"   --->   Operation 124 'zext' 'zext_ln703_22' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_17 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_22"   --->   Operation 125 'getelementptr' 'node_embedding_V_addr_17' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (1.24ns)   --->   "%node_embedding_V_load_14 = load i15 %node_embedding_V_addr_14"   --->   Operation 126 'load' 'node_embedding_V_load_14' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_10 : Operation 127 [1/2] (1.24ns)   --->   "%node_embedding_V_load_15 = load i15 %node_embedding_V_addr_15"   --->   Operation 127 'load' 'node_embedding_V_load_15' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_10 : Operation 128 [2/2] (1.24ns)   --->   "%node_embedding_V_load_16 = load i15 %node_embedding_V_addr_16"   --->   Operation 128 'load' 'node_embedding_V_load_16' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_10 : Operation 129 [2/2] (1.24ns)   --->   "%node_embedding_V_load_17 = load i15 %node_embedding_V_addr_17"   --->   Operation 129 'load' 'node_embedding_V_load_17' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 11 <SV = 10> <Delay = 1.96>
ST_11 : Operation 130 [1/1] (0.71ns)   --->   "%add_ln703_35 = add i9 %zext_ln703_3, i9 264"   --->   Operation 130 'add' 'add_ln703_35' <Predicate = (!icmp_ln391)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i9 %add_ln703_35"   --->   Operation 131 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln703_23 = zext i11 %sext_ln703_5"   --->   Operation 132 'zext' 'zext_ln703_23' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_18 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_23"   --->   Operation 133 'getelementptr' 'node_embedding_V_addr_18' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_11 : Operation 134 [1/2] (1.24ns)   --->   "%node_embedding_V_load_16 = load i15 %node_embedding_V_addr_16"   --->   Operation 134 'load' 'node_embedding_V_load_16' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_11 : Operation 135 [1/2] (1.24ns)   --->   "%node_embedding_V_load_17 = load i15 %node_embedding_V_addr_17"   --->   Operation 135 'load' 'node_embedding_V_load_17' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_11 : Operation 136 [2/2] (1.24ns)   --->   "%node_embedding_V_load_18 = load i15 %node_embedding_V_addr_18"   --->   Operation 136 'load' 'node_embedding_V_load_18' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>

State 12 <SV = 11> <Delay = 4.17>
ST_12 : Operation 137 [1/2] (1.24ns)   --->   "%node_embedding_V_load_18 = load i15 %node_embedding_V_addr_18"   --->   Operation 137 'load' 'node_embedding_V_load_18' <Predicate = (!icmp_ln391)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_7 = add i32 %add_ln703_6, i32 %add_ln703_2"   --->   Operation 138 'add' 'add_ln703_7' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_11 = add i32 %add_ln703_10, i32 %add_ln703_8"   --->   Operation 139 'add' 'add_ln703_11' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_12 = add i32 %node_embedding_V_load_14, i32 %node_embedding_V_load_15"   --->   Operation 140 'add' 'add_ln703_12' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_13 = add i32 %node_embedding_V_load_17, i32 %node_embedding_V_load_18"   --->   Operation 141 'add' 'add_ln703_13' <Predicate = (!icmp_ln391)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 142 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_14 = add i32 %add_ln703_13, i32 %node_embedding_V_load_16"   --->   Operation 142 'add' 'add_ln703_14' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 143 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_15 = add i32 %add_ln703_14, i32 %add_ln703_12"   --->   Operation 143 'add' 'add_ln703_15' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 144 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_16 = add i32 %add_ln703_15, i32 %add_ln703_11"   --->   Operation 144 'add' 'add_ln703_16' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 145 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln703_17 = add i32 %add_ln703_16, i32 %add_ln703_7"   --->   Operation 145 'add' 'add_ln703_17' <Predicate = (!icmp_ln391)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln703_17, i32 31"   --->   Operation 146 'bitselect' 'tmp_2' <Predicate = (!icmp_ln391)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln391 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [GIN_compute.cpp:391]   --->   Operation 147 'specloopname' 'specloopname_ln391' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i32 %add_ln703_17"   --->   Operation 148 'sext' 'sext_ln1148' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (3.12ns)   --->   "%mul_ln1148 = mul i65 %sext_ln1148, i65 7233629131"   --->   Operation 149 'mul' 'mul_ln1148' <Predicate = (!icmp_ln391)> <Delay = 3.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (1.15ns)   --->   "%sub_ln1148 = sub i65 0, i65 %mul_ln1148"   --->   Operation 150 'sub' 'sub_ln1148' <Predicate = (!icmp_ln391 & tmp_2)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_1)   --->   "%tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln1148, i32 37, i32 64"   --->   Operation 151 'partselect' 'tmp_3' <Predicate = (!icmp_ln391 & tmp_2)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_1)   --->   "%sext_ln1148_1 = sext i28 %tmp_3"   --->   Operation 152 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln391 & tmp_2)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln1148, i32 37, i32 64"   --->   Operation 153 'partselect' 'tmp' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i28 %tmp"   --->   Operation 154 'sext' 'sext_ln1148_2' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_1)   --->   "%select_ln1148 = select i1 %tmp_2, i32 %sext_ln1148_1, i32 %sext_ln1148_2"   --->   Operation 155 'select' 'select_ln1148' <Predicate = (!icmp_ln391 & tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln1148_1 = sub i32 0, i32 %select_ln1148"   --->   Operation 156 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln391 & tmp_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.27ns)   --->   "%select_ln1148_1 = select i1 %tmp_2, i32 %sub_ln1148_1, i32 %sext_ln1148_2"   --->   Operation 157 'select' 'select_ln1148_1' <Predicate = (!icmp_ln391)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%graph_embedding_V_addr = getelementptr i32 %graph_embedding_V, i64 0, i64 %dim_cast" [GIN_compute.cpp:396]   --->   Operation 158 'getelementptr' 'graph_embedding_V_addr' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (1.19ns)   --->   "%store_ln396 = store i32 %select_ln1148_1, i7 %graph_embedding_V_addr" [GIN_compute.cpp:396]   --->   Operation 159 'store' 'store_ln396' <Predicate = (!icmp_ln391)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln391)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln406 = ret" [GIN_compute.cpp:406]   --->   Operation 161 'ret' 'ret_ln406' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dim', GIN_compute.cpp:391) with incoming values : ('add_ln391', GIN_compute.cpp:391) [9]  (0.387 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('dim', GIN_compute.cpp:391) with incoming values : ('add_ln391', GIN_compute.cpp:391) [9]  (0 ns)
	'add' operation ('add_ln703_18') [22]  (0.705 ns)
	'getelementptr' operation ('node_embedding_V_addr_1') [24]  (0 ns)
	'load' operation ('node_embedding_V_load_1') on array 'node_embedding_V' [84]  (1.25 ns)

 <State 3>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln703_19') [25]  (0.715 ns)
	'getelementptr' operation ('node_embedding_V_addr_2') [27]  (0 ns)
	'load' operation ('node_embedding_V_load_2') on array 'node_embedding_V' [85]  (1.25 ns)

 <State 4>: 2.86ns
The critical path consists of the following:
	'load' operation ('node_embedding_V_load_2') on array 'node_embedding_V' [85]  (1.25 ns)
	'add' operation ('add_ln703_1') [103]  (0.88 ns)
	'add' operation ('add_ln703_2') [104]  (0.731 ns)

 <State 5>: 1.97ns
The critical path consists of the following:
	'add' operation ('add_ln703_23') [38]  (0.725 ns)
	'getelementptr' operation ('node_embedding_V_addr_6') [40]  (0 ns)
	'load' operation ('node_embedding_V_load_6') on array 'node_embedding_V' [89]  (1.25 ns)

 <State 6>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln703_25') [44]  (0.715 ns)
	'getelementptr' operation ('node_embedding_V_addr_8') [47]  (0 ns)
	'load' operation ('node_embedding_V_load_8') on array 'node_embedding_V' [91]  (1.25 ns)

 <State 7>: 2.71ns
The critical path consists of the following:
	'load' operation ('node_embedding_V_load_8') on array 'node_embedding_V' [91]  (1.25 ns)
	'add' operation ('add_ln703_4') [106]  (0 ns)
	'add' operation ('add_ln703_5') [107]  (0.731 ns)
	'add' operation ('add_ln703_6') [108]  (0.731 ns)

 <State 8>: 2.13ns
The critical path consists of the following:
	'load' operation ('node_embedding_V_load_10') on array 'node_embedding_V' [93]  (1.25 ns)
	'add' operation ('add_ln703_8') [110]  (0.88 ns)

 <State 9>: 1.98ns
The critical path consists of the following:
	'add' operation ('add_ln703_31') [64]  (0.735 ns)
	'getelementptr' operation ('node_embedding_V_addr_14') [66]  (0 ns)
	'load' operation ('node_embedding_V_load_14') on array 'node_embedding_V' [97]  (1.25 ns)

 <State 10>: 1.97ns
The critical path consists of the following:
	'add' operation ('add_ln703_33') [70]  (0.725 ns)
	'getelementptr' operation ('node_embedding_V_addr_16') [73]  (0 ns)
	'load' operation ('node_embedding_V_load_16') on array 'node_embedding_V' [99]  (1.25 ns)

 <State 11>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln703_35') [78]  (0.715 ns)
	'getelementptr' operation ('node_embedding_V_addr_18') [81]  (0 ns)
	'load' operation ('node_embedding_V_load_18') on array 'node_embedding_V' [101]  (1.25 ns)

 <State 12>: 4.17ns
The critical path consists of the following:
	'load' operation ('node_embedding_V_load_18') on array 'node_embedding_V' [101]  (1.25 ns)
	'add' operation ('add_ln703_13') [115]  (0 ns)
	'add' operation ('add_ln703_14') [116]  (0.731 ns)
	'add' operation ('add_ln703_15') [117]  (0.731 ns)
	'add' operation ('add_ln703_16') [118]  (0.731 ns)
	'add' operation ('add_ln703_17') [119]  (0.731 ns)

 <State 13>: 6.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148') [121]  (3.12 ns)
	'sub' operation ('sub_ln1148') [122]  (1.15 ns)
	'select' operation ('select_ln1148') [128]  (0 ns)
	'sub' operation ('sub_ln1148_1') [129]  (0.856 ns)
	'select' operation ('select_ln1148_1') [130]  (0.276 ns)
	'store' operation ('store_ln396', GIN_compute.cpp:396) of variable 'select_ln1148_1' on array 'graph_embedding_V' [132]  (1.2 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
