From 256db929e83446c5a1e54a03ecddc62fd8613803 Mon Sep 17 00:00:00 2001
From: Liang Chen <cl@rock-chips.com>
Date: Thu, 10 Sep 2020 15:17:18 +0800
Subject: [PATCH] ARM: dts: rk3128: optimize opp table

optimize opp table for the chips with different leakage.

Change-Id: Id7a64148aa537b4cbbec07962044c37c582f59df
Signed-off-by: Liang Chen <cl@rock-chips.com>
---
 arch/arm/boot/dts/rk3128.dtsi | 68 +++++++++++++++++++++++++++++++++++
 1 file changed, 68 insertions(+)

diff --git a/arch/arm/boot/dts/rk3128.dtsi b/arch/arm/boot/dts/rk3128.dtsi
index 4579d595720f..93d421a80f6b 100644
--- a/arch/arm/boot/dts/rk3128.dtsi
+++ b/arch/arm/boot/dts/rk3128.dtsi
@@ -93,6 +93,74 @@
 	clocks = <&cru PCLK_ACODEC>, <&cru SCLK_I2S0>;
 };
 
+&cpu0_opp_table {
+	rockchip,leakage-scaling-sel = <
+		1   254   0
+	>;
+	rockchip,leakage-voltage-sel = <
+		1   14   0
+		15  35   1
+		36  254  2
+	>;
+
+	opp-216000000 {
+		opp-hz = /bits/ 64 <216000000>;
+		opp-microvolt = <950000 950000 1425000>;
+		opp-microvolt-L0 = <950000 950000 1425000>;
+		opp-microvolt-L1 = <950000 950000 1425000>;
+		opp-microvolt-L2 = <950000 950000 1425000>;
+		clock-latency-ns = <40000>;
+	};
+	opp-408000000 {
+		opp-hz = /bits/ 64 <408000000>;
+		opp-microvolt = <950000 950000 1425000>;
+		opp-microvolt-L0 = <950000 950000 1425000>;
+		opp-microvolt-L1 = <950000 950000 1425000>;
+		opp-microvolt-L2 = <950000 950000 1425000>;
+		clock-latency-ns = <40000>;
+	};
+	opp-600000000 {
+		opp-hz = /bits/ 64 <600000000>;
+		opp-microvolt-L0 = <950000 950000 1425000>;
+		opp-microvolt-L1 = <950000 950000 1425000>;
+		opp-microvolt-L2 = <950000 950000 1425000>;
+		clock-latency-ns = <40000>;
+	};
+	opp-696000000 {
+		opp-hz = /bits/ 64 <696000000>;
+		opp-microvolt = <1150000 1150000 1425000>;
+		opp-microvolt-L0 = <975000 975000 1425000>;
+		opp-microvolt-L1 = <975000 975000 1425000>;
+		opp-microvolt-L2 = <975000 975000 1425000>;
+		clock-latency-ns = <40000>;
+	};
+	opp-816000000 {
+		opp-hz = /bits/ 64 <816000000>;
+		opp-microvolt = <1075000 1075000 1425000>;
+		opp-microvolt-L0 = <1075000 1075000 1425000>;
+		opp-microvolt-L1 = <1050000 1050000 1425000>;
+		opp-microvolt-L2 = <1000000 1000000 1425000>;
+		clock-latency-ns = <40000>;
+		opp-suspend;
+	};
+	opp-1008000000 {
+		opp-hz = /bits/ 64 <1008000000>;
+		opp-microvolt = <1200000 1200000 1425000>;
+		opp-microvolt-L0 = <1200000 1200000 1425000>;
+		opp-microvolt-L1 = <1175000 1175000 1425000>;
+		opp-microvolt-L2 = <1125000 1125000 1425000>;
+		clock-latency-ns = <40000>;
+	};
+	opp-1200000000 {
+		opp-hz = /bits/ 64 <1200000000>;
+		opp-microvolt = <1325000 1325000 1425000>;
+		opp-microvolt-L0 = <1325000 1325000 1425000>;
+		opp-microvolt-L1 = <1300000 1300000 1425000>;
+		opp-microvolt-L2 = <1250000 1250000 1425000>;
+		clock-latency-ns = <40000>;
+	};
+};
+
 &pd_vio {
 	pm_qos = <&qos_rga>,
 		 <&qos_ebc>,
-- 
2.35.3

