
---------- Begin Simulation Statistics ----------
final_tick                               2541875716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   223712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.76                       # Real time elapsed on the host
host_tick_rate                              632518133                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196772                       # Number of instructions simulated
sim_ops                                       4196772                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011866                       # Number of seconds simulated
sim_ticks                                 11865871500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.376604                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391179                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862072                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2394                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81522                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806439                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279163                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226129                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980674                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64997                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26797                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196772                       # Number of instructions committed
system.cpu.committedOps                       4196772                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.651562                       # CPI: cycles per instruction
system.cpu.discardedOps                        191472                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606998                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452033                       # DTB hits
system.cpu.dtb.data_misses                       7544                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405264                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849326                       # DTB read hits
system.cpu.dtb.read_misses                       6689                       # DTB read misses
system.cpu.dtb.write_accesses                  201734                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602707                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18054                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3390101                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033428                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662790                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16729638                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176942                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978874                       # ITB accesses
system.cpu.itb.fetch_acv                          697                       # ITB acv
system.cpu.itb.fetch_hits                      971980                       # ITB hits
system.cpu.itb.fetch_misses                      6894                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4224     69.39%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.09% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.14% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6087                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14430                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2436     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2684     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5137                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2423     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2423     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4863                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10948306000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8881500      0.07%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17588000      0.15%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               895432500      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11870208000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902757                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7999277500     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3870930500     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23718319                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85428      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541882     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839513     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592744     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104875      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196772                       # Class of committed instruction
system.cpu.quiesceCycles                        13424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6988681                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22787453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22787453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22787453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22787453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116858.733333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116858.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116858.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116858.733333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13024487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13024487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13024487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13024487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66792.241026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66792.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66792.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66792.241026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22437956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22437956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116864.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116864.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12824990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12824990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66796.822917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66796.822917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.259650                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539457227000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.259650                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203728                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203728                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128093                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86535                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34165                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29000                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29000                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87125                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40863                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11110208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11110208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17811697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157403                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002814                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156960     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157403                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820739537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375801000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461939750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10042816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469579331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376782102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846361432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469579331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469579331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187951471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187951471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187951471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469579331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376782102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034312903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181866750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121166                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2232                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010970500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759383000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13719.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32469.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103898                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80055                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.392522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.095239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.198592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34521     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24370     29.89%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9885     12.13%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4582      5.62%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2408      2.95%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1428      1.75%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          941      1.15%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          581      0.71%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.012971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.405831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.718562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1311     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5539     75.63%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           280      3.82%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.31%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.44%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6561     89.58%     89.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.31%     90.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              438      5.98%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.31%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.76%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9381248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7610240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10042816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11865866500                       # Total gap between requests
system.mem_ctrls.avgGap                      42669.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4942336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7610240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416516898.906245529652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374090685.205886483192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641355335.762737751007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513268250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246114750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291479594000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28867.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32153.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2405621.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313895820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166809225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559183380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308517660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5198356110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        178932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7661790915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.699805                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    413101000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11056790500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268292640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142574355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487412100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312192540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5124612360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241032000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7512212715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.094056                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    573114750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10896776750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11858671500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665745                       # number of overall hits
system.cpu.icache.overall_hits::total         1665745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87126                       # number of overall misses
system.cpu.icache.overall_misses::total         87126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5363271000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5363271000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5363271000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5363271000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1752871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1752871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752871                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049705                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61557.640658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61557.640658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61557.640658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61557.640658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86535                       # number of writebacks
system.cpu.icache.writebacks::total             86535                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5276146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5276146000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276146000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049705                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049705                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60557.652136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60557.652136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60557.652136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60557.652136                       # average overall mshr miss latency
system.cpu.icache.replacements                  86535                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5363271000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5363271000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1752871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61557.640658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61557.640658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5276146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60557.652136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60557.652136                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.818425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687659                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.485054                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.818425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3592867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3592867                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313118                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313118                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105636                       # number of overall misses
system.cpu.dcache.overall_misses::total        105636                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774794500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774794500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774794500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774794500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418754                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418754                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074457                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64133.387292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64133.387292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64133.387292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64133.387292                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393768000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393768000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048617                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048617                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63699.953607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63699.953607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63699.953607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63699.953607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3301396500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3301396500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67158.885634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67158.885634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39962                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673184500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673184500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66893.161003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66893.161003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473398000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473398000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61500.017706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61500.017706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720583500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720583500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59301.837044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59301.837044                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63766500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63766500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70851.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70851.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69851.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69851.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541875716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.483668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374716                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.971758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.483668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951971                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951971                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935710284500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 338282                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   338282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1511.11                       # Real time elapsed on the host
host_tick_rate                              259127455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511180192                       # Number of instructions simulated
sim_ops                                     511180192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391569                       # Number of seconds simulated
sim_ticks                                391569084000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.231580                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20604602                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37305835                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5664                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            635889                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35450330                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             169166                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          982789                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           813623                       # Number of indirect misses.
system.cpu.branchPred.lookups                44124838                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  810078                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        61373                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506242089                       # Number of instructions committed
system.cpu.committedOps                     506242089                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545879                       # CPI: cycles per instruction
system.cpu.discardedOps                       1607758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106467714                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109370090                       # DTB hits
system.cpu.dtb.data_misses                       7364                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90955251                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92558637                       # DTB read hits
system.cpu.dtb.read_misses                       5028                       # DTB read misses
system.cpu.dtb.write_accesses                15512463                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16811453                       # DTB write hits
system.cpu.dtb.write_misses                      2336                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173641730                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221916080                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94078772                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17279436                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110478910                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.646881                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84002999                       # ITB accesses
system.cpu.itb.fetch_acv                          484                       # ITB acv
system.cpu.itb.fetch_hits                    82767146                       # ITB hits
system.cpu.itb.fetch_misses                   1235853                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21245     57.32%     58.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1494      4.03%     62.28% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.28% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.15% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44459                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8190     34.19%     34.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     401      1.67%     36.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15228     63.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23956                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8173     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      401      2.38%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8173     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16884                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380081999000     97.07%     97.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               249334000      0.06%     97.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               373731500      0.10%     97.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10866189500      2.78%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391571254000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997924                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536709                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704792                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1997                      
system.cpu.kern.mode_good::user                  1995                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2504                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1995                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797524                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886964                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32260398000      8.24%      8.24% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359232971000     91.74%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77885000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        782589109                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154081      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220601012     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712725      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904494     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742817      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191845      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506242089                       # Class of committed instruction
system.cpu.quiesceCycles                       549059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       672110199                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1092130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2183924                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8445843856                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8445843856                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8445843856                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8445843856                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118022.999343                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118022.999343                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118022.999343                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118022.999343                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           513                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    46.636364                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4863729574                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4863729574                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4863729574                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4863729574                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67966.204693                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67966.204693                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67966.204693                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67966.204693                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23316378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23316378                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116001.880597                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116001.880597                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13266378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13266378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66001.880597                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66001.880597                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8422527478                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8422527478                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118028.692237                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118028.692237                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4850463196                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4850463196                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67971.737612                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67971.737612                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             807518                       # Transaction distribution
system.membus.trans_dist::WriteReq               2854                       # Transaction distribution
system.membus.trans_dist::WriteResp              2854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311314                       # Transaction distribution
system.membus.trans_dist::WritebackClean       577730                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202751                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214987                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         577731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227719                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1733191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1733191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1327565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1337413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3213726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73949440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73949440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43677312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43688936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122205416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1096773                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016783                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1096464     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     309      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1096773                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9127500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5866171587                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1128378                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2376237500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3056375999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36974720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28320256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65294976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36974720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36974720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19924096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19924096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          577730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1020234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311314                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311314                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94427067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72325056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166752123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94427067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94427067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50882710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50882710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50882710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94427067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72325056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217634832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    886161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    532333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001309742500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53965                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2801895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             834510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1020234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     888988                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1020234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   888988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50234                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2827                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11834943500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4850000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30022443500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12200.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30950.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       279                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680728                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1020234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               888988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  925629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       456324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.329976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.336140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.038423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160427     35.16%     35.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       149168     32.69%     67.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49031     10.74%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25479      5.58%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15126      3.31%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8500      1.86%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6817      1.49%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4659      1.02%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37117      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       456324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.974724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.176919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.547254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49973     92.60%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3364      6.23%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           449      0.83%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           66      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           63      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53965                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.396580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.938337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43341     80.31%     80.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1374      2.55%     82.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7612     14.11%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              911      1.69%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              478      0.89%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              127      0.24%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62080000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3214976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56714304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65294976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56895232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391569084000                       # Total gap between requests
system.mem_ctrls.avgGap                     205093.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34069312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28010688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56714304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87007155.038828343153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71534472.828809946775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144838564.425581663847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       577730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       888988                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16425553000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13596890500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9427882376500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28431.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30727.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10605185.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1680920220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            893407515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3470025720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2255817780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30910245600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102922680420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63693388320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205826485575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.645394                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164489646000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13075400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214010785500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1577690100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            838531815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3456474000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2370438540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30910245600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     108062137290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59365454400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206580971745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.572222                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153211776250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13075400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225288732000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74214                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74214                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1653500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6992000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372697856                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5653000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1512000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393541768000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85264401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85264401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85264401                       # number of overall hits
system.cpu.icache.overall_hits::total        85264401                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       577731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         577731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       577731                       # number of overall misses
system.cpu.icache.overall_misses::total        577731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35664315000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35664315000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35664315000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35664315000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85842132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85842132                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85842132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85842132                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006730                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006730                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006730                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006730                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61731.696932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61731.696932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61731.696932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61731.696932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       577730                       # number of writebacks
system.cpu.icache.writebacks::total            577730                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       577731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       577731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       577731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       577731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35086584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35086584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35086584000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35086584000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006730                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006730                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006730                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006730                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60731.696932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60731.696932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60731.696932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60731.696932                       # average overall mshr miss latency
system.cpu.icache.replacements                 577730                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85264401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85264401                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       577731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        577731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35664315000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35664315000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85842132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85842132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61731.696932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61731.696932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       577731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       577731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35086584000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35086584000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006730                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006730                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60731.696932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60731.696932                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85868506                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            577730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.630859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172261995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172261995                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108323171                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108323171                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108323171                       # number of overall hits
system.cpu.dcache.overall_hits::total       108323171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643303                       # number of overall misses
system.cpu.dcache.overall_misses::total        643303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39337018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39337018000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39337018000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39337018000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108966474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108966474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108966474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108966474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005904                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005904                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005904                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61148.507002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61148.507002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61148.507002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61148.507002                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239954                       # number of writebacks
system.cpu.dcache.writebacks::total            239954                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202664                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202664                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27420658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27420658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27420658000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27420658000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373158500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373158500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62229.303353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62229.303353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62229.303353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62229.303353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75799.004672                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75799.004672                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91987732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91987732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16200475500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16200475500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92239119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92239119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64444.364665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64444.364665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14501602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14501602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373158500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373158500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64280.152926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64280.152926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180356.935718                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180356.935718                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23136542500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23136542500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59034.442329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59034.442329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176877                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176877                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12919055500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12919055500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60077.732411                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60077.732411                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49558                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49558                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1920                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1920                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146030000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146030000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037297                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037297                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76057.291667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76057.291667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1919                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1919                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144035500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144035500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75057.582074                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75057.582074                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393834568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103285269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.410927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218580416                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218580416                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947696060500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15513770                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 15513719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.57                       # Real time elapsed on the host
host_tick_rate                              357039297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520793773                       # Number of instructions simulated
sim_ops                                     520793773                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011986                       # Number of seconds simulated
sim_ticks                                 11985776000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.547494                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  844882                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1048924                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                499                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26673                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1025337                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20446                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          140249                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           119803                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1095544                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26727                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8248                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613581                       # Number of instructions committed
system.cpu.committedOps                       9613581                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.493509                       # CPI: cycles per instruction
system.cpu.discardedOps                         64684                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627543                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1969755                       # DTB hits
system.cpu.dtb.data_misses                       1785                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841376                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1018058                       # DTB read hits
system.cpu.dtb.read_misses                       1221                       # DTB read misses
system.cpu.dtb.write_accesses                  786167                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951697                       # DTB write hits
system.cpu.dtb.write_misses                       564                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2997572                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4860426                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1077793                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           970953                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8197530                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401041                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2464438                       # ITB accesses
system.cpu.itb.fetch_acv                          121                       # ITB acv
system.cpu.itb.fetch_hits                     2462966                       # ITB hits
system.cpu.itb.fetch_misses                      1472                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.25%      3.25% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3190     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      30      0.83%     92.12% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.17%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3630                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5600                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1600     46.62%     46.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1814     52.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3432                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1598     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1598     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3214                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11421074000     95.31%     95.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9318000      0.08%     95.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                14530000      0.12%     95.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               538649000      4.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11983571000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998750                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.880926                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.936480                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.622807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767568                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2639627500     22.03%     22.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9343943500     77.97%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23971552                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33257      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584274     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265218      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941360      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33957      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613581                       # Class of committed instruction
system.cpu.tickCycles                        15774022                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32306                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57012                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21296                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9081                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55257                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55257                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21306                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10837                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2726080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2726080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7878720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7879144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10605224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87657                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000947                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030757                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87574     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87657                       # Request fanout histogram
system.membus.reqLayer0.occupancy              410000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           515260000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350146500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112941000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1363136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4229952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5593088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1363136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1363136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3648768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3648768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57012                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57012                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113729474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         352914321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466643795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113729474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113729474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304424845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304424845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304424845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113729474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        352914321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            771068640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000474193750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87393                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78258                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2588                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   376                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    816400250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2406475250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9626.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.94                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28376.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87393                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.764904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.135589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.070293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9196     31.60%     31.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7151     24.57%     56.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3193     10.97%     67.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1608      5.53%     72.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          829      2.85%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1158      3.98%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          441      1.52%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          422      1.45%     82.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5105     17.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.666960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.032780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.471524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              14      0.31%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            391      8.61%      8.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3866     85.10%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           164      3.61%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            37      0.81%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            30      0.66%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      0.26%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.18%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.11%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.143517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.112891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1978     43.54%     43.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.62%     44.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2462     54.19%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      1.30%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.31%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5427456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  165632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4984000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5593152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5008512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11985779000                       # Total gap between requests
system.mem_ctrls.avgGap                      72355.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1204096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4223360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4984000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100460412.408841952682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352364335.859438717365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415826226.019908905029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    614699000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1791776250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288894158750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28859.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27109.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3691560.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115096800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61186785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321107220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208251900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     946545600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4546396950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        773993280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6972578535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.737764                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1952443250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9632932750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92641500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49262895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284393340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198260820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     946545600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4525031640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        791985120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6888120915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.691277                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2000302750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9585073250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              326000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11985776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2762471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2762471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2762471                       # number of overall hits
system.cpu.icache.overall_hits::total         2762471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21305                       # number of overall misses
system.cpu.icache.overall_misses::total         21305                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1311832000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1311832000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1311832000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1311832000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2783776                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2783776                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2783776                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2783776                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007653                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007653                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007653                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007653                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61573.902840                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61573.902840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61573.902840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61573.902840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21296                       # number of writebacks
system.cpu.icache.writebacks::total             21296                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21305                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21305                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21305                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21305                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1290527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1290527000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1290527000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1290527000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007653                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60573.902840                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60573.902840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60573.902840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60573.902840                       # average overall mshr miss latency
system.cpu.icache.replacements                  21296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2762471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2762471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21305                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1311832000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1311832000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2783776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2783776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61573.902840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61573.902840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1290527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1290527000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60573.902840                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60573.902840                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2790210                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            127.891552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5588857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5588857                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1832851                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1832851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1832851                       # number of overall hits
system.cpu.dcache.overall_hits::total         1832851                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122551                       # number of overall misses
system.cpu.dcache.overall_misses::total        122551                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7063915000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7063915000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7063915000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7063915000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955402                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955402                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955402                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955402                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062673                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57640.614928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57640.614928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57640.614928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57640.614928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57012                       # number of writebacks
system.cpu.dcache.writebacks::total             57012                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56784                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56784                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56784                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56784                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3864737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3864737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3864737000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3864737000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033633                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58764.076208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58764.076208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58764.076208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58764.076208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140144.531250                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140144.531250                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66093                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       996750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    848509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    848509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66685.712040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66685.712040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    701155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    701155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66719.478542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66719.478542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6215406000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6215406000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56592.695785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56592.695785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3163582000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3163582000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57251.112961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57251.112961                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          328                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          328                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23393500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23393500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71321.646341                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71321.646341                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70321.646341                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70321.646341                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4769                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4769                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4769                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4769                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11985776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7520913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67117                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.056752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          871                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3996075                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3996075                       # Number of data accesses

---------- End Simulation Statistics   ----------
