// Seed: 1875057481
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  tri0 id_3, id_4;
  tri0 id_5;
  parameter id_6 = id_3;
  supply1 id_7, id_8;
  assign id_5 = (id_3);
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    output uwire id_4,
    id_15,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10,
    id_16,
    input wor id_11,
    output supply0 id_12,
    output supply1 id_13
);
  assign id_13 = id_7;
  wire id_17, id_18, id_19;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_0 = 0;
  id_20 :
  assert property (@(*) id_16);
endmodule
