--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4177 paths analyzed, 337 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.706ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_21/A (SLICE_X8Y37.DX), 81 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.533ns (Levels of Logic = 7)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.145   clkr
    SLICE_X13Y22.B       Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.575   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.203   manr_r_OBUF
                                                       XLXI_326
    SLICE_X10Y29.A6      net (fanout=9)        1.214   can_read_OBUF
    SLICE_X10Y29.A       Tilo                  0.205   r1_r
                                                       XLXI_526
    SLICE_X12Y18.C3      net (fanout=4)        1.394   r2_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.585   ram_o<5>
                                                       XLXI_9/XLXI_21/A
    -------------------------------------------------  ---------------------------
    Total                                     11.533ns (2.624ns logic, 8.909ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.079ns (Levels of Logic = 6)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X12Y29.A3      net (fanout=12)       0.952   clkr
    SLICE_X12Y29.A       Tilo                  0.203   cc_r2_r
                                                       cpu_ctl/XLXI_140
    SLICE_X10Y29.A2      net (fanout=1)        0.787   cc_r2_r
    SLICE_X10Y29.A       Tilo                  0.205   r1_r
                                                       XLXI_526
    SLICE_X12Y18.C3      net (fanout=4)        1.394   r2_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.585   ram_o<5>
                                                       XLXI_9/XLXI_21/A
    -------------------------------------------------  ---------------------------
    Total                                     11.079ns (2.365ns logic, 8.714ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.665ns (Levels of Logic = 7)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.145   clkr
    SLICE_X13Y22.B       Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.575   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.203   manr_r_OBUF
                                                       XLXI_326
    SLICE_X13Y13.D3      net (fanout=9)        0.855   can_read_OBUF
    SLICE_X13Y13.D       Tilo                  0.259   r3_r
                                                       XLXI_530
    SLICE_X12Y18.C2      net (fanout=4)        0.831   r3_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.585   ram_o<5>
                                                       XLXI_9/XLXI_21/A
    -------------------------------------------------  ---------------------------
    Total                                     10.665ns (2.678ns logic, 7.987ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_21/B (SLICE_X8Y37.DX), 81 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.256ns (Levels of Logic = 7)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.145   clkr
    SLICE_X13Y22.B       Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.575   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.203   manr_r_OBUF
                                                       XLXI_326
    SLICE_X10Y29.A6      net (fanout=9)        1.214   can_read_OBUF
    SLICE_X10Y29.A       Tilo                  0.205   r1_r
                                                       XLXI_526
    SLICE_X12Y18.C3      net (fanout=4)        1.394   r2_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.308   ram_o<5>
                                                       XLXI_9/XLXI_21/B
    -------------------------------------------------  ---------------------------
    Total                                     11.256ns (2.347ns logic, 8.909ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.802ns (Levels of Logic = 6)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X12Y29.A3      net (fanout=12)       0.952   clkr
    SLICE_X12Y29.A       Tilo                  0.203   cc_r2_r
                                                       cpu_ctl/XLXI_140
    SLICE_X10Y29.A2      net (fanout=1)        0.787   cc_r2_r
    SLICE_X10Y29.A       Tilo                  0.205   r1_r
                                                       XLXI_526
    SLICE_X12Y18.C3      net (fanout=4)        1.394   r2_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.308   ram_o<5>
                                                       XLXI_9/XLXI_21/B
    -------------------------------------------------  ---------------------------
    Total                                     10.802ns (2.088ns logic, 8.714ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.388ns (Levels of Logic = 7)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.145   clkr
    SLICE_X13Y22.B       Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.575   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.203   manr_r_OBUF
                                                       XLXI_326
    SLICE_X13Y13.D3      net (fanout=9)        0.855   can_read_OBUF
    SLICE_X13Y13.D       Tilo                  0.259   r3_r
                                                       XLXI_530
    SLICE_X12Y18.C2      net (fanout=4)        0.831   r3_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.308   ram_o<5>
                                                       XLXI_9/XLXI_21/B
    -------------------------------------------------  ---------------------------
    Total                                     10.388ns (2.401ns logic, 7.987ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_21/C (SLICE_X8Y37.DX), 81 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/C (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.219ns (Levels of Logic = 7)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.145   clkr
    SLICE_X13Y22.B       Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.575   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.203   manr_r_OBUF
                                                       XLXI_326
    SLICE_X10Y29.A6      net (fanout=9)        1.214   can_read_OBUF
    SLICE_X10Y29.A       Tilo                  0.205   r1_r
                                                       XLXI_526
    SLICE_X12Y18.C3      net (fanout=4)        1.394   r2_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.271   ram_o<5>
                                                       XLXI_9/XLXI_21/C
    -------------------------------------------------  ---------------------------
    Total                                     11.219ns (2.310ns logic, 8.909ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/C (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.765ns (Levels of Logic = 6)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X12Y29.A3      net (fanout=12)       0.952   clkr
    SLICE_X12Y29.A       Tilo                  0.203   cc_r2_r
                                                       cpu_ctl/XLXI_140
    SLICE_X10Y29.A2      net (fanout=1)        0.787   cc_r2_r
    SLICE_X10Y29.A       Tilo                  0.205   r1_r
                                                       XLXI_526
    SLICE_X12Y18.C3      net (fanout=4)        1.394   r2_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.271   ram_o<5>
                                                       XLXI_9/XLXI_21/C
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (2.051ns logic, 8.714ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_21/C (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.351ns (Levels of Logic = 7)
  Clock Path Skew:      2.215ns (4.360 - 2.145)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_21/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.288   clkc
    SLICE_X13Y22.A       Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.145   clkr
    SLICE_X13Y22.B       Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.575   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.203   manr_r_OBUF
                                                       XLXI_326
    SLICE_X13Y13.D3      net (fanout=9)        0.855   can_read_OBUF
    SLICE_X13Y13.D       Tilo                  0.259   r3_r
                                                       XLXI_530
    SLICE_X12Y18.C2      net (fanout=4)        0.831   r3_r
    SLICE_X12Y18.C       Tilo                  0.204   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        1.266   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.259   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X7Y36.D4       net (fanout=8)        3.294   XLXI_130/g_DUMMY
    SLICE_X7Y36.D        Tilo                  0.259   XLXI_130/XLXI_1/o5
                                                       XLXI_130/XLXI_1/XLXI_12/Mmux_O11
    SLICE_X8Y37.DX       net (fanout=20)       0.733   XLXI_130/XLXI_1/o5
    SLICE_X8Y37.CLK      Tds                   0.271   ram_o<5>
                                                       XLXI_9/XLXI_21/C
    -------------------------------------------------  ---------------------------
    Total                                     10.351ns (2.364ns logic, 7.987ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_15/Q_3 (SLICE_X11Y35.DX), 81 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_3 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 6)
  Clock Path Skew:      3.293ns (4.639 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y29.D5      net (fanout=12)       0.435   clkr
    SLICE_X13Y29.D       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X10Y29.B6      net (fanout=1)        0.318   cc_r1_r
    SLICE_X10Y29.B       Tilo                  0.142   r1_r
                                                       XLXI_466
    SLICE_X10Y30.A5      net (fanout=3)        0.145   r1_r
    SLICE_X10Y30.A       Tilo                  0.142   XLXI_130/enc_o<2>
                                                       XLXI_130/XLXI_2/XLXI_3
    SLICE_X10Y34.CX      net (fanout=8)        0.451   XLXI_130/enc_o<2>
    SLICE_X10Y34.CMUX    Tcxc                  0.112   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y34.D4       net (fanout=1)        0.215   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y34.D        Tilo                  0.156   XLXI_130/XLXI_1/o3
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X11Y35.DX      net (fanout=20)       0.543   XLXI_130/XLXI_1/o3
    SLICE_X11Y35.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<3>
                                                       XLXI_9/XLXI_15/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.119ns logic, 2.227ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_3 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 6)
  Clock Path Skew:      3.293ns (4.639 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X12Y29.A3      net (fanout=12)       0.542   clkr
    SLICE_X12Y29.A       Tilo                  0.156   cc_r2_r
                                                       cpu_ctl/XLXI_140
    SLICE_X10Y29.A2      net (fanout=1)        0.540   cc_r2_r
    SLICE_X10Y29.A       Tilo                  0.142   r1_r
                                                       XLXI_526
    SLICE_X10Y30.A6      net (fanout=4)        0.115   r2_r
    SLICE_X10Y30.A       Tilo                  0.142   XLXI_130/enc_o<2>
                                                       XLXI_130/XLXI_2/XLXI_3
    SLICE_X10Y34.CX      net (fanout=8)        0.451   XLXI_130/enc_o<2>
    SLICE_X10Y34.CMUX    Tcxc                  0.112   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y34.D4       net (fanout=1)        0.215   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X9Y34.D        Tilo                  0.156   XLXI_130/XLXI_1/o3
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X11Y35.DX      net (fanout=20)       0.543   XLXI_130/XLXI_1/o3
    SLICE_X11Y35.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<3>
                                                       XLXI_9/XLXI_15/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (1.119ns logic, 2.526ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_3 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 5)
  Clock Path Skew:      3.293ns (4.639 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y29.D5      net (fanout=12)       0.435   clkr
    SLICE_X13Y29.D       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X10Y29.B6      net (fanout=1)        0.318   cc_r1_r
    SLICE_X10Y29.B       Tilo                  0.142   r1_r
                                                       XLXI_466
    SLICE_X11Y29.B3      net (fanout=3)        0.229   r1_r
    SLICE_X11Y29.B       Tilo                  0.156   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X9Y34.D3       net (fanout=8)        1.062   XLXI_130/g_DUMMY
    SLICE_X9Y34.D        Tilo                  0.156   XLXI_130/XLXI_1/o3
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X11Y35.DX      net (fanout=20)       0.543   XLXI_130/XLXI_1/o3
    SLICE_X11Y35.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<3>
                                                       XLXI_9/XLXI_15/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (1.021ns logic, 2.707ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_15/Q_1 (SLICE_X13Y36.DX), 81 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 5)
  Clock Path Skew:      3.195ns (4.541 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y29.D5      net (fanout=12)       0.435   clkr
    SLICE_X13Y29.D       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X10Y29.B6      net (fanout=1)        0.318   cc_r1_r
    SLICE_X10Y29.B       Tilo                  0.142   r1_r
                                                       XLXI_466
    SLICE_X11Y29.B3      net (fanout=3)        0.229   r1_r
    SLICE_X11Y29.B       Tilo                  0.156   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X11Y36.D4      net (fanout=8)        0.478   XLXI_130/g_DUMMY
    SLICE_X11Y36.D       Tilo                  0.156   r2_o<7>
                                                       XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X13Y36.DX      net (fanout=20)       0.767   XLXI_130/XLXI_1/o1
    SLICE_X13Y36.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<1>
                                                       XLXI_9/XLXI_15/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.021ns logic, 2.347ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 7)
  Clock Path Skew:      3.195ns (4.541 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.037   clkr
    SLICE_X13Y22.B       Tilo                  0.156   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.288   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.156   manr_r_OBUF
                                                       XLXI_326
    SLICE_X12Y18.D1      net (fanout=9)        0.283   can_read_OBUF
    SLICE_X12Y18.D       Tilo                  0.156   manr_r_OBUF
                                                       XLXI_390
    SLICE_X12Y18.C6      net (fanout=5)        0.018   manr_r_OBUF
    SLICE_X12Y18.C       Tilo                  0.156   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X11Y29.B5      net (fanout=1)        0.799   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X11Y29.B       Tilo                  0.156   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X11Y36.D4      net (fanout=8)        0.478   XLXI_130/g_DUMMY
    SLICE_X11Y36.D       Tilo                  0.156   r2_o<7>
                                                       XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X13Y36.DX      net (fanout=20)       0.767   XLXI_130/XLXI_1/o1
    SLICE_X13Y36.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<1>
                                                       XLXI_9/XLXI_15/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.347ns logic, 2.790ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 6)
  Clock Path Skew:      3.195ns (4.541 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y22.B6      net (fanout=12)       0.037   clkr
    SLICE_X13Y22.B       Tilo                  0.156   clkc
                                                       XLXI_210
    SLICE_X12Y18.B5      net (fanout=2)        0.288   sysbus_released_OBUF
    SLICE_X12Y18.B       Tilo                  0.156   manr_r_OBUF
                                                       XLXI_326
    SLICE_X13Y13.B6      net (fanout=9)        0.337   can_read_OBUF
    SLICE_X13Y13.B       Tilo                  0.156   r3_r
                                                       XLXI_550
    SLICE_X11Y29.B6      net (fanout=3)        0.989   ram_r
    SLICE_X11Y29.B       Tilo                  0.156   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X11Y36.D4      net (fanout=8)        0.478   XLXI_130/g_DUMMY
    SLICE_X11Y36.D       Tilo                  0.156   r2_o<7>
                                                       XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X13Y36.DX      net (fanout=20)       0.767   XLXI_130/XLXI_1/o1
    SLICE_X13Y36.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<1>
                                                       XLXI_9/XLXI_15/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (1.191ns logic, 3.016ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_15/Q_0 (SLICE_X13Y36.BX), 81 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_0 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.490ns (Levels of Logic = 5)
  Clock Path Skew:      3.195ns (4.541 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y29.D5      net (fanout=12)       0.435   clkr
    SLICE_X13Y29.D       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X10Y29.B6      net (fanout=1)        0.318   cc_r1_r
    SLICE_X10Y29.B       Tilo                  0.142   r1_r
                                                       XLXI_466
    SLICE_X11Y29.B3      net (fanout=3)        0.229   r1_r
    SLICE_X11Y29.B       Tilo                  0.156   XLXI_130/g_DUMMY
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X11Y35.B2      net (fanout=8)        0.665   XLXI_130/g_DUMMY
    SLICE_X11Y35.B       Tilo                  0.156   XLXI_9/a_o_DUMMY<3>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X13Y36.BX      net (fanout=19)       0.702   XLXI_130/XLXI_1/o0
    SLICE_X13Y36.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<1>
                                                       XLXI_9/XLXI_15/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.021ns logic, 2.469ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_0 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 6)
  Clock Path Skew:      3.195ns (4.541 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X13Y29.D5      net (fanout=12)       0.435   clkr
    SLICE_X13Y29.D       Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X10Y29.B6      net (fanout=1)        0.318   cc_r1_r
    SLICE_X10Y29.B       Tilo                  0.142   r1_r
                                                       XLXI_466
    SLICE_X10Y30.A5      net (fanout=3)        0.145   r1_r
    SLICE_X10Y30.A       Tilo                  0.142   XLXI_130/enc_o<2>
                                                       XLXI_130/XLXI_2/XLXI_3
    SLICE_X14Y35.CX      net (fanout=8)        0.620   XLXI_130/enc_o<2>
    SLICE_X14Y35.CMUX    Tcxc                  0.112   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X11Y35.B6      net (fanout=1)        0.396   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X11Y35.B       Tilo                  0.156   XLXI_9/a_o_DUMMY<3>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X13Y36.BX      net (fanout=19)       0.702   XLXI_130/XLXI_1/o0
    SLICE_X13Y36.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<1>
                                                       XLXI_9/XLXI_15/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.119ns logic, 2.736ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_0 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 6)
  Clock Path Skew:      3.195ns (4.541 - 1.346)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X13Y22.A4      net (fanout=5)        0.120   clkc
    SLICE_X13Y22.A       Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X12Y29.A3      net (fanout=12)       0.542   clkr
    SLICE_X12Y29.A       Tilo                  0.156   cc_r2_r
                                                       cpu_ctl/XLXI_140
    SLICE_X10Y29.A2      net (fanout=1)        0.540   cc_r2_r
    SLICE_X10Y29.A       Tilo                  0.142   r1_r
                                                       XLXI_526
    SLICE_X10Y30.A6      net (fanout=4)        0.115   r2_r
    SLICE_X10Y30.A       Tilo                  0.142   XLXI_130/enc_o<2>
                                                       XLXI_130/XLXI_2/XLXI_3
    SLICE_X14Y35.CX      net (fanout=8)        0.620   XLXI_130/enc_o<2>
    SLICE_X14Y35.CMUX    Tcxc                  0.112   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X11Y35.B6      net (fanout=1)        0.396   XLXI_130/XLXI_1/XLXI_1/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X11Y35.B       Tilo                  0.156   XLXI_9/a_o_DUMMY<3>
                                                       XLXI_130/XLXI_1/XLXI_1/Mmux_O11
    SLICE_X13Y36.BX      net (fanout=19)       0.702   XLXI_130/XLXI_1/o0
    SLICE_X13Y36.CLK     Tckdi       (-Th)    -0.057   XLXI_9/a_o_DUMMY<1>
                                                       XLXI_9/XLXI_15/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (1.119ns logic, 3.035ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<2>/CLK
  Logical resource: XLXI_9/XLXI_18/A/CLK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clkw
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<2>/CLK
  Logical resource: XLXI_9/XLXI_18/B/CLK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clkw
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<2>/CLK
  Logical resource: XLXI_9/XLXI_18/C/CLK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clkw
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_ram_a_w
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_ram_a_w     |         |         |         |    6.013|
in_write_reg_en|         |         |         |    6.013|
manual_clk_in  |         |         |    3.242|    6.555|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock in_write_reg_en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_ram_a_w     |         |         |         |    6.013|
in_write_reg_en|         |         |         |    6.013|
manual_clk_in  |         |         |    3.242|    6.555|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock manual_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_ram_a_w     |         |    8.868|         |   10.890|
in_write_reg_en|         |    8.868|         |   10.890|
manual_clk_in  |    5.149|    9.353|    7.399|   10.890|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4177 paths, 0 nets, and 413 connections

Design statistics:
   Minimum period:  18.706ns{1}   (Maximum frequency:  53.459MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 22 02:09:17 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



