

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.888 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |      202|      202|         5|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.88>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem12 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_urem12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 9 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 10 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln17 = store i7 0, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 12 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem12"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_urem12_load = load i7 %phi_urem12" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 17 'load' 'phi_urem12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln17 = icmp_eq  i7 %i_2, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 19 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.inc.i.i.preheader.exitStub" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 20 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %i_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 21 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.25ns) (grouped into DSP with root node mul_ln19)   --->   "%add_ln17 = add i8 %zext_ln17_1, i8 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 22 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i7 %phi_urem12_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 23 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into DSP with root node mul_ln19)   --->   "%zext_ln19_1 = zext i8 %add_ln17" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 24 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 25 'mul' 'mul_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (1.86ns)   --->   "%switch_ln18 = switch i2 %trunc_ln17, void %arrayidx2.case.0, i2 0, void %arrayidx2.case.1, i2 1, void %arrayidx2.case.2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 26 'switch' 'switch_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.86>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%phi_urem_load = load i7 %phi_urem" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 27 'load' 'phi_urem_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.87ns)   --->   "%next_urem13 = add i7 %phi_urem12_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 28 'add' 'next_urem13' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.87ns)   --->   "%next_urem = add i7 %phi_urem_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 29 'add' 'next_urem' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i7 %phi_urem_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 30 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln17_1 = add i7 %i_2, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 31 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul_load = load i15 %phi_mul" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 32 'load' 'phi_mul_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %i_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%add_ln17_2 = add i15 %phi_mul_load, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 34 'add' 'add_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %phi_mul_load, i32 9, i32 14" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i6 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 36 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln17_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 37 'getelementptr' 'data_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln17_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 38 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln17_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 39 'getelementptr' 'data_2_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 40 'mul' 'mul_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 1, i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 41 'store' 'store_ln18' <Predicate = (!icmp_ln17 & trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 1, i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = (!icmp_ln17 & trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 1, i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:18]   --->   Operation 43 'store' 'store_ln18' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%empty = icmp_ult  i7 %next_urem13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 44 'icmp' 'empty' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.99ns)   --->   "%idx_urem14 = select i1 %empty, i7 %next_urem13, i7 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 45 'select' 'idx_urem14' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%empty_11 = icmp_ult  i7 %next_urem, i7 5" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 46 'icmp' 'empty_11' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.99ns)   --->   "%idx_urem = select i1 %empty_11, i7 %next_urem, i7 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 47 'select' 'idx_urem' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%az_addr = getelementptr i3 %az, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 48 'getelementptr' 'az_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln20 = store i3 %trunc_ln20, i7 %az_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 49 'store' 'store_ln20' <Predicate = (!icmp_ln17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln17 = store i7 %add_ln17_1, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 50 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln17 = store i15 %add_ln17_2, i15 %phi_mul" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 51 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 52 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 52 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln20 = store i7 %idx_urem, i7 %phi_urem" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20]   --->   Operation 53 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln17 = store i7 %idx_urem14, i7 %phi_urem12" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 54 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 55 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln19 = mul i17 %zext_ln19_1, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 56 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln19, i32 10, i32 16" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 57 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 58 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17]   --->   Operation 60 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %tmp_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 61 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 62 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%data_1_addr_1 = getelementptr i32 %data_1, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 63 'getelementptr' 'data_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%data_2_addr_1 = getelementptr i32 %data_2, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 64 'getelementptr' 'data_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 0, i7 %data_2_addr_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 65 'store' 'store_ln19' <Predicate = (trunc_ln17 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 66 'br' 'br_ln19' <Predicate = (trunc_ln17 == 1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 0, i7 %data_1_addr_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 67 'store' 'store_ln19' <Predicate = (trunc_ln17 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 68 'br' 'br_ln19' <Predicate = (trunc_ln17 == 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 0, i7 %data_addr_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = (trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ az]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem12             (alloca           ) [ 011100]
phi_urem               (alloca           ) [ 011100]
phi_mul                (alloca           ) [ 011000]
i                      (alloca           ) [ 011000]
store_ln17             (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
phi_urem12_load        (load             ) [ 000000]
i_2                    (load             ) [ 001000]
icmp_ln17              (icmp             ) [ 011100]
br_ln17                (br               ) [ 000000]
zext_ln17_1            (zext             ) [ 000000]
add_ln17               (add              ) [ 000000]
trunc_ln17             (trunc            ) [ 011111]
zext_ln19_1            (zext             ) [ 011110]
switch_ln18            (switch           ) [ 000000]
phi_urem_load          (load             ) [ 000000]
next_urem13            (add              ) [ 001000]
next_urem              (add              ) [ 001000]
trunc_ln20             (trunc            ) [ 001000]
add_ln17_1             (add              ) [ 000000]
phi_mul_load           (load             ) [ 000000]
zext_ln17              (zext             ) [ 000000]
add_ln17_2             (add              ) [ 000000]
tmp                    (partselect       ) [ 000000]
zext_ln17_2            (zext             ) [ 000000]
data_addr              (getelementptr    ) [ 000000]
data_1_addr            (getelementptr    ) [ 000000]
data_2_addr            (getelementptr    ) [ 000000]
store_ln18             (store            ) [ 000000]
store_ln18             (store            ) [ 000000]
store_ln18             (store            ) [ 000000]
empty                  (icmp             ) [ 000000]
idx_urem14             (select           ) [ 010100]
empty_11               (icmp             ) [ 000000]
idx_urem               (select           ) [ 010100]
az_addr                (getelementptr    ) [ 000000]
store_ln20             (store            ) [ 000000]
store_ln17             (store            ) [ 000000]
store_ln17             (store            ) [ 000000]
store_ln20             (store            ) [ 000000]
store_ln17             (store            ) [ 000000]
br_ln17                (br               ) [ 000000]
mul_ln19               (mul              ) [ 000000]
tmp_1                  (partselect       ) [ 010001]
specpipeline_ln17      (specpipeline     ) [ 000000]
speclooptripcount_ln17 (speclooptripcount) [ 000000]
specloopname_ln17      (specloopname     ) [ 000000]
zext_ln19              (zext             ) [ 000000]
data_addr_1            (getelementptr    ) [ 000000]
data_1_addr_1          (getelementptr    ) [ 000000]
data_2_addr_1          (getelementptr    ) [ 000000]
store_ln19             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
store_ln19             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
store_ln19             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="az">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="az"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="phi_urem12_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem12/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="phi_urem_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="phi_mul_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="data_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_2_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln19/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln19/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 store_ln19/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="az_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="az_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln20_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="data_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_1_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr_1/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="data_2_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln17_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="15" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="phi_urem12_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem12_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_2_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln17_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln17_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln17_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="phi_urem_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="next_urem13_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem13/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="next_urem_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln20_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln17_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="phi_mul_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="1"/>
<pin id="226" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln17_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln17_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="0" index="1" bw="9" slack="0"/>
<pin id="234" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="15" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln17_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="1"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="idx_urem14_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="1"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem14/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_11_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="idx_urem_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="1"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln17_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="1"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln17_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="0" index="1" bw="15" slack="1"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln20_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="0" index="1" bw="7" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln17_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="1"/>
<pin id="294" dir="0" index="1" bw="7" slack="2"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="17" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln19_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/5 "/>
</bind>
</comp>

<comp id="311" class="1007" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="7" slack="0"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln17/1 zext_ln19_1/1 mul_ln19/1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="phi_urem12_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem12 "/>
</bind>
</comp>

<comp id="327" class="1005" name="phi_urem_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="334" class="1005" name="phi_mul_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="15" slack="0"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln17_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln17_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="1"/>
<pin id="360" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="362" class="1005" name="next_urem13_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="next_urem13 "/>
</bind>
</comp>

<comp id="368" class="1005" name="next_urem_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="next_urem "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln20_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="379" class="1005" name="idx_urem14_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="1"/>
<pin id="381" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem14 "/>
</bind>
</comp>

<comp id="384" class="1005" name="idx_urem_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="1"/>
<pin id="386" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="1"/>
<pin id="391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="85" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="78" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="92" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="157"><net_src comp="140" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="159"><net_src comp="133" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="180" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="180" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="200" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="235"><net_src comp="224" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="224" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="219" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="231" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="316"><net_src comp="192" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="323"><net_src comp="62" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="330"><net_src comp="66" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="337"><net_src comp="70" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="344"><net_src comp="74" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="351"><net_src comp="183" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="357"><net_src comp="186" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="196" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="203" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="371"><net_src comp="209" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="377"><net_src comp="215" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="382"><net_src comp="259" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="387"><net_src comp="271" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="392"><net_src comp="296" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="305" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: az | {2 }
	Port: data_2 | {2 5 }
	Port: data_1 | {2 5 }
	Port: data | {2 5 }
 - Input state : 
  - Chain level:
	State 1
		store_ln17 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem12_load : 1
		i_2 : 1
		icmp_ln17 : 2
		br_ln17 : 3
		zext_ln17_1 : 2
		add_ln17 : 3
		trunc_ln17 : 2
		zext_ln19_1 : 4
		mul_ln19 : 5
		switch_ln18 : 3
		phi_urem_load : 1
		next_urem13 : 2
		next_urem : 2
		trunc_ln20 : 2
	State 2
		add_ln17_2 : 1
		tmp : 1
		zext_ln17_2 : 2
		data_addr : 3
		data_1_addr : 3
		data_2_addr : 3
		store_ln18 : 4
		store_ln18 : 4
		store_ln18 : 4
		idx_urem14 : 1
		idx_urem : 1
		az_addr : 1
		store_ln20 : 2
		store_ln17 : 1
		store_ln17 : 2
	State 3
	State 4
		tmp_1 : 1
	State 5
		data_addr_1 : 1
		data_1_addr_1 : 1
		data_2_addr_1 : 1
		store_ln19 : 2
		store_ln19 : 2
		store_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          | next_urem13_fu_203 |    0    |    0    |    14   |
|    add   |  next_urem_fu_209  |    0    |    0    |    14   |
|          |  add_ln17_1_fu_219 |    0    |    0    |    14   |
|          |  add_ln17_2_fu_231 |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln17_fu_186  |    0    |    0    |    14   |
|   icmp   |    empty_fu_254    |    0    |    0    |    14   |
|          |   empty_11_fu_266  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|  select  |  idx_urem14_fu_259 |    0    |    0    |    7    |
|          |   idx_urem_fu_271  |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|  addmul  |     grp_fu_311     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | zext_ln17_1_fu_192 |    0    |    0    |    0    |
|   zext   |  zext_ln17_fu_227  |    0    |    0    |    0    |
|          | zext_ln17_2_fu_247 |    0    |    0    |    0    |
|          |  zext_ln19_fu_305  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln17_fu_196 |    0    |    0    |    0    |
|          |  trunc_ln20_fu_215 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_237     |    0    |    0    |    0    |
|          |    tmp_1_fu_296    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   118   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_2_reg_348    |    7   |
|     i_reg_341     |    7   |
| icmp_ln17_reg_354 |    1   |
| idx_urem14_reg_379|    7   |
|  idx_urem_reg_384 |    7   |
|next_urem13_reg_362|    7   |
| next_urem_reg_368 |    7   |
|  phi_mul_reg_334  |   15   |
| phi_urem12_reg_320|    7   |
|  phi_urem_reg_327 |    7   |
|   tmp_1_reg_389   |    7   |
| trunc_ln17_reg_358|    2   |
| trunc_ln20_reg_374|    3   |
+-------------------+--------+
|       Total       |   84   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_99 |  p1  |   2  |  32  |   64   |
| grp_access_fu_106 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_106 |  p1  |   2  |  32  |   64   |
| grp_access_fu_113 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_113 |  p1  |   2  |  32  |   64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   234  ||  9.528  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   118  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   27   |
|  Register |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   84   |   145  |
+-----------+--------+--------+--------+--------+
