=== Starting Verilator compilation for conv1d at Tue Oct 21 07:06:09 PM CEST 2025 ===
Generating file list with Bender...
Running Verilator...
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:144:6: Cell pin connected by name with empty reference: 'qe'
  144 |     .qe(),
      |      ^~
                          ... For warning description see https://verilator.org/warn/PINCONNECTEMPTY?v=5.036
                          ... Use "/* verilator lint_off PINCONNECTEMPTY */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:170:6: Cell pin connected by name with empty reference: 'qe'
  170 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:196:6: Cell pin connected by name with empty reference: 'qe'
  196 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:224:6: Cell pin connected by name with empty reference: 'qe'
  224 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:250:6: Cell pin connected by name with empty reference: 'qe'
  250 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:276:6: Cell pin connected by name with empty reference: 'qe'
  276 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:302:6: Cell pin connected by name with empty reference: 'qe'
  302 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:328:6: Cell pin connected by name with empty reference: 'qe'
  328 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:354:6: Cell pin connected by name with empty reference: 'qe'
  354 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:380:6: Cell pin connected by name with empty reference: 'qe'
  380 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:406:6: Cell pin connected by name with empty reference: 'qe'
  406 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:432:6: Cell pin connected by name with empty reference: 'qe'
  432 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:458:6: Cell pin connected by name with empty reference: 'qe'
  458 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:484:6: Cell pin connected by name with empty reference: 'qe'
  484 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:512:6: Cell pin connected by name with empty reference: 'qe'
  512 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:538:6: Cell pin connected by name with empty reference: 'qe'
  538 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:564:6: Cell pin connected by name with empty reference: 'qe'
  564 |     .qe(),
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-register-interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv:101:6: Cell pin connected by name with empty reference: 'qs'
  101 |     .qs       (           )
      |      ^~
%Warning-PINCONNECTEMPTY: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-register-interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv:124:6: Cell pin connected by name with empty reference: 'qs'
  124 |     .qs       (           )
      |      ^~
%Warning-WIDTHTRUNC: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:93:36: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's RAND generates 32 bits.
                                                                                                                             : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
   93 |           "random": init_val[i][j] = $urandom();
      |                                    ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:90:9: Operator CASE expects 48 bits on the Case expression, but Case expression's VARREF 'SimInit' generates 32 bits.
                                                                                                                             : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
   90 |         case (SimInit)
      |         ^~~~
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.036
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /foss/designs/rtl/user_domain/conv1d/hw/control-reg/rtl/conv1d_control_reg_top.sv:57:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                            : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d_control_reg.u_conv1d_control_reg_top'
   57 |   assign reg_addr           = reg_intf_req.addr;
      |                             ^
%Warning-UNUSEDPARAM: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:60:17: Parameter is not used: 'PrintSimCfg'
                                                                                                                              : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
   60 |   parameter bit PrintSimCfg = 1'b0,   
      |                 ^~~~~~~~~~~
                      ... For warning description see https://verilator.org/warn/UNUSEDPARAM?v=5.036
                      ... Use "/* verilator lint_off UNUSEDPARAM */" and lint_on around source to disable this message.
%Warning-UNSIGNED: /foss/designs/rtl/user_domain/conv1d/hw/vendor/pulp-platform-tech-cells-generic/src/rtl/tc_sram.sv:116:36: Comparison is constant due to unsigned arithmetic
                                                                                                                            : ... note: In instance 'conv1d_tb_wrapper.u_conv1d_obi.u_conv1d.u_internal_mem.u_tc_sram'
  116 |         for (int unsigned j = 0; j < (Latency - 1); j++) begin
      |                                    ^
                   ... For warning description see https://verilator.org/warn/UNSIGNED?v=5.036
                   ... Use "/* verilator lint_off UNSIGNED */" and lint_on around source to disable this message.
make: Entering directory '/foss/designs/rtl/user_domain/conv1d/obj_dir'
ccache g++  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -Os  -c -o conv1d_tb.o ../tb/conv1d_tb.cpp
ccache g++  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -Os  -c -o tb_components.o ../tb/tb_components.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o verilated.o /foss/tools/verilator/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o verilated_fst_c.o /foss/tools/verilator/share/verilator/include/verilated_fst_c.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o verilated_threads.o /foss/tools/verilator/share/verilator/include/verilated_threads.cpp
python3 /foss/tools/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vconv1d_tb_wrapper.cpp Vconv1d_tb_wrapper___024root__DepSet_h283546f3__0.cpp Vconv1d_tb_wrapper___024root__DepSet_heeacda3b__0.cpp Vconv1d_tb_wrapper__Trace__0.cpp Vconv1d_tb_wrapper__ConstPool_0.cpp Vconv1d_tb_wrapper___024root__Slow.cpp Vconv1d_tb_wrapper___024root__DepSet_h283546f3__0__Slow.cpp Vconv1d_tb_wrapper___024root__DepSet_heeacda3b__0__Slow.cpp Vconv1d_tb_wrapper_conv1d_control_reg_pkg__Slow.cpp Vconv1d_tb_wrapper_conv1d_control_reg_pkg__DepSet_h675b2357__0__Slow.cpp Vconv1d_tb_wrapper__Syms.cpp Vconv1d_tb_wrapper__Trace__0__Slow.cpp Vconv1d_tb_wrapper__TraceDecls__0__Slow.cpp > Vconv1d_tb_wrapper__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/foss/tools/verilator/share/verilator/include -I/foss/tools/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++14 -I../tb -I../sw   -c -o Vconv1d_tb_wrapper__ALL.o Vconv1d_tb_wrapper__ALL.cpp
echo "" > Vconv1d_tb_wrapper__ALL.verilator_deplist.tmp
g++ -fuse-ld=mold   conv1d_tb.o data.o tb_components.o tb_macros.o verilated.o verilated_fst_c.o verilated_threads.o Vconv1d_tb_wrapper__ALL.a   -lpthread -lz  -pthread -lpthread -latomic   -o Vconv1d_tb_wrapper
rm Vconv1d_tb_wrapper__ALL.verilator_deplist.tmp
make: Leaving directory '/foss/designs/rtl/user_domain/conv1d/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036
- Verilator: Built from 2.361 MB sources in 32 modules, into 1.054 MB in 13 C++ files needing 0.000 MB
- Verilator: Walltime 4.466 s (elab=0.009, cvt=0.055, bld=3.979); cpu 0.092 s on 1 threads; alloced 32.156 MB
=== ✅ Compilation SUCCESS at Tue Oct 21 07:06:13 PM CEST 2025 ===
Executable: obj_dir/Vconv1d_tb_wrapper
