Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,666
design__instance__area,13996.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_5v00,0
design__max_fanout_violation__count__corner:nom_tt_025C_5v00,0
design__max_cap_violation__count__corner:nom_tt_025C_5v00,0
power__internal__total,0.0021884245797991753
power__switching__total,0.000852855562698096
power__leakage__total,1.549374530895875E-7
power__total,0.003041435033082962
clock__skew__worst_hold__corner:nom_tt_025C_5v00,-0.10198707445011485
clock__skew__worst_setup__corner:nom_tt_025C_5v00,0.1022718466639851
timing__hold__ws__corner:nom_tt_025C_5v00,0.8898736999149236
timing__setup__ws__corner:nom_tt_025C_5v00,14.81733711001611
timing__hold__tns__corner:nom_tt_025C_5v00,0.0
timing__setup__tns__corner:nom_tt_025C_5v00,0.0
timing__hold__wns__corner:nom_tt_025C_5v00,0
timing__setup__wns__corner:nom_tt_025C_5v00,0.0
timing__hold_vio__count__corner:nom_tt_025C_5v00,0
timing__hold_r2r__ws__corner:nom_tt_025C_5v00,0.889874
timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_r2r__ws__corner:nom_tt_025C_5v00,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00,0
design__max_slew_violation__count__corner:nom_ss_125C_4v50,0
design__max_fanout_violation__count__corner:nom_ss_125C_4v50,0
design__max_cap_violation__count__corner:nom_ss_125C_4v50,0
clock__skew__worst_hold__corner:nom_ss_125C_4v50,-0.10354349615235546
clock__skew__worst_setup__corner:nom_ss_125C_4v50,0.1038313769907826
timing__hold__ws__corner:nom_ss_125C_4v50,1.768098717481428
timing__setup__ws__corner:nom_ss_125C_4v50,13.042697957489338
timing__hold__tns__corner:nom_ss_125C_4v50,0.0
timing__setup__tns__corner:nom_ss_125C_4v50,0.0
timing__hold__wns__corner:nom_ss_125C_4v50,0
timing__setup__wns__corner:nom_ss_125C_4v50,0.0
timing__hold_vio__count__corner:nom_ss_125C_4v50,0
timing__hold_r2r__ws__corner:nom_ss_125C_4v50,1.768099
timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_r2r__ws__corner:nom_ss_125C_4v50,13.042698
timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50,0
design__max_slew_violation__count__corner:nom_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:nom_ff_n40C_5v50,0
design__max_cap_violation__count__corner:nom_ff_n40C_5v50,0
clock__skew__worst_hold__corner:nom_ff_n40C_5v50,-0.10130492564891705
clock__skew__worst_setup__corner:nom_ff_n40C_5v50,0.10158861539530768
timing__hold__ws__corner:nom_ff_n40C_5v50,0.5094914079282583
timing__setup__ws__corner:nom_ff_n40C_5v50,15.154320893765087
timing__hold__tns__corner:nom_ff_n40C_5v50,0.0
timing__setup__tns__corner:nom_ff_n40C_5v50,0.0
timing__hold__wns__corner:nom_ff_n40C_5v50,0
timing__setup__wns__corner:nom_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:nom_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:nom_ff_n40C_5v50,0.509491
timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:nom_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.10117144908200651
clock__skew__worst_setup,0.10148666916318824
timing__hold__ws,0.5071237462389806
timing__setup__ws,12.910226142444504
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.507124
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.910226
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 200.0 140.0
design__core__bbox,3.36 3.92 196.56 133.28
design__io,15
design__die__area,28000
design__core__area,24992.4
design__instance__count__stdcell,666
design__instance__area__stdcell,13996.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.560035
design__instance__utilization__stdcell,0.560035
design__instance__count__class:tie_cell,3
design__instance__count__class:inverter,44
design__instance__count__class:sequential_cell,89
design__instance__count__class:multi_input_combinational_cell,267
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,66
design__instance__count__class:tap_cell,159
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
floorplan__design__io,13
design__io__hpwl,2118533
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10449.1
design__violations,0
design__instance__count__class:timing_repair_buffer,34
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,452
route__net__special,2
route__drc_errors__iter:1,41
route__wirelength__iter:1,11435
route__drc_errors__iter:2,1
route__wirelength__iter:2,11371
route__drc_errors__iter:3,1
route__wirelength__iter:3,11370
route__drc_errors__iter:4,0
route__wirelength__iter:4,11369
route__drc_errors,0
route__wirelength,11369
route__vias,2588
route__vias__singlecut,2588
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,238.1
design__instance__count__class:fill_cell,729
timing__unannotated_net__count__corner:nom_tt_025C_5v00,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00,0
timing__unannotated_net__count__corner:nom_ss_125C_4v50,1
timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50,0
timing__unannotated_net__count__corner:nom_ff_n40C_5v50,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count__corner:min_tt_025C_5v00,0
design__max_fanout_violation__count__corner:min_tt_025C_5v00,0
design__max_cap_violation__count__corner:min_tt_025C_5v00,0
clock__skew__worst_hold__corner:min_tt_025C_5v00,-0.10214800128208558
clock__skew__worst_setup__corner:min_tt_025C_5v00,0.10240374116304081
timing__hold__ws__corner:min_tt_025C_5v00,0.8861904794154098
timing__setup__ws__corner:min_tt_025C_5v00,14.853784400677725
timing__hold__tns__corner:min_tt_025C_5v00,0.0
timing__setup__tns__corner:min_tt_025C_5v00,0.0
timing__hold__wns__corner:min_tt_025C_5v00,0
timing__setup__wns__corner:min_tt_025C_5v00,0.0
timing__hold_vio__count__corner:min_tt_025C_5v00,0
timing__hold_r2r__ws__corner:min_tt_025C_5v00,0.886190
timing__hold_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__setup_vio__count__corner:min_tt_025C_5v00,0
timing__setup_r2r__ws__corner:min_tt_025C_5v00,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__unannotated_net__count__corner:min_tt_025C_5v00,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00,0
design__max_slew_violation__count__corner:min_ss_125C_4v50,0
design__max_fanout_violation__count__corner:min_ss_125C_4v50,0
design__max_cap_violation__count__corner:min_ss_125C_4v50,0
clock__skew__worst_hold__corner:min_ss_125C_4v50,-0.10383526277147868
clock__skew__worst_setup__corner:min_ss_125C_4v50,0.10409383372122677
timing__hold__ws__corner:min_ss_125C_4v50,1.761727147362904
timing__setup__ws__corner:min_ss_125C_4v50,13.15250612315771
timing__hold__tns__corner:min_ss_125C_4v50,0.0
timing__setup__tns__corner:min_ss_125C_4v50,0.0
timing__hold__wns__corner:min_ss_125C_4v50,0
timing__setup__wns__corner:min_ss_125C_4v50,0.0
timing__hold_vio__count__corner:min_ss_125C_4v50,0
timing__hold_r2r__ws__corner:min_ss_125C_4v50,1.761727
timing__hold_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__setup_vio__count__corner:min_ss_125C_4v50,0
timing__setup_r2r__ws__corner:min_ss_125C_4v50,13.152506
timing__setup_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__unannotated_net__count__corner:min_ss_125C_4v50,1
timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50,0
design__max_slew_violation__count__corner:min_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:min_ff_n40C_5v50,0
design__max_cap_violation__count__corner:min_ff_n40C_5v50,0
clock__skew__worst_hold__corner:min_ff_n40C_5v50,-0.10141564264317908
clock__skew__worst_setup__corner:min_ff_n40C_5v50,0.10167046659011308
timing__hold__ws__corner:min_ff_n40C_5v50,0.5071237462389806
timing__setup__ws__corner:min_ff_n40C_5v50,15.178932318471036
timing__hold__tns__corner:min_ff_n40C_5v50,0.0
timing__setup__tns__corner:min_ff_n40C_5v50,0.0
timing__hold__wns__corner:min_ff_n40C_5v50,0
timing__setup__wns__corner:min_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:min_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:min_ff_n40C_5v50,0.507124
timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:min_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__unannotated_net__count__corner:min_ff_n40C_5v50,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50,0
design__max_slew_violation__count__corner:max_tt_025C_5v00,0
design__max_fanout_violation__count__corner:max_tt_025C_5v00,0
design__max_cap_violation__count__corner:max_tt_025C_5v00,0
clock__skew__worst_hold__corner:max_tt_025C_5v00,-0.10179700426292347
clock__skew__worst_setup__corner:max_tt_025C_5v00,0.10211336232273763
timing__hold__ws__corner:max_tt_025C_5v00,0.8943634974646392
timing__setup__ws__corner:max_tt_025C_5v00,14.773013452905836
timing__hold__tns__corner:max_tt_025C_5v00,0.0
timing__setup__tns__corner:max_tt_025C_5v00,0.0
timing__hold__wns__corner:max_tt_025C_5v00,0
timing__setup__wns__corner:max_tt_025C_5v00,0.0
timing__hold_vio__count__corner:max_tt_025C_5v00,0
timing__hold_r2r__ws__corner:max_tt_025C_5v00,0.894364
timing__hold_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__setup_vio__count__corner:max_tt_025C_5v00,0
timing__setup_r2r__ws__corner:max_tt_025C_5v00,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__unannotated_net__count__corner:max_tt_025C_5v00,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00,0
design__max_slew_violation__count__corner:max_ss_125C_4v50,0
design__max_fanout_violation__count__corner:max_ss_125C_4v50,0
design__max_cap_violation__count__corner:max_ss_125C_4v50,0
clock__skew__worst_hold__corner:max_ss_125C_4v50,-0.10320554425410164
clock__skew__worst_setup__corner:max_ss_125C_4v50,0.10352517747193106
timing__hold__ws__corner:max_ss_125C_4v50,1.7758605089107058
timing__setup__ws__corner:max_ss_125C_4v50,12.910226142444504
timing__hold__tns__corner:max_ss_125C_4v50,0.0
timing__setup__tns__corner:max_ss_125C_4v50,0.0
timing__hold__wns__corner:max_ss_125C_4v50,0
timing__setup__wns__corner:max_ss_125C_4v50,0.0
timing__hold_vio__count__corner:max_ss_125C_4v50,0
timing__hold_r2r__ws__corner:max_ss_125C_4v50,1.775861
timing__hold_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__setup_vio__count__corner:max_ss_125C_4v50,0
timing__setup_r2r__ws__corner:max_ss_125C_4v50,12.910226
timing__setup_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__unannotated_net__count__corner:max_ss_125C_4v50,1
timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50,0
design__max_slew_violation__count__corner:max_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:max_ff_n40C_5v50,0
design__max_cap_violation__count__corner:max_ff_n40C_5v50,0
clock__skew__worst_hold__corner:max_ff_n40C_5v50,-0.10117144908200651
clock__skew__worst_setup__corner:max_ff_n40C_5v50,0.10148666916318824
timing__hold__ws__corner:max_ff_n40C_5v50,0.5123830948999795
timing__setup__ws__corner:max_ff_n40C_5v50,15.124419478241792
timing__hold__tns__corner:max_ff_n40C_5v50,0.0
timing__setup__tns__corner:max_ff_n40C_5v50,0.0
timing__hold__wns__corner:max_ff_n40C_5v50,0
timing__setup__wns__corner:max_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:max_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:max_ff_n40C_5v50,0.512383
timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:max_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count__corner:max_ff_n40C_5v50,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.9999
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.99997
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.000100422
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.000129622
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.0000261504
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.000129622
design_powergrid__voltage__worst,0.000129622
design_powergrid__voltage__worst__net:VDD,4.9999
design_powergrid__drop__worst,0.000129622
design_powergrid__drop__worst__net:VDD,0.000100422
design_powergrid__voltage__worst__net:VSS,0.000129622
design_powergrid__drop__worst__net:VSS,0.000129622
ir__voltage__worst,5
ir__drop__avg,0.00002599999999999999839993443384589255629180115647614002227783203125
ir__drop__worst,0.000100000000000000004792173602385929598312941379845142364501953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
