

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gSum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.145 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    17190|    17190|  88.435 us|  88.435 us|  17191|  17191|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    17184|    17184|       202|         17|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 202


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 208
* Pipeline : 1
  Pipeline-0 : II = 17, D = 202, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 204 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 2 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [benchmarks/jianyicheng/gSum/src/gSum.cpp:13->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 209 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/gSum/src/gSum.cpp:14->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 210 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:14]   --->   Operation 212 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 0, i10 %i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:14->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 213 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln13 = store i64 0, i64 %s" [benchmarks/jianyicheng/gSum/src/gSum.cpp:13->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 214 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body.i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 215 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 216 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.73ns)   --->   "%icmp_ln16 = icmp_eq  i10 %i_1, i10 1000" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 217 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (1.73ns)   --->   "%add_ln16 = add i10 %i_1, i10 1" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 218 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body.i.split_ifconv, void %_Z4gSumPdS_.exit" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 219 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %i_1" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 220 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 221 'getelementptr' 'A_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 222 'load' 'A_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1000> <ROM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 223 'getelementptr' 'B_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (3.25ns)   --->   "%B_load = load i10 %B_addr" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 224 'load' 'B_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1000> <ROM>
ST_2 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 %add_ln16, i10 %i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:14->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 225 'store' 'store_ln14' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 226 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 226 'load' 'A_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1000> <ROM>
ST_3 : Operation 227 [1/2] (3.25ns)   --->   "%B_load = load i10 %B_addr" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 227 'load' 'B_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 1000> <ROM>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 228 [16/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 228 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 229 [15/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 229 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 230 [14/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 230 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 231 [13/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 231 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 232 [12/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 232 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 233 [11/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 233 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 234 [10/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 234 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 235 [9/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 235 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 236 [8/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 236 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 237 [7/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 237 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 238 [6/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 238 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 239 [5/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 239 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 240 [4/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 240 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 241 [3/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 241 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 242 [2/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 242 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 243 [1/16] (3.64ns)   --->   "%d = dadd i64 %A_load, i64 %B_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:17->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 243 'dadd' 'd' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.64>
ST_20 : Operation 244 [16/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 244 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.64>
ST_21 : Operation 245 [15/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 245 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.64>
ST_22 : Operation 246 [14/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 246 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.64>
ST_23 : Operation 247 [13/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 247 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.64>
ST_24 : Operation 248 [12/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 248 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.64>
ST_25 : Operation 249 [11/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 249 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.64>
ST_26 : Operation 250 [10/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 250 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.64>
ST_27 : Operation 251 [9/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 251 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.64>
ST_28 : Operation 252 [8/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 252 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.64>
ST_29 : Operation 253 [7/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 253 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.64>
ST_30 : Operation 254 [6/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 254 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.64>
ST_31 : Operation 255 [5/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 255 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.64>
ST_32 : Operation 256 [4/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 256 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.64>
ST_33 : Operation 257 [3/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 257 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.64>
ST_34 : Operation 258 [2/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 258 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.64>
ST_35 : Operation 259 [1/16] (3.64ns)   --->   "%add_i_i = dadd i64 %d, i64 0.64" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 259 'dadd' 'add_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.14>
ST_36 : Operation 260 [14/14] (5.14ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 260 'dmul' 'mul_i_i' <Predicate = true> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.97>
ST_37 : Operation 261 [13/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 261 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.97>
ST_38 : Operation 262 [12/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 262 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.97>
ST_39 : Operation 263 [11/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 263 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.97>
ST_40 : Operation 264 [10/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 264 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.97>
ST_41 : Operation 265 [9/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 265 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.97>
ST_42 : Operation 266 [8/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 266 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.97>
ST_43 : Operation 267 [7/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 267 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.97>
ST_44 : Operation 268 [6/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 268 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.97>
ST_45 : Operation 269 [5/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 269 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.97>
ST_46 : Operation 270 [4/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 270 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.97>
ST_47 : Operation 271 [3/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 271 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.97>
ST_48 : Operation 272 [2/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 272 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.97>
ST_49 : Operation 273 [1/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %add_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 273 'dmul' 'mul_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.64>
ST_50 : Operation 274 [16/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 274 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.64>
ST_51 : Operation 275 [15/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 275 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.64>
ST_52 : Operation 276 [14/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 276 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.64>
ST_53 : Operation 277 [13/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 277 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.64>
ST_54 : Operation 278 [12/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 278 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.64>
ST_55 : Operation 279 [11/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 279 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.64>
ST_56 : Operation 280 [10/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 280 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.64>
ST_57 : Operation 281 [9/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 281 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.64>
ST_58 : Operation 282 [8/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 282 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.64>
ST_59 : Operation 283 [7/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 283 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.64>
ST_60 : Operation 284 [6/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 284 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.64>
ST_61 : Operation 285 [5/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 285 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.64>
ST_62 : Operation 286 [4/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 286 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.64>
ST_63 : Operation 287 [3/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 287 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.64>
ST_64 : Operation 288 [2/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 288 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.64>
ST_65 : Operation 289 [1/16] (3.64ns)   --->   "%add1_i_i = dadd i64 %mul_i_i, i64 0.7" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 289 'dadd' 'add1_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.14>
ST_66 : Operation 290 [14/14] (5.14ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 290 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.97>
ST_67 : Operation 291 [13/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 291 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.97>
ST_68 : Operation 292 [12/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 292 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.97>
ST_69 : Operation 293 [11/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 293 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.97>
ST_70 : Operation 294 [10/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 294 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.97>
ST_71 : Operation 295 [9/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 295 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.97>
ST_72 : Operation 296 [8/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 296 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.97>
ST_73 : Operation 297 [7/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 297 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.97>
ST_74 : Operation 298 [6/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 298 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.97>
ST_75 : Operation 299 [5/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 299 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.97>
ST_76 : Operation 300 [4/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 300 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.97>
ST_77 : Operation 301 [3/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 301 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.97>
ST_78 : Operation 302 [2/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 302 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.97>
ST_79 : Operation 303 [1/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %add1_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 303 'dmul' 'mul2_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.64>
ST_80 : Operation 304 [16/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 304 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.64>
ST_81 : Operation 305 [15/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 305 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.64>
ST_82 : Operation 306 [14/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 306 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.64>
ST_83 : Operation 307 [13/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 307 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.64>
ST_84 : Operation 308 [12/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 308 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.64>
ST_85 : Operation 309 [11/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 309 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.64>
ST_86 : Operation 310 [10/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 310 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.64>
ST_87 : Operation 311 [9/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 311 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.64>
ST_88 : Operation 312 [8/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 312 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.64>
ST_89 : Operation 313 [7/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 313 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.64>
ST_90 : Operation 314 [6/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 314 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.64>
ST_91 : Operation 315 [5/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 315 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.64>
ST_92 : Operation 316 [4/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 316 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.64>
ST_93 : Operation 317 [3/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 317 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.64>
ST_94 : Operation 318 [2/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 318 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.64>
ST_95 : Operation 319 [1/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 0.21" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 319 'dadd' 'add3_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.14>
ST_96 : Operation 320 [14/14] (5.14ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 320 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.97>
ST_97 : Operation 321 [13/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 321 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.97>
ST_98 : Operation 322 [12/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 322 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.97>
ST_99 : Operation 323 [11/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 323 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.97>
ST_100 : Operation 324 [10/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 324 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.97>
ST_101 : Operation 325 [9/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 325 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.97>
ST_102 : Operation 326 [8/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 326 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.97>
ST_103 : Operation 327 [7/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 327 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.97>
ST_104 : Operation 328 [6/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 328 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.97>
ST_105 : Operation 329 [5/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 329 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.97>
ST_106 : Operation 330 [4/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 330 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.97>
ST_107 : Operation 331 [3/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 331 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.97>
ST_108 : Operation 332 [2/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 332 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.97>
ST_109 : Operation 333 [1/14] (3.97ns)   --->   "%mul4_i_i = dmul i64 %add3_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 333 'dmul' 'mul4_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.64>
ST_110 : Operation 334 [16/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 334 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.64>
ST_111 : Operation 335 [15/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 335 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.64>
ST_112 : Operation 336 [14/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 336 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.64>
ST_113 : Operation 337 [13/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 337 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.64>
ST_114 : Operation 338 [12/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 338 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.64>
ST_115 : Operation 339 [11/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 339 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.64>
ST_116 : Operation 340 [10/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 340 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 3.64>
ST_117 : Operation 341 [9/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 341 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 3.64>
ST_118 : Operation 342 [8/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 342 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.64>
ST_119 : Operation 343 [7/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 343 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.64>
ST_120 : Operation 344 [6/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 344 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.64>
ST_121 : Operation 345 [5/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 345 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.64>
ST_122 : Operation 346 [4/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 346 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 3.64>
ST_123 : Operation 347 [3/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 347 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.64>
ST_124 : Operation 348 [2/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 348 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.64>
ST_125 : Operation 349 [1/16] (3.64ns)   --->   "%add5_i_i = dadd i64 %mul4_i_i, i64 0.33" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 349 'dadd' 'add5_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.14>
ST_126 : Operation 350 [14/14] (5.14ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 350 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.97>
ST_127 : Operation 351 [13/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 351 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.97>
ST_128 : Operation 352 [12/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 352 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 3.97>
ST_129 : Operation 353 [11/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 353 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.97>
ST_130 : Operation 354 [10/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 354 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.97>
ST_131 : Operation 355 [9/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 355 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.97>
ST_132 : Operation 356 [8/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 356 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.97>
ST_133 : Operation 357 [7/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 357 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.97>
ST_134 : Operation 358 [6/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 358 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 3.97>
ST_135 : Operation 359 [5/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 359 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.97>
ST_136 : Operation 360 [4/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 360 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 3.97>
ST_137 : Operation 361 [3/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 361 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.97>
ST_138 : Operation 362 [2/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 362 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.97>
ST_139 : Operation 363 [1/14] (3.97ns)   --->   "%mul6_i_i = dmul i64 %add5_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 363 'dmul' 'mul6_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 0.00>

State 141 <SV = 140> <Delay = 3.64>
ST_141 : Operation 364 [16/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 364 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.64>
ST_142 : Operation 365 [15/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 365 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 3.64>
ST_143 : Operation 366 [14/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 366 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 3.64>
ST_144 : Operation 367 [13/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 367 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 3.64>
ST_145 : Operation 368 [12/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 368 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.64>
ST_146 : Operation 369 [11/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 369 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 3.64>
ST_147 : Operation 370 [10/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 370 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 3.64>
ST_148 : Operation 371 [9/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 371 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 3.64>
ST_149 : Operation 372 [8/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 372 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 3.64>
ST_150 : Operation 373 [7/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 373 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.64>
ST_151 : Operation 374 [6/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 374 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.64>
ST_152 : Operation 375 [5/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 375 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.64>
ST_153 : Operation 376 [4/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 376 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.64>
ST_154 : Operation 377 [3/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 377 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 3.64>
ST_155 : Operation 378 [2/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 378 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 3.64>
ST_156 : Operation 379 [1/16] (3.64ns)   --->   "%add7_i_i = dadd i64 %mul6_i_i, i64 0.25" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 379 'dadd' 'add7_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 5.14>
ST_157 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i64 %d" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 380 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln18, i32 52, i32 62" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 381 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %bitcast_ln18" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 382 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 383 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_ne  i11 %tmp_2, i11 2047" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 383 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 384 [1/1] (3.21ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %trunc_ln18, i52 0" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 384 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 385 [4/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %d, i64 0" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 385 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 386 [14/14] (5.14ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 386 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 5.14> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.97>
ST_158 : Operation 387 [3/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %d, i64 0" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 387 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 388 [13/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 388 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.97>
ST_159 : Operation 389 [2/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %d, i64 0" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 389 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 390 [12/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 390 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.97>
ST_160 : Operation 391 [1/4] (3.12ns)   --->   "%tmp_3 = fcmp_oge  i64 %d, i64 0" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 391 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 392 [11/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 392 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.97>
ST_161 : Operation 393 [10/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 393 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.97>
ST_162 : Operation 394 [9/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 394 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.97>
ST_163 : Operation 395 [8/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 395 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.97>
ST_164 : Operation 396 [7/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 396 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.97>
ST_165 : Operation 397 [6/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 397 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.97>
ST_166 : Operation 398 [5/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 398 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.97>
ST_167 : Operation 399 [4/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 399 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.97>
ST_168 : Operation 400 [3/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 400 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.97>
ST_169 : Operation 401 [2/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 401 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 3.97>
ST_170 : Operation 402 [1/14] (3.97ns)   --->   "%mul8_i_i = dmul i64 %add7_i_i, i64 %d" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 402 'dmul' 'mul8_i_i' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 3.64>
ST_171 : Operation 403 [16/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 403 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 3.64>
ST_172 : Operation 404 [15/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 404 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 3.64>
ST_173 : Operation 405 [14/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 405 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 3.64>
ST_174 : Operation 406 [13/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 406 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 3.64>
ST_175 : Operation 407 [12/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 407 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 3.64>
ST_176 : Operation 408 [11/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 408 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 3.64>
ST_177 : Operation 409 [10/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 409 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 3.64>
ST_178 : Operation 410 [9/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 410 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 3.64>
ST_179 : Operation 411 [8/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 411 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 3.64>
ST_180 : Operation 412 [7/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 412 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 3.64>
ST_181 : Operation 413 [6/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 413 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 3.64>
ST_182 : Operation 414 [5/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 414 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 3.64>
ST_183 : Operation 415 [4/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 415 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 3.64>
ST_184 : Operation 416 [3/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 416 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 3.64>
ST_185 : Operation 417 [2/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 417 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 3.64>
ST_186 : Operation 418 [1/16] (3.64ns)   --->   "%add9_i_i = dadd i64 %mul8_i_i, i64 0.125" [benchmarks/jianyicheng/gSum/src/g.cpp:14->benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 418 'dadd' 'add9_i_i' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 3.64>
ST_187 : Operation 419 [1/1] (0.00ns)   --->   "%s_load = load i64 %s" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 419 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 420 [16/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 420 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 3.64>
ST_188 : Operation 421 [15/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 421 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 3.64>
ST_189 : Operation 422 [14/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 422 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 3.64>
ST_190 : Operation 423 [13/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 423 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 3.64>
ST_191 : Operation 424 [12/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 424 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 3.64>
ST_192 : Operation 425 [11/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 425 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 3.64>
ST_193 : Operation 426 [10/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 426 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 3.64>
ST_194 : Operation 427 [9/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 427 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 3.64>
ST_195 : Operation 428 [8/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 428 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 3.64>
ST_196 : Operation 429 [7/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 429 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 3.64>
ST_197 : Operation 430 [6/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 430 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 3.64>
ST_198 : Operation 431 [5/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 431 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 3.64>
ST_199 : Operation 432 [4/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 432 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 3.64>
ST_200 : Operation 433 [3/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 433 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 3.64>
ST_201 : Operation 434 [2/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 434 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 3.64>
ST_202 : Operation 435 [1/16] (3.64ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i_i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:22->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 435 'dadd' 's_1' <Predicate = true> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 3.06>
ST_203 : Operation 436 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/gSum/src/gSum.cpp:13->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 436 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 437 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/gSum/src/gSum.cpp:13->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 437 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 438 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 438 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%or_ln18 = or i1 %icmp_ln18_1, i1 %icmp_ln18" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 439 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%and_ln18 = and i1 %or_ln18, i1 %tmp_3" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 440 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 441 [1/1] (1.48ns) (out node of the LUT)   --->   "%s_2 = select i1 %and_ln18, i64 %s_1, i64 %s_load" [benchmarks/jianyicheng/gSum/src/gSum.cpp:18->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 441 'select' 's_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 442 [1/1] (1.58ns)   --->   "%store_ln13 = store i64 %s_2, i64 %s" [benchmarks/jianyicheng/gSum/src/gSum.cpp:13->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 442 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_203 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body.i" [benchmarks/jianyicheng/gSum/src/gSum.cpp:16->benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:31]   --->   Operation 443 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 204 <SV = 2> <Delay = 3.21>
ST_204 : Operation 444 [1/1] (0.00ns)   --->   "%s_load_1 = load i64 %s" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 444 'load' 's_load_1' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %s_load_1" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 445 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 446 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln33, i32 52, i32 62" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 446 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i64 %bitcast_ln33" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 447 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 448 [1/1] (1.63ns)   --->   "%icmp_ln33 = icmp_ne  i11 %tmp, i11 2047" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 448 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 449 [1/1] (3.21ns)   --->   "%icmp_ln33_1 = icmp_eq  i52 %trunc_ln33, i52 0" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 449 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 450 [4/4] (3.12ns)   --->   "%tmp_1 = fcmp_oeq  i64 %s_load_1, i64 28.75" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 450 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 3> <Delay = 3.12>
ST_205 : Operation 451 [3/4] (3.12ns)   --->   "%tmp_1 = fcmp_oeq  i64 %s_load_1, i64 28.75" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 451 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 4> <Delay = 3.12>
ST_206 : Operation 452 [2/4] (3.12ns)   --->   "%tmp_1 = fcmp_oeq  i64 %s_load_1, i64 28.75" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 452 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 5> <Delay = 3.12>
ST_207 : Operation 453 [1/4] (3.12ns)   --->   "%tmp_1 = fcmp_oeq  i64 %s_load_1, i64 28.75" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 453 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 6> <Delay = 0.97>
ST_208 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 454 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln33)   --->   "%and_ln33 = and i1 %or_ln33, i1 %tmp_1" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 455 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 456 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln33 = xor i1 %and_ln33, i1 1" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:33]   --->   Operation 456 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i1 %xor_ln33" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:39]   --->   Operation 457 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 458 [1/1] (0.00ns)   --->   "%ret_ln39 = ret i32 %zext_ln39" [benchmarks/jianyicheng/gSum/src/gSum_tb.cpp:39]   --->   Operation 458 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                      (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
i                      (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln14     (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln16               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr                 (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load                 (load             ) [ 00101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_load                 (load             ) [ 00101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d                      (dadd             ) [ 00111111111111111110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
add_i_i                (dadd             ) [ 00111111111111110000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i_i                (dmul             ) [ 00111111111111101110000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add1_i_i               (dadd             ) [ 00111111111100011110000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul2_i_i               (dmul             ) [ 00111111111011111110000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add3_i_i               (dadd             ) [ 00111111000111111110000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul4_i_i               (dmul             ) [ 00111110111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add5_i_i               (dadd             ) [ 00110001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000000000000000000000000000000000000000000000000]
mul6_i_i               (dmul             ) [ 00111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000]
add7_i_i               (dadd             ) [ 00001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000]
bitcast_ln18           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln18              (icmp             ) [ 00111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111100000]
icmp_ln18_1            (icmp             ) [ 00111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111100000]
tmp_3                  (dcmp             ) [ 00111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111100000]
mul8_i_i               (dmul             ) [ 00111111111111111010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000]
add9_i_i               (dadd             ) [ 00111111111111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000]
s_load                 (load             ) [ 00111111111111111010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000]
s_1                    (dadd             ) [ 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
specpipeline_ln13      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln16      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_2                    (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_load_1               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
bitcast_ln33           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln33             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln33              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
icmp_ln33_1            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
tmp_1                  (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
or_ln33                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln33               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln33               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln39               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="A_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="B_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="10" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="d/4 add_i_i/20 add1_i_i/50 add3_i_i/80 add5_i_i/110 add7_i_i/141 add9_i_i/171 s_1/187 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="0" index="1" bw="64" slack="17"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i_i/36 mul2_i_i/66 mul4_i_i/96 mul6_i_i/126 mul8_i_i/157 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/157 tmp_1/204 "/>
</bind>
</comp>

<comp id="118" class="1005" name="reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="1"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i s_1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln14_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln13_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="1"/>
<pin id="135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln16_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln16_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln14_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="1"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bitcast_ln18_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="138"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/157 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/157 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln18_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/157 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln18_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="46"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/157 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln18_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="52" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="46"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/157 "/>
</bind>
</comp>

<comp id="188" class="1004" name="s_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="186"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/187 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln18_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="46"/>
<pin id="194" dir="0" index="1" bw="1" slack="46"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/203 "/>
</bind>
</comp>

<comp id="196" class="1004" name="and_ln18_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="43"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/203 "/>
</bind>
</comp>

<comp id="201" class="1004" name="s_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="0" index="2" bw="64" slack="16"/>
<pin id="205" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2/203 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln13_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="202"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/203 "/>
</bind>
</comp>

<comp id="213" class="1004" name="s_load_1_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="2"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load_1/204 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bitcast_ln33_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/204 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/204 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln33_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/204 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln33_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/204 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln33_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="52" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/204 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln33_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="4"/>
<pin id="249" dir="0" index="1" bw="1" slack="4"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/208 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln33_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="1"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/208 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xor_ln33_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/208 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln39_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/208 "/>
</bind>
</comp>

<comp id="266" class="1005" name="s_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln16_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="285" class="1005" name="A_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="1"/>
<pin id="287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="B_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="1"/>
<pin id="292" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="A_load_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="300" class="1005" name="B_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="305" class="1005" name="d_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="313" class="1005" name="mul_i_i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="318" class="1005" name="add1_i_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1_i_i "/>
</bind>
</comp>

<comp id="323" class="1005" name="mul2_i_i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i_i "/>
</bind>
</comp>

<comp id="328" class="1005" name="add3_i_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i "/>
</bind>
</comp>

<comp id="333" class="1005" name="mul4_i_i_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i_i "/>
</bind>
</comp>

<comp id="338" class="1005" name="add5_i_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5_i_i "/>
</bind>
</comp>

<comp id="343" class="1005" name="mul6_i_i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="2"/>
<pin id="345" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="348" class="1005" name="add7_i_i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add7_i_i "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln18_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="46"/>
<pin id="355" dir="1" index="1" bw="1" slack="46"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln18_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="46"/>
<pin id="360" dir="1" index="1" bw="1" slack="46"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_3_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="43"/>
<pin id="365" dir="1" index="1" bw="1" slack="43"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="mul8_i_i_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8_i_i "/>
</bind>
</comp>

<comp id="373" class="1005" name="add9_i_i_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add9_i_i "/>
</bind>
</comp>

<comp id="378" class="1005" name="s_load_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="384" class="1005" name="s_load_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln33_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="4"/>
<pin id="391" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln33_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="4"/>
<pin id="396" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="98" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="158"><net_src comp="142" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="159" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="162" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="172" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="200"><net_src comp="192" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="118" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="221" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="231" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="247" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="64" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="277"><net_src comp="68" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="284"><net_src comp="136" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="72" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="293"><net_src comp="85" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="298"><net_src comp="79" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="303"><net_src comp="92" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="308"><net_src comp="98" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="316"><net_src comp="108" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="321"><net_src comp="98" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="326"><net_src comp="108" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="331"><net_src comp="98" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="336"><net_src comp="108" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="341"><net_src comp="98" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="346"><net_src comp="108" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="351"><net_src comp="98" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="356"><net_src comp="176" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="361"><net_src comp="182" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="366"><net_src comp="112" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="371"><net_src comp="108" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="376"><net_src comp="98" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="381"><net_src comp="188" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="387"><net_src comp="213" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="392"><net_src comp="235" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="397"><net_src comp="241" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="402"><net_src comp="112" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="251" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: main : A | {2 3 }
	Port: main : B | {2 3 }
  - Chain level:
	State 1
		store_ln14 : 1
		store_ln13 : 1
	State 2
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		zext_ln16 : 1
		A_addr : 2
		A_load : 3
		B_addr : 2
		B_load : 3
		store_ln14 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
		tmp_2 : 1
		trunc_ln18 : 1
		icmp_ln18 : 2
		icmp_ln18_1 : 2
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
		s_1 : 1
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
		store_ln13 : 1
	State 204
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		tmp_1 : 1
	State 205
	State 206
	State 207
	State 208
		ret_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |      grp_fu_98     |    3    |   1112  |   1110  |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_108     |    10   |   558   |   678   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln16_fu_136  |    0    |    0    |    13   |
|          |  icmp_ln18_fu_176  |    0    |    0    |    12   |
|   icmp   | icmp_ln18_1_fu_182 |    0    |    0    |    59   |
|          |  icmp_ln33_fu_235  |    0    |    0    |    12   |
|          | icmp_ln33_1_fu_241 |    0    |    0    |    59   |
|----------|--------------------|---------|---------|---------|
|  select  |     s_2_fu_201     |    0    |    0    |    64   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln16_fu_142  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln18_fu_192   |    0    |    0    |    2    |
|          |   or_ln33_fu_247   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln18_fu_196  |    0    |    0    |    2    |
|          |   and_ln33_fu_251  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln33_fu_256  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   dcmp   |     grp_fu_112     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln16_fu_148  |    0    |    0    |    0    |
|          |  zext_ln39_fu_262  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_2_fu_162    |    0    |    0    |    0    |
|          |     tmp_fu_221     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln18_fu_172 |    0    |    0    |    0    |
|          |  trunc_ln33_fu_231 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    13   |   1670  |   2030  |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    4   |    0   |    0   |
|  B |    4   |    0   |    0   |
+----+--------+--------+--------+
|Total|    8   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   A_addr_reg_285  |   10   |
|   A_load_reg_295  |   64   |
|   B_addr_reg_290  |   10   |
|   B_load_reg_300  |   64   |
|  add1_i_i_reg_318 |   64   |
|  add3_i_i_reg_328 |   64   |
|  add5_i_i_reg_338 |   64   |
|  add7_i_i_reg_348 |   64   |
|  add9_i_i_reg_373 |   64   |
|     d_reg_305     |   64   |
|     i_reg_274     |   10   |
| icmp_ln16_reg_281 |    1   |
|icmp_ln18_1_reg_358|    1   |
| icmp_ln18_reg_353 |    1   |
|icmp_ln33_1_reg_394|    1   |
| icmp_ln33_reg_389 |    1   |
|  mul2_i_i_reg_323 |   64   |
|  mul4_i_i_reg_333 |   64   |
|  mul6_i_i_reg_343 |   64   |
|  mul8_i_i_reg_368 |   64   |
|  mul_i_i_reg_313  |   64   |
|      reg_118      |   64   |
|  s_load_1_reg_384 |   64   |
|   s_load_reg_378  |   64   |
|     s_reg_266     |   64   |
|   tmp_1_reg_399   |    1   |
|   tmp_3_reg_363   |    1   |
+-------------------+--------+
|       Total       |  1125  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_92 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_98    |  p0  |   9  |  64  |   576  ||    48   |
|     grp_fu_98    |  p1  |   8  |  64  |   512  ||    20   |
|    grp_fu_108    |  p0  |   5  |  64  |   320  ||    25   |
|    grp_fu_112    |  p0  |   3  |  64  |   192  ||    14   |
|    grp_fu_112    |  p1  |   2  |  64  |   128  |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1768  || 13.1441 ||   125   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    -   |  1670  |  2030  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   125  |
|  Register |    -   |    -   |    -   |  1125  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   13   |   13   |  2795  |  2155  |
+-----------+--------+--------+--------+--------+--------+
