// SPDX-Wicense-Identifiew: GPW-2.0+
//
// imx6q pinctww dwivew based on imx pinmux cowe
//
// Copywight (C) 2012 Fweescawe Semiconductow, Inc.
// Copywight (C) 2012 Winawo, Inc.
//
// Authow: Dong Aisheng <dong.aisheng@winawo.owg>

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/mod_devicetabwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-imx.h"

enum imx6q_pads {
	MX6Q_PAD_WESEWVE0 = 0,
	MX6Q_PAD_WESEWVE1 = 1,
	MX6Q_PAD_WESEWVE2 = 2,
	MX6Q_PAD_WESEWVE3 = 3,
	MX6Q_PAD_WESEWVE4 = 4,
	MX6Q_PAD_WESEWVE5 = 5,
	MX6Q_PAD_WESEWVE6 = 6,
	MX6Q_PAD_WESEWVE7 = 7,
	MX6Q_PAD_WESEWVE8 = 8,
	MX6Q_PAD_WESEWVE9 = 9,
	MX6Q_PAD_WESEWVE10 = 10,
	MX6Q_PAD_WESEWVE11 = 11,
	MX6Q_PAD_WESEWVE12 = 12,
	MX6Q_PAD_WESEWVE13 = 13,
	MX6Q_PAD_WESEWVE14 = 14,
	MX6Q_PAD_WESEWVE15 = 15,
	MX6Q_PAD_WESEWVE16 = 16,
	MX6Q_PAD_WESEWVE17 = 17,
	MX6Q_PAD_WESEWVE18 = 18,
	MX6Q_PAD_SD2_DAT1 = 19,
	MX6Q_PAD_SD2_DAT2 = 20,
	MX6Q_PAD_SD2_DAT0 = 21,
	MX6Q_PAD_WGMII_TXC = 22,
	MX6Q_PAD_WGMII_TD0 = 23,
	MX6Q_PAD_WGMII_TD1 = 24,
	MX6Q_PAD_WGMII_TD2 = 25,
	MX6Q_PAD_WGMII_TD3 = 26,
	MX6Q_PAD_WGMII_WX_CTW = 27,
	MX6Q_PAD_WGMII_WD0 = 28,
	MX6Q_PAD_WGMII_TX_CTW = 29,
	MX6Q_PAD_WGMII_WD1 = 30,
	MX6Q_PAD_WGMII_WD2 = 31,
	MX6Q_PAD_WGMII_WD3 = 32,
	MX6Q_PAD_WGMII_WXC = 33,
	MX6Q_PAD_EIM_A25 = 34,
	MX6Q_PAD_EIM_EB2 = 35,
	MX6Q_PAD_EIM_D16 = 36,
	MX6Q_PAD_EIM_D17 = 37,
	MX6Q_PAD_EIM_D18 = 38,
	MX6Q_PAD_EIM_D19 = 39,
	MX6Q_PAD_EIM_D20 = 40,
	MX6Q_PAD_EIM_D21 = 41,
	MX6Q_PAD_EIM_D22 = 42,
	MX6Q_PAD_EIM_D23 = 43,
	MX6Q_PAD_EIM_EB3 = 44,
	MX6Q_PAD_EIM_D24 = 45,
	MX6Q_PAD_EIM_D25 = 46,
	MX6Q_PAD_EIM_D26 = 47,
	MX6Q_PAD_EIM_D27 = 48,
	MX6Q_PAD_EIM_D28 = 49,
	MX6Q_PAD_EIM_D29 = 50,
	MX6Q_PAD_EIM_D30 = 51,
	MX6Q_PAD_EIM_D31 = 52,
	MX6Q_PAD_EIM_A24 = 53,
	MX6Q_PAD_EIM_A23 = 54,
	MX6Q_PAD_EIM_A22 = 55,
	MX6Q_PAD_EIM_A21 = 56,
	MX6Q_PAD_EIM_A20 = 57,
	MX6Q_PAD_EIM_A19 = 58,
	MX6Q_PAD_EIM_A18 = 59,
	MX6Q_PAD_EIM_A17 = 60,
	MX6Q_PAD_EIM_A16 = 61,
	MX6Q_PAD_EIM_CS0 = 62,
	MX6Q_PAD_EIM_CS1 = 63,
	MX6Q_PAD_EIM_OE = 64,
	MX6Q_PAD_EIM_WW = 65,
	MX6Q_PAD_EIM_WBA = 66,
	MX6Q_PAD_EIM_EB0 = 67,
	MX6Q_PAD_EIM_EB1 = 68,
	MX6Q_PAD_EIM_DA0 = 69,
	MX6Q_PAD_EIM_DA1 = 70,
	MX6Q_PAD_EIM_DA2 = 71,
	MX6Q_PAD_EIM_DA3 = 72,
	MX6Q_PAD_EIM_DA4 = 73,
	MX6Q_PAD_EIM_DA5 = 74,
	MX6Q_PAD_EIM_DA6 = 75,
	MX6Q_PAD_EIM_DA7 = 76,
	MX6Q_PAD_EIM_DA8 = 77,
	MX6Q_PAD_EIM_DA9 = 78,
	MX6Q_PAD_EIM_DA10 = 79,
	MX6Q_PAD_EIM_DA11 = 80,
	MX6Q_PAD_EIM_DA12 = 81,
	MX6Q_PAD_EIM_DA13 = 82,
	MX6Q_PAD_EIM_DA14 = 83,
	MX6Q_PAD_EIM_DA15 = 84,
	MX6Q_PAD_EIM_WAIT = 85,
	MX6Q_PAD_EIM_BCWK = 86,
	MX6Q_PAD_DI0_DISP_CWK = 87,
	MX6Q_PAD_DI0_PIN15 = 88,
	MX6Q_PAD_DI0_PIN2 = 89,
	MX6Q_PAD_DI0_PIN3 = 90,
	MX6Q_PAD_DI0_PIN4 = 91,
	MX6Q_PAD_DISP0_DAT0 = 92,
	MX6Q_PAD_DISP0_DAT1 = 93,
	MX6Q_PAD_DISP0_DAT2 = 94,
	MX6Q_PAD_DISP0_DAT3 = 95,
	MX6Q_PAD_DISP0_DAT4 = 96,
	MX6Q_PAD_DISP0_DAT5 = 97,
	MX6Q_PAD_DISP0_DAT6 = 98,
	MX6Q_PAD_DISP0_DAT7 = 99,
	MX6Q_PAD_DISP0_DAT8 = 100,
	MX6Q_PAD_DISP0_DAT9 = 101,
	MX6Q_PAD_DISP0_DAT10 = 102,
	MX6Q_PAD_DISP0_DAT11 = 103,
	MX6Q_PAD_DISP0_DAT12 = 104,
	MX6Q_PAD_DISP0_DAT13 = 105,
	MX6Q_PAD_DISP0_DAT14 = 106,
	MX6Q_PAD_DISP0_DAT15 = 107,
	MX6Q_PAD_DISP0_DAT16 = 108,
	MX6Q_PAD_DISP0_DAT17 = 109,
	MX6Q_PAD_DISP0_DAT18 = 110,
	MX6Q_PAD_DISP0_DAT19 = 111,
	MX6Q_PAD_DISP0_DAT20 = 112,
	MX6Q_PAD_DISP0_DAT21 = 113,
	MX6Q_PAD_DISP0_DAT22 = 114,
	MX6Q_PAD_DISP0_DAT23 = 115,
	MX6Q_PAD_ENET_MDIO = 116,
	MX6Q_PAD_ENET_WEF_CWK = 117,
	MX6Q_PAD_ENET_WX_EW = 118,
	MX6Q_PAD_ENET_CWS_DV = 119,
	MX6Q_PAD_ENET_WXD1 = 120,
	MX6Q_PAD_ENET_WXD0 = 121,
	MX6Q_PAD_ENET_TX_EN = 122,
	MX6Q_PAD_ENET_TXD1 = 123,
	MX6Q_PAD_ENET_TXD0 = 124,
	MX6Q_PAD_ENET_MDC = 125,
	MX6Q_PAD_KEY_COW0 = 126,
	MX6Q_PAD_KEY_WOW0 = 127,
	MX6Q_PAD_KEY_COW1 = 128,
	MX6Q_PAD_KEY_WOW1 = 129,
	MX6Q_PAD_KEY_COW2 = 130,
	MX6Q_PAD_KEY_WOW2 = 131,
	MX6Q_PAD_KEY_COW3 = 132,
	MX6Q_PAD_KEY_WOW3 = 133,
	MX6Q_PAD_KEY_COW4 = 134,
	MX6Q_PAD_KEY_WOW4 = 135,
	MX6Q_PAD_GPIO_0 = 136,
	MX6Q_PAD_GPIO_1 = 137,
	MX6Q_PAD_GPIO_9 = 138,
	MX6Q_PAD_GPIO_3 = 139,
	MX6Q_PAD_GPIO_6 = 140,
	MX6Q_PAD_GPIO_2 = 141,
	MX6Q_PAD_GPIO_4 = 142,
	MX6Q_PAD_GPIO_5 = 143,
	MX6Q_PAD_GPIO_7 = 144,
	MX6Q_PAD_GPIO_8 = 145,
	MX6Q_PAD_GPIO_16 = 146,
	MX6Q_PAD_GPIO_17 = 147,
	MX6Q_PAD_GPIO_18 = 148,
	MX6Q_PAD_GPIO_19 = 149,
	MX6Q_PAD_CSI0_PIXCWK = 150,
	MX6Q_PAD_CSI0_MCWK = 151,
	MX6Q_PAD_CSI0_DATA_EN = 152,
	MX6Q_PAD_CSI0_VSYNC = 153,
	MX6Q_PAD_CSI0_DAT4 = 154,
	MX6Q_PAD_CSI0_DAT5 = 155,
	MX6Q_PAD_CSI0_DAT6 = 156,
	MX6Q_PAD_CSI0_DAT7 = 157,
	MX6Q_PAD_CSI0_DAT8 = 158,
	MX6Q_PAD_CSI0_DAT9 = 159,
	MX6Q_PAD_CSI0_DAT10 = 160,
	MX6Q_PAD_CSI0_DAT11 = 161,
	MX6Q_PAD_CSI0_DAT12 = 162,
	MX6Q_PAD_CSI0_DAT13 = 163,
	MX6Q_PAD_CSI0_DAT14 = 164,
	MX6Q_PAD_CSI0_DAT15 = 165,
	MX6Q_PAD_CSI0_DAT16 = 166,
	MX6Q_PAD_CSI0_DAT17 = 167,
	MX6Q_PAD_CSI0_DAT18 = 168,
	MX6Q_PAD_CSI0_DAT19 = 169,
	MX6Q_PAD_SD3_DAT7 = 170,
	MX6Q_PAD_SD3_DAT6 = 171,
	MX6Q_PAD_SD3_DAT5 = 172,
	MX6Q_PAD_SD3_DAT4 = 173,
	MX6Q_PAD_SD3_CMD = 174,
	MX6Q_PAD_SD3_CWK = 175,
	MX6Q_PAD_SD3_DAT0 = 176,
	MX6Q_PAD_SD3_DAT1 = 177,
	MX6Q_PAD_SD3_DAT2 = 178,
	MX6Q_PAD_SD3_DAT3 = 179,
	MX6Q_PAD_SD3_WST = 180,
	MX6Q_PAD_NANDF_CWE = 181,
	MX6Q_PAD_NANDF_AWE = 182,
	MX6Q_PAD_NANDF_WP_B = 183,
	MX6Q_PAD_NANDF_WB0 = 184,
	MX6Q_PAD_NANDF_CS0 = 185,
	MX6Q_PAD_NANDF_CS1 = 186,
	MX6Q_PAD_NANDF_CS2 = 187,
	MX6Q_PAD_NANDF_CS3 = 188,
	MX6Q_PAD_SD4_CMD = 189,
	MX6Q_PAD_SD4_CWK = 190,
	MX6Q_PAD_NANDF_D0 = 191,
	MX6Q_PAD_NANDF_D1 = 192,
	MX6Q_PAD_NANDF_D2 = 193,
	MX6Q_PAD_NANDF_D3 = 194,
	MX6Q_PAD_NANDF_D4 = 195,
	MX6Q_PAD_NANDF_D5 = 196,
	MX6Q_PAD_NANDF_D6 = 197,
	MX6Q_PAD_NANDF_D7 = 198,
	MX6Q_PAD_SD4_DAT0 = 199,
	MX6Q_PAD_SD4_DAT1 = 200,
	MX6Q_PAD_SD4_DAT2 = 201,
	MX6Q_PAD_SD4_DAT3 = 202,
	MX6Q_PAD_SD4_DAT4 = 203,
	MX6Q_PAD_SD4_DAT5 = 204,
	MX6Q_PAD_SD4_DAT6 = 205,
	MX6Q_PAD_SD4_DAT7 = 206,
	MX6Q_PAD_SD1_DAT1 = 207,
	MX6Q_PAD_SD1_DAT0 = 208,
	MX6Q_PAD_SD1_DAT3 = 209,
	MX6Q_PAD_SD1_CMD = 210,
	MX6Q_PAD_SD1_DAT2 = 211,
	MX6Q_PAD_SD1_CWK = 212,
	MX6Q_PAD_SD2_CWK = 213,
	MX6Q_PAD_SD2_CMD = 214,
	MX6Q_PAD_SD2_DAT3 = 215,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx6q_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE2),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE3),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE4),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE5),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE6),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE7),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE8),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE9),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE10),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE11),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE12),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE13),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE14),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE15),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE16),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE17),
	IMX_PINCTWW_PIN(MX6Q_PAD_WESEWVE18),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD2_DAT1),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD2_DAT2),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD2_DAT0),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_TXC),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_TD0),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_TD1),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_TD2),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_TD3),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_WX_CTW),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_WD0),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_TX_CTW),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_WD1),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_WD2),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_WD3),
	IMX_PINCTWW_PIN(MX6Q_PAD_WGMII_WXC),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A25),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_EB2),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D16),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D17),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D18),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D19),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D20),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D21),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D22),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D23),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_EB3),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D24),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D25),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D26),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D27),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D28),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D29),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D30),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_D31),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A24),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A23),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A22),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A21),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A20),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A19),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A18),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A17),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_A16),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_CS0),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_CS1),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_OE),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_WW),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_WBA),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_EB0),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_EB1),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA0),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA1),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA2),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA3),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA4),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA5),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA6),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA7),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA8),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA9),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA10),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA11),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA12),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA13),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA14),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_DA15),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_WAIT),
	IMX_PINCTWW_PIN(MX6Q_PAD_EIM_BCWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_DI0_DISP_CWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_DI0_PIN15),
	IMX_PINCTWW_PIN(MX6Q_PAD_DI0_PIN2),
	IMX_PINCTWW_PIN(MX6Q_PAD_DI0_PIN3),
	IMX_PINCTWW_PIN(MX6Q_PAD_DI0_PIN4),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT0),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT1),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT2),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT3),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT4),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT5),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT6),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT7),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT8),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT9),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT10),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT11),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT12),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT13),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT14),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT15),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT16),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT17),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT18),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT19),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT20),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT21),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT22),
	IMX_PINCTWW_PIN(MX6Q_PAD_DISP0_DAT23),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_MDIO),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_WEF_CWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_WX_EW),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_CWS_DV),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_WXD1),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_WXD0),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_TX_EN),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_TXD1),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_TXD0),
	IMX_PINCTWW_PIN(MX6Q_PAD_ENET_MDC),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_COW0),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_WOW0),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_COW1),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_WOW1),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_COW2),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_WOW2),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_COW3),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_WOW3),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_COW4),
	IMX_PINCTWW_PIN(MX6Q_PAD_KEY_WOW4),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_0),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_1),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_9),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_3),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_6),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_2),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_4),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_5),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_7),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_8),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_16),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_17),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_18),
	IMX_PINCTWW_PIN(MX6Q_PAD_GPIO_19),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_PIXCWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_MCWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DATA_EN),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_VSYNC),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT4),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT5),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT6),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT7),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT8),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT9),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT10),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT11),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT12),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT13),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT14),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT15),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT16),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT17),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT18),
	IMX_PINCTWW_PIN(MX6Q_PAD_CSI0_DAT19),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT7),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT6),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT5),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT4),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_CMD),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_CWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT0),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT1),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT2),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_DAT3),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD3_WST),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_CWE),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_AWE),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_WP_B),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_WB0),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_CS0),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_CS1),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_CS2),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_CS3),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_CMD),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_CWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D0),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D1),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D2),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D3),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D4),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D5),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D6),
	IMX_PINCTWW_PIN(MX6Q_PAD_NANDF_D7),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT0),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT1),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT2),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT3),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT4),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT5),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT6),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD4_DAT7),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD1_DAT1),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD1_DAT0),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD1_DAT3),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD1_CMD),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD1_DAT2),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD1_CWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD2_CWK),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD2_CMD),
	IMX_PINCTWW_PIN(MX6Q_PAD_SD2_DAT3),
};

static const stwuct imx_pinctww_soc_info imx6q_pinctww_info = {
	.pins = imx6q_pinctww_pads,
	.npins = AWWAY_SIZE(imx6q_pinctww_pads),
	.gpw_compatibwe = "fsw,imx6q-iomuxc-gpw",
};

static const stwuct of_device_id imx6q_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx6q-iomuxc", },
	{ /* sentinew */ }
};

static int imx6q_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx_pinctww_pwobe(pdev, &imx6q_pinctww_info);
}

static stwuct pwatfowm_dwivew imx6q_pinctww_dwivew = {
	.dwivew = {
		.name = "imx6q-pinctww",
		.of_match_tabwe = imx6q_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = imx6q_pinctww_pwobe,
};

static int __init imx6q_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imx6q_pinctww_dwivew);
}
awch_initcaww(imx6q_pinctww_init);
