# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Rajagopal V
RegisterNumber: 23002920

## code:
![image](https://github.com/Rajagopalvengatesan/Experiment--02-Implementation-of-combinational-logic-/assets/144870784/6a7416cd-e2f4-4d6d-af6c-9202987c8ee3)

## Truthtable 
![image](https://github.com/Rajagopalvengatesan/Experiment--02-Implementation-of-combinational-logic-/assets/144870784/57933125-df5f-420b-81fd-35412a705b53)




## RTL
![image](https://github.com/Rajagopalvengatesan/Experiment--02-Implementation-of-combinational-logic-/assets/144870784/0fe13539-7012-498e-bbc7-14387bd1a472)

## Timing Diagram
![image](https://github.com/Rajagopalvengatesan/Experiment--02-Implementation-of-combinational-logic-/assets/144870784/e64efaf4-695d-4d44-880d-16e0e226b101)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
