{
  "module_name": "frontend.json",
  "hash_id": "7d9d8d972b8f52e8f58da583438f7595f615857ca9aed65ed3293ad719bfd71c",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power10/frontend.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x1D054\",\n    \"EventName\": \"PM_DTLB_HIT_2M\",\n    \"BriefDescription\": \"Data TLB hit (DERAT reload) page size 2M. Implies radix translation. When MMCR1[16]=0 this event counts only DERAT reloads for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x1D058\",\n    \"EventName\": \"PM_ITLB_HIT_64K\",\n    \"BriefDescription\": \"Instruction TLB hit (IERAT reload) page size 64K. When MMCR1[17]=0 this event counts only for demand misses. When MMCR1[17]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x1F054\",\n    \"EventName\": \"PM_DTLB_HIT\",\n    \"BriefDescription\": \"The PTE required by the instruction was resident in the TLB (data TLB access). When MMCR1[16]=0 this event counts only demand hits. When MMCR1[16]=1 this event includes demand and prefetch. Applies to both HPT and RPT.\"\n  },\n  {\n    \"EventCode\": \"0x100F2\",\n    \"EventName\": \"PM_1PLUS_PPC_CMPL\",\n    \"BriefDescription\": \"Cycles in which at least one instruction is completed by this thread.\"\n  },\n  {\n    \"EventCode\": \"0x100F6\",\n    \"EventName\": \"PM_IERAT_MISS\",\n    \"BriefDescription\": \"IERAT Reloaded to satisfy an IERAT miss. All page sizes are counted by this event. This event only counts instruction demand access.\"\n  },\n  {\n    \"EventCode\": \"0x24050\",\n    \"EventName\": \"PM_IOPS_DISP\",\n    \"BriefDescription\": \"Internal Operations dispatched. PM_IOPS_DISP / PM_INST_DISP will show the average number of internal operations per PowerPC instruction.\"\n  },\n  {\n    \"EventCode\": \"0x2405E\",\n    \"EventName\": \"PM_ISSUE_CANCEL\",\n    \"BriefDescription\": \"An instruction issued and the issue was later cancelled. Only one cancel per PowerPC instruction.\"\n  },\n  {\n    \"EventCode\": \"0x200FA\",\n    \"EventName\": \"PM_BR_TAKEN_CMPL\",\n    \"BriefDescription\": \"Branch Taken instruction completed.\"\n  },\n  {\n    \"EventCode\": \"0x3000A\",\n    \"EventName\": \"PM_DISP_STALL_ITLB_MISS\",\n    \"BriefDescription\": \"Cycles when dispatch was stalled while waiting to resolve an instruction TLB miss.\"\n  },\n  {\n    \"EventCode\": \"0x30012\",\n    \"EventName\": \"PM_FLUSH_COMPLETION\",\n    \"BriefDescription\": \"The instruction that was next to complete (oldest in the pipeline) did not complete because it suffered a flush.\"\n  },\n  {\n    \"EventCode\": \"0x3F046\",\n    \"EventName\": \"PM_ITLB_HIT_1G\",\n    \"BriefDescription\": \"Instruction TLB hit (IERAT reload) page size 1G, which implies Radix Page Table translation is in use. When MMCR1[17]=0 this event counts only for demand misses. When MMCR1[17]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x3C05A\",\n    \"EventName\": \"PM_DTLB_HIT_64K\",\n    \"BriefDescription\": \"Data TLB hit (DERAT reload) page size 64K. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x3E054\",\n    \"EventName\": \"PM_LD_MISS_L1\",\n    \"BriefDescription\": \"Load missed L1, counted at finish time. LMQ merges are not included in this count. i.e. if a load instruction misses on an address that is already allocated on the LMQ, this event will not increment for that load). Note that this count is per slice, so if a load spans multiple slices this event will increment multiple times for a single load.\"\n  },\n  {\n    \"EventCode\": \"0x300FA\",\n    \"EventName\": \"PM_INST_FROM_L3MISS\",\n    \"BriefDescription\": \"The processor's instruction cache was reloaded from beyond the local core's L3 due to a demand miss.\"\n  },\n  {\n    \"EventCode\": \"0x40006\",\n    \"EventName\": \"PM_ISSUE_KILL\",\n    \"BriefDescription\": \"Cycles in which an instruction or group of instructions were cancelled after being issued. This event increments once per occurrence, regardless of how many instructions are included in the issue group.\"\n  },\n  {\n    \"EventCode\": \"0x44056\",\n    \"EventName\": \"PM_VECTOR_ST_CMPL\",\n    \"BriefDescription\": \"Vector store instruction completed.\"\n  },\n  {\n    \"EventCode\": \"0x4E054\",\n    \"EventName\": \"PM_DTLB_HIT_1G\",\n    \"BriefDescription\": \"Data TLB hit (DERAT reload) page size 1G. Implies radix translation. When MMCR1[16]=0 this event counts only for demand misses. When MMCR1[16]=1 this event includes demand misses and prefetches.\"\n  },\n  {\n    \"EventCode\": \"0x400FC\",\n    \"EventName\": \"PM_ITLB_MISS\",\n    \"BriefDescription\": \"Instruction TLB reload (after a miss), all page sizes. Includes only demand misses.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}