#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: selectedDigit_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                                  0.000     0.000
selectedDigit_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     3.307
blink_state_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                             0.000     3.307
blink_state_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                              1.605     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   0.000     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.462     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag.XSL[0] (T_FRAG)                       0.000     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                        1.462     7.837
disp_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                                                   0.000     7.837
disp_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.552     9.389
$iopadmap$main.disp_3.O_DAT[0] (BIDIR_CELL)                                            0.000     9.389
$iopadmap$main.disp_3.O_PAD_$out[0] (BIDIR_CELL)                                       9.809    19.198
out:disp(3).outpad[0] (.output)                                                        0.000    19.198
data arrival time                                                                               19.198

clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                              -19.198
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -19.198


#Path 2
Startpoint: selectedDigit_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                                    0.000     0.000
selectedDigit_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
blink_state_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                               0.000     3.307
blink_state_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                1.605     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                     0.000     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                      1.462     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag.XSL[0] (T_FRAG)                       0.000     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        1.462     7.837
disp_mux4x0_Q_1.t_frag.XB2[0] (T_FRAG)                                                   0.000     7.837
disp_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                    1.552     9.389
$iopadmap$main.disp_2.O_DAT[0] (BIDIR_CELL)                                              0.000     9.389
$iopadmap$main.disp_2.O_PAD_$out[0] (BIDIR_CELL)                                         9.809    19.198
out:disp(2).outpad[0] (.output)                                                          0.000    19.198
data arrival time                                                                                 19.198

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -19.198
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -19.198


#Path 3
Startpoint: selectedDigit_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                                    0.000     0.000
selectedDigit_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
blink_state_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                               0.000     3.307
blink_state_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                1.605     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                     0.000     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                      1.462     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag.XSL[0] (T_FRAG)                       0.000     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag.XZ[0] (T_FRAG)                        1.462     7.837
disp_mux4x0_Q_3.t_frag.XB2[0] (T_FRAG)                                                   0.000     7.837
disp_mux4x0_Q_3.t_frag.XZ[0] (T_FRAG)                                                    1.552     9.389
$iopadmap$main.disp.O_DAT[0] (BIDIR_CELL)                                                0.000     9.389
$iopadmap$main.disp.O_PAD_$out[0] (BIDIR_CELL)                                           9.809    19.198
out:disp(0).outpad[0] (.output)                                                          0.000    19.198
data arrival time                                                                                 19.198

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -19.198
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -19.198


#Path 4
Startpoint: selectedDigit_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                                    0.000     0.000
selectedDigit_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
blink_state_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                               0.000     3.307
blink_state_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                1.605     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                     0.000     4.912
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                      1.462     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag.XSL[0] (T_FRAG)                       0.000     6.375
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag.XZ[0] (T_FRAG)                        1.462     7.837
disp_mux4x0_Q_2.t_frag.XB2[0] (T_FRAG)                                                   0.000     7.837
disp_mux4x0_Q_2.t_frag.XZ[0] (T_FRAG)                                                    1.552     9.389
$iopadmap$main.disp_1.O_DAT[0] (BIDIR_CELL)                                              0.000     9.389
$iopadmap$main.disp_1.O_PAD_$out[0] (BIDIR_CELL)                                         9.809    19.198
out:disp(1).outpad[0] (.output)                                                          0.000    19.198
data arrival time                                                                                 19.198

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -19.198
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -19.198


#Path 5
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : selectedDigit_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                       0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b2.inpad[0] (.input)                                                     0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                             0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                 10.958    10.958
b2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                        0.000    10.958
b2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                         1.305    12.263
b1_fall_LUT3_I1.t_frag.XB2[0] (T_FRAG)                                   0.000    12.263
b1_fall_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.552    13.816
b1_fall_LUT3_I1_O_mux4x0_S0.t_frag.XSL[0] (T_FRAG)                       0.000    13.816
b1_fall_LUT3_I1_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                        1.462    15.278
selectedDigit_dff_Q.QD[0] (Q_FRAG)                                       0.000    15.278
data arrival time                                                                 15.278

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                 0.000     0.000
selectedDigit_dff_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                        0.000     0.000
cell setup time                                                          0.105     0.105
data required time                                                                 0.105
----------------------------------------------------------------------------------------
data required time                                                                 0.105
data arrival time                                                                -15.278
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -15.172


#Path 6
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : selectedDigit_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
b2.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                               0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                   10.958    10.958
b2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
b2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
b1_fall_LUT3_I1.t_frag.XB2[0] (T_FRAG)                                     0.000    12.263
b1_fall_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                      1.552    13.816
b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag.XSL[0] (T_FRAG)                       0.000    13.816
b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        1.462    15.278
selectedDigit_dff_Q_1.QD[0] (Q_FRAG)                                       0.000    15.278
data arrival time                                                                   15.278

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_1.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                          0.000     0.000
cell setup time                                                            0.105     0.105
data required time                                                                   0.105
------------------------------------------------------------------------------------------
data required time                                                                   0.105
data arrival time                                                                  -15.278
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -15.172


#Path 7
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : selectedDigit_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                         0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
b2.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                               0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                   10.958    10.958
b2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
b2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
b1_fall_LUT3_I1.t_frag.XB2[0] (T_FRAG)                                     0.000    12.263
b1_fall_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                      1.552    13.816
b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag.XSL[0] (T_FRAG)                       0.000    13.816
b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag.XZ[0] (T_FRAG)                        1.462    15.278
selectedDigit_dff_Q_2.QD[0] (Q_FRAG)                                       0.000    15.278
data arrival time                                                                   15.278

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
selectedDigit_dff_Q_2.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                          0.000     0.000
cell setup time                                                            0.105     0.105
data required time                                                                   0.105
------------------------------------------------------------------------------------------
data required time                                                                   0.105
data arrival time                                                                  -15.278
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -15.172


#Path 8
Startpoint: mainclock.s2_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                 0.000     0.000
clock source latency                                                                   0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                             0.000     0.000
mainclock.s2_dff_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
mainclock.s2_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag.XB1[0] (T_FRAG)                       0.000     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                        1.581     3.282
disp_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                                   0.000     3.282
disp_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.606     4.888
$iopadmap$main.disp_3.O_DAT[0] (BIDIR_CELL)                                            0.000     4.888
$iopadmap$main.disp_3.O_PAD_$out[0] (BIDIR_CELL)                                       9.809    14.697
out:disp(3).outpad[0] (.output)                                                        0.000    14.697
data arrival time                                                                               14.697

clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                              -14.697
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.697


#Path 9
Startpoint: mainclock.s2_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                     0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                               0.000     0.000
mainclock.s2_dff_Q_3.QCK[0] (Q_FRAG)                                                     0.000     0.000
mainclock.s2_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag.XB1[0] (T_FRAG)                       0.000     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag.XZ[0] (T_FRAG)                        1.581     3.282
disp_mux4x0_Q_3.t_frag.XA2[0] (T_FRAG)                                                   0.000     3.282
disp_mux4x0_Q_3.t_frag.XZ[0] (T_FRAG)                                                    1.606     4.888
$iopadmap$main.disp.O_DAT[0] (BIDIR_CELL)                                                0.000     4.888
$iopadmap$main.disp.O_PAD_$out[0] (BIDIR_CELL)                                           9.809    14.697
out:disp(0).outpad[0] (.output)                                                          0.000    14.697
data arrival time                                                                                 14.697

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -14.697
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -14.697


#Path 10
Startpoint: mainclock.s2_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                     0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                               0.000     0.000
mainclock.s2_dff_Q_2.QCK[0] (Q_FRAG)                                                     0.000     0.000
mainclock.s2_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag.XB1[0] (T_FRAG)                       0.000     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag.XZ[0] (T_FRAG)                        1.581     3.282
disp_mux4x0_Q_2.t_frag.XA2[0] (T_FRAG)                                                   0.000     3.282
disp_mux4x0_Q_2.t_frag.XZ[0] (T_FRAG)                                                    1.606     4.888
$iopadmap$main.disp_1.O_DAT[0] (BIDIR_CELL)                                              0.000     4.888
$iopadmap$main.disp_1.O_PAD_$out[0] (BIDIR_CELL)                                         9.809    14.697
out:disp(1).outpad[0] (.output)                                                          0.000    14.697
data arrival time                                                                                 14.697

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -14.697
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -14.697


#Path 11
Startpoint: mainclock.s2_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                     0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                               0.000     0.000
mainclock.s2_dff_Q_1.QCK[0] (Q_FRAG)                                                     0.000     0.000
mainclock.s2_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag.XB1[0] (T_FRAG)                       0.000     1.701
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        1.581     3.282
disp_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                   0.000     3.282
disp_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                    1.606     4.888
$iopadmap$main.disp_2.O_DAT[0] (BIDIR_CELL)                                              0.000     4.888
$iopadmap$main.disp_2.O_PAD_$out[0] (BIDIR_CELL)                                         9.809    14.697
out:disp(2).outpad[0] (.output)                                                          0.000    14.697
data arrival time                                                                                 14.697

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -14.697
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -14.697


#Path 12
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                      0.000     0.000
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                     1.701     1.701
power_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                   0.000     1.701
power_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                    1.605     3.307
$iopadmap$main.power_3.O_DAT[0] (BIDIR_CELL)                            0.000     3.307
$iopadmap$main.power_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    13.116
out:power(3).outpad[0] (.output)                                        0.000    13.116
data arrival time                                                                13.116

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -13.116
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -13.116


#Path 13
Startpoint: mux_index_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(5).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                      0.000     0.000
mux_index_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                     1.701     1.701
power_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
power_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
$iopadmap$main.power_5.O_DAT[0] (BIDIR_CELL)                            0.000     3.307
$iopadmap$main.power_5.O_PAD_$out[0] (BIDIR_CELL)                       9.809    13.116
out:power(5).outpad[0] (.output)                                        0.000    13.116
data arrival time                                                                13.116

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -13.116
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -13.116


#Path 14
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(4).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                        0.000     0.000
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     1.701
power_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                   0.000     1.701
power_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                    1.549     3.251
$iopadmap$main.power_4.O_DAT[0] (BIDIR_CELL)                            0.000     3.251
$iopadmap$main.power_4.O_PAD_$out[0] (BIDIR_CELL)                       9.809    13.060
out:power(4).outpad[0] (.output)                                        0.000    13.060
data arrival time                                                                13.060

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -13.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -13.060


#Path 15
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                      0.000     0.000
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                     1.701     1.701
power_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                                   0.000     1.701
power_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                    1.549     3.251
$iopadmap$main.power_2.O_DAT[0] (BIDIR_CELL)                            0.000     3.251
$iopadmap$main.power_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    13.060
out:power(2).outpad[0] (.output)                                        0.000    13.060
data arrival time                                                                13.060

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -13.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -13.060


#Path 16
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                    0.000     0.000
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     1.701
power_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                                 0.000     1.701
power_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                  1.549     3.251
$iopadmap$main.power.O_DAT[0] (BIDIR_CELL)                            0.000     3.251
$iopadmap$main.power.O_PAD_$out[0] (BIDIR_CELL)                       9.809    13.060
out:power(0).outpad[0] (.output)                                      0.000    13.060
data arrival time                                                              13.060

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -13.060
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -13.060


#Path 17
Startpoint: mux_index_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                      0.000     0.000
mux_index_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                     1.701     1.701
power_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                   0.000     1.701
power_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                    1.549     3.251
$iopadmap$main.power_1.O_DAT[0] (BIDIR_CELL)                            0.000     3.251
$iopadmap$main.power_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    13.060
out:power(1).outpad[0] (.output)                                        0.000    13.060
data arrival time                                                                13.060

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -13.060
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -13.060


#Path 18
Startpoint: b1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : paused_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b1.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b1.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b1_fall_LUT2_O.t_frag.XAB[0] (T_FRAG)                              0.000    10.958
b1_fall_LUT2_O.t_frag.XZ[0] (T_FRAG)                               1.305    12.263
paused_dffe_Q.QEN[0] (Q_FRAG)                                      0.000    12.263
data arrival time                                                           12.263

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                   -0.591    -0.591
data required time                                                          -0.591
----------------------------------------------------------------------------------
data required time                                                          -0.591
data arrival time                                                          -12.263
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -12.854


#Path 19
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  0.000     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    10.862
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.TA1[0] (C_FRAG)                                          0.000    10.862
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.721    12.584
mainclock.h2_dff_Q_2.QD[0] (Q_FRAG)                                                          0.000    12.584
data arrival time                                                                                     12.584

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q_2.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.584
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.478


#Path 20
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  0.000     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    10.862
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.TA1[0] (C_FRAG)                                          0.000    10.862
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.721    12.584
mainclock.a_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    12.584
data arrival time                                                                                     12.584

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.584
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.478


#Path 21
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  0.000     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    10.862
mainclock.a_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            0.000    10.862
mainclock.a_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    12.568
mainclock.h2_dff_Q.QD[0] (Q_FRAG)                                                            0.000    12.568
data arrival time                                                                                     12.568

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.568
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.462


#Path 22
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  0.000     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    10.862
mainclock.a_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            0.000    10.862
mainclock.a_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    12.568
mainclock.a_dff_Q.QD[0] (Q_FRAG)                                                             0.000    12.568
data arrival time                                                                                     12.568

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.568
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.462


#Path 23
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    10.777
mainclock.b_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            0.000    10.777
mainclock.b_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    12.482
mainclock.b_dff_Q.QD[0] (Q_FRAG)                                                             0.000    12.482
data arrival time                                                                                     12.482

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.b_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.482
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.377


#Path 24
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    10.777
mainclock.b_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            0.000    10.777
mainclock.b_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    12.482
mainclock.h1_dff_Q.QD[0] (Q_FRAG)                                                            0.000    12.482
data arrival time                                                                                     12.482

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h1_dff_Q.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.482
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.377


#Path 25
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.TB2[0] (C_FRAG)                                0.000     9.171
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.691    10.862
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.862
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.324
mainclock.h1_dff_Q_1.QD[0] (Q_FRAG)                                                          0.000    12.324
data arrival time                                                                                     12.324

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h1_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.324
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.219


#Path 26
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.TB2[0] (C_FRAG)                                0.000     9.171
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.691    10.862
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.862
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.324
mainclock.b_dff_Q_1.QD[0] (Q_FRAG)                                                           0.000    12.324
data arrival time                                                                                     12.324

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.324
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.219


#Path 27
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     9.171
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    10.777
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.777
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.239
mainclock.b_dff_Q_3.QD[0] (Q_FRAG)                                                           0.000    12.239
data arrival time                                                                                     12.239

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.239
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.133


#Path 28
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     9.171
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    10.777
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.777
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.239
mainclock.m2_dff_Q_1.QD[0] (Q_FRAG)                                                          0.000    12.239
data arrival time                                                                                     12.239

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.m2_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.239
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.133


#Path 29
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     9.171
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    10.777
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.777
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.239
mainclock.a_dff_Q_3.QD[0] (Q_FRAG)                                                           0.000    12.239
data arrival time                                                                                     12.239

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q_3.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.239
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.133


#Path 30
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     9.171
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    10.777
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.777
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.239
mainclock.c_dff_Q_1.QD[0] (Q_FRAG)                                                           0.000    12.239
data arrival time                                                                                     12.239

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.239
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.133


#Path 31
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     9.171
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    10.777
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.777
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.239
mainclock.h2_dff_Q_3.QD[0] (Q_FRAG)                                                          0.000    12.239
data arrival time                                                                                     12.239

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q_3.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.239
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.133


#Path 32
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     9.171
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    10.777
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.777
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.239
mainclock.h1_dff_Q_3.QD[0] (Q_FRAG)                                                          0.000    12.239
data arrival time                                                                                     12.239

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h1_dff_Q_3.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.239
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.133


#Path 33
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    12.209
blinkdiv_dff_Q_3.QD[0] (Q_FRAG)                                                                         0.000    12.210
data arrival time                                                                                                12.210

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -12.210
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -12.104


#Path 34
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  0.000     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    10.862
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          0.000    10.862
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.305    12.168
mainclock.a_dff_Q_1.QD[0] (Q_FRAG)                                                           0.000    12.168
data arrival time                                                                                     12.168

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.168
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.062


#Path 35
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  0.000     9.171
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    10.862
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          0.000    10.862
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.305    12.168
mainclock.h2_dff_Q_1.QD[0] (Q_FRAG)                                                          0.000    12.168
data arrival time                                                                                     12.168

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q_1.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.168
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -12.062


#Path 36
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    10.777
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          0.000    10.777
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.305    12.082
mainclock.b_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    12.082
data arrival time                                                                                     12.082

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.b_dff_Q_2.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.082
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -11.977


#Path 37
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     9.171
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    10.777
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          0.000    10.777
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.305    12.082
mainclock.h1_dff_Q_2.QD[0] (Q_FRAG)                                                          0.000    12.082
data arrival time                                                                                     12.082

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h1_dff_Q_2.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -12.082
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -11.977


#Path 38
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     8.942
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    10.548
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    10.548
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    12.010
mainclock.d_dff_Q_2.QD[0] (Q_FRAG)                                                             0.000    12.010
data arrival time                                                                                       12.010

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -12.010
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.905


#Path 39
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     8.942
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    10.548
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    10.548
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    12.010
mainclock.m1_dff_Q_2.QD[0] (Q_FRAG)                                                            0.000    12.010
data arrival time                                                                                       12.010

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q_2.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -12.010
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.905


#Path 40
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    0.000     8.942
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    10.404
mainclock.d_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              0.000    10.404
mainclock.d_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    11.998
mainclock.d_dff_Q.QD[0] (Q_FRAG)                                                               0.000    11.998
data arrival time                                                                                       11.998

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.998
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.892


#Path 41
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    0.000     8.942
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    10.404
mainclock.d_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              0.000    10.404
mainclock.d_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    11.998
mainclock.m1_dff_Q.QD[0] (Q_FRAG)                                                              0.000    11.998
data arrival time                                                                                       11.998

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.998
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.892


#Path 42
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_14.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 43
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_16.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 44
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_15.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 45
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_18.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 46
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_13.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 47
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_4.QD[0] (Q_FRAG)                                                                         0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 48
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    11.909
blinkdiv_dff_Q_23.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 49
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_25.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 50
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_17.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 51
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_12.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 52
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_11.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 53
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_10.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 54
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_9.QD[0] (Q_FRAG)                                                                         0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 55
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_8.QD[0] (Q_FRAG)                                                                         0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 56
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_7.QD[0] (Q_FRAG)                                                                         0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 57
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_6.QD[0] (Q_FRAG)                                                                         0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 58
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                               0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                1.305    11.909
blinkdiv_dff_Q_5.QD[0] (Q_FRAG)                                                                         0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 59
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_24.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 60
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_22.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 61
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_21.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 62
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                              0.000    10.604
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                               1.305    11.909
blinkdiv_dff_Q_20.QD[0] (Q_FRAG)                                                                        0.000    11.909
data arrival time                                                                                                11.909

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -11.909
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.804


#Path 63
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    0.000     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    10.248
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    10.248
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    11.710
mainclock.m2_dff_Q_3.QD[0] (Q_FRAG)                                                            0.000    11.710
data arrival time                                                                                       11.710

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m2_dff_Q_3.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.710
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.604


#Path 64
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    0.000     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    10.248
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000    10.248
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    11.710
mainclock.c_dff_Q_3.QD[0] (Q_FRAG)                                                             0.000    11.710
data arrival time                                                                                       11.710

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.710
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.604


#Path 65
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                1.605    11.637
clkdiv_dff_Q_8.QD[0] (Q_FRAG)                                                                                        0.000    11.637
data arrival time                                                                                                             11.637

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.637
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.531


#Path 66
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605    11.637
clkdiv_dff_Q_3.QD[0] (Q_FRAG)                                                                                        0.000    11.637
data arrival time                                                                                                             11.637

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.637
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.531


#Path 67
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593    11.624
clkdiv_dff_Q_4.QD[0] (Q_FRAG)                                                                                        0.000    11.624
data arrival time                                                                                                             11.624

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.624
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.519


#Path 68
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000     8.942
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    10.248
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            0.000    10.248
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.305    11.553
mainclock.m1_dff_Q_1.QD[0] (Q_FRAG)                                                            0.000    11.553
data arrival time                                                                                       11.553

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q_1.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.553
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.448


#Path 69
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000     8.942
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    10.248
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            0.000    10.248
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.305    11.553
mainclock.d_dff_Q_1.QD[0] (Q_FRAG)                                                             0.000    11.553
data arrival time                                                                                       11.553

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.553
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.448


#Path 70
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    0.000     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    10.248
mainclock.c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              0.000    10.248
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    11.553
mainclock.m2_dff_Q.QD[0] (Q_FRAG)                                                              0.000    11.553
data arrival time                                                                                       11.553

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m2_dff_Q.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.553
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.448


#Path 71
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    0.000     8.942
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    10.248
mainclock.c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              0.000    10.248
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    11.553
mainclock.c_dff_Q.QD[0] (Q_FRAG)                                                               0.000    11.553
data arrival time                                                                                       11.553

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.553
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.448


#Path 72
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_23.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 73
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_14.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 74
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_12.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 75
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_11.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 76
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_10.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 77
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_9.QD[0] (Q_FRAG)                                                                                        0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 78
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                          0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    11.336
clkdiv_dff_Q_19.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_19.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 79
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    11.336
clkdiv_dff_Q_13.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 80
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_7.QD[0] (Q_FRAG)                                                                                        0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 81
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_6.QD[0] (Q_FRAG)                                                                                        0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 82
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_24.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 83
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_22.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 84
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_21.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 85
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_20.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 86
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_18.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 87
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_17.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 88
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_16.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 89
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                              0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                               1.305    11.336
clkdiv_dff_Q_15.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 90
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_5.QD[0] (Q_FRAG)                                                                                        0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 91
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                               0.000    10.031
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                1.305    11.336
clkdiv_dff_Q_25.QD[0] (Q_FRAG)                                                                                       0.000    11.336
data arrival time                                                                                                             11.336

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -11.336
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -11.231


#Path 92
Startpoint: blinkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blink_state_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
blinkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000     3.164
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.769
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     6.231
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     7.536
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     8.998
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.604
blink_state_dffe_Q.QEN[0] (Q_FRAG)                                                                      0.000    10.604
data arrival time                                                                                                10.604

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blink_state_dffe_Q.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                        -0.591    -0.591
data required time                                                                                               -0.591
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.591
data arrival time                                                                                               -10.604
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -11.195


#Path 93
Startpoint: muxdiv_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                  0.000     0.000
muxdiv_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     5.864
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.170
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     7.170
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     8.475
muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     8.475
muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     9.780
muxdiv_dff_Q_9_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                 0.000     9.780
muxdiv_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.462    11.242
muxdiv_dff_Q_6.QD[0] (Q_FRAG)                                                    0.000    11.242
data arrival time                                                                         11.242

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                   0.000     0.000
clock uncertainty                                                                0.000     0.000
cell setup time                                                                  0.105     0.105
data required time                                                                         0.105
------------------------------------------------------------------------------------------------
data required time                                                                         0.105
data arrival time                                                                        -11.242
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.137


#Path 94
Startpoint: muxdiv_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                  0.000     0.000
muxdiv_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     5.864
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.170
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     7.170
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     8.475
muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                         0.000     8.475
muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305     9.780
muxdiv_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   0.000     9.780
muxdiv_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    11.242
muxdiv_dff_Q_5.QD[0] (Q_FRAG)                                                    0.000    11.242
data arrival time                                                                         11.242

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                   0.000     0.000
clock uncertainty                                                                0.000     0.000
cell setup time                                                                  0.105     0.105
data required time                                                                         0.105
------------------------------------------------------------------------------------------------
data required time                                                                         0.105
data arrival time                                                                        -11.242
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.137


#Path 95
Startpoint: b1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b1_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b1.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b1.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b1_prev_dff_Q.QD[0] (Q_FRAG)                                       0.000    10.958
data arrival time                                                           10.958

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b1_prev_dff_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                    0.105     0.105
data required time                                                           0.105
----------------------------------------------------------------------------------
data required time                                                           0.105
data arrival time                                                          -10.958
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -10.853


#Path 96
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b2_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b2.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b2_prev_dff_Q.QD[0] (Q_FRAG)                                       0.000    10.958
data arrival time                                                           10.958

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b2_prev_dff_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                    0.105     0.105
data required time                                                           0.105
----------------------------------------------------------------------------------
data required time                                                           0.105
data arrival time                                                          -10.958
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -10.853


#Path 97
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                          0.000     9.171
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.605    10.777
mainclock.m2_dff_Q_2.QD[0] (Q_FRAG)                                                          0.000    10.777
data arrival time                                                                                     10.777

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.m2_dff_Q_2.QCK[0] (Q_FRAG)                                                         0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -10.777
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -10.671


#Path 98
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                            0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                        0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       0.000     7.480
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691     9.171
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                          0.000     9.171
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.605    10.777
mainclock.c_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    10.777
data arrival time                                                                                     10.777

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                                          0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -10.777
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -10.671


#Path 99
Startpoint: clkdiv_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : aclk_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clkdiv_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                     1.701     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     3.251
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     4.832
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     0.000     6.137
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                               0.000     7.730
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                0.996     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.726
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.031
aclk_dffe_Q.QEN[0] (Q_FRAG)                                                                                          0.000    10.031
data arrival time                                                                                                             10.031

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
aclk_dffe_Q.QCK[0] (Q_FRAG)                                                                                          0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                     -0.591    -0.591
data required time                                                                                                            -0.591
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.591
data arrival time                                                                                                            -10.031
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -10.622


#Path 100
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.462     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    0.000     3.164
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.549     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.713
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     6.018
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000     7.480
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462     8.942
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000     8.942
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462    10.404
mainclock.m1_dff_Q_3.QD[0] (Q_FRAG)                                                            0.000    10.404
data arrival time                                                                                       10.404

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q_3.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -10.404
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -10.299


#End of timing report
