// Seed: 3403417963
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2,
    output tri1 id_3,
    output wire id_4
);
  wire id_6;
  module_2(
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1
    , id_8,
    input  tri   id_2,
    input  wand  id_3,
    output wor   id_4,
    input  wire  id_5,
    output tri0  id_6
);
  wire id_9;
  assign id_8 = 1;
  module_0(
      id_3, id_1, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_19;
  logic [7:0] id_20;
  tri id_21 = id_14 == id_14;
  always @(id_13 or negedge id_1) id_17 = id_20[1 : 1] < id_9;
endmodule
