// Seed: 357479537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  tri0 id_6;
  assign id_6 = id_4 == 1;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15
);
  assign id_3 = id_2;
  wire id_17;
  wire id_18 = 1;
  wire id_19;
  module_0(
      id_19, id_19, id_17, id_18, id_18
  );
endmodule
