// Seed: 1212087468
module module_0 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6
    , id_20,
    input tri1 id_7,
    input tri1 id_8,
    output tri id_9,
    input tri0 id_10,
    output wor id_11,
    input tri id_12,
    output tri id_13,
    output uwire id_14,
    output tri1 id_15,
    input wor id_16,
    input tri id_17,
    output tri1 id_18
);
  assign id_20 = id_10;
endmodule
module module_1 #(
    parameter id_1  = 32'd12,
    parameter id_13 = 32'd48,
    parameter id_14 = 32'd72,
    parameter id_18 = 32'd59,
    parameter id_19 = 32'd9,
    parameter id_2  = 32'd36,
    parameter id_6  = 32'd10,
    parameter id_8  = 32'd42
) (
    input tri0 id_0,
    input wand _id_1,
    output tri0 _id_2,
    output wor id_3
    , id_24,
    input tri0 id_4,
    input uwire id_5,
    output tri1 _id_6,
    input supply0 id_7,
    output wire _id_8,
    output uwire id_9,
    output wand id_10,
    input tri id_11,
    input tri0 id_12,
    input wire _id_13,
    input supply0 _id_14,
    input uwire id_15,
    output wand id_16,
    input supply0 id_17,
    output tri1 _id_18,
    output tri _id_19,
    input wor id_20,
    input tri1 id_21,
    input supply1 id_22
    , id_25
);
  struct packed {
    logic [1 : ""] id_26;
    logic [id_2 : id_6] id_27;
    logic [-1 'b0 : -1] id_28;
    logic [id_13  ?  (  -1 'b0 ) : -1  ?  id_14 : id_8  ?  id_19  +  id_1 : -1 'b0 : -1] id_29;
  } [id_18 : -1] id_30;
  logic id_31;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_16,
      id_11,
      id_12,
      id_0,
      id_17,
      id_22,
      id_4,
      id_9,
      id_17,
      id_10,
      id_5,
      id_3,
      id_9,
      id_10,
      id_11,
      id_4,
      id_9
  );
  wire id_32;
endmodule
