Project 1 is about implementing Logic gates in the HDL (Hardware description language) and carrying out exhaustive testing using the provided test scripts. 

All the following chips have been tested.

Implemented using solely the NAND gate.