read -sv run_verilog_mid/adder_32b_16_72_272f763181a8ecc0ef71233648861138.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_72_272f763181a8ecc0ef71233648861138_yosys.v
