$date
	Sat Oct 22 21:00:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#159027
b100 !
1"
#159030
b100 &
b100 %
1$
#159031
0"
#159034
b10 &
b10 %
#159038
b1 &
1#
b1 %
#159042
b0 &
b0 %
0#
0$
#1207289
b1101 !
1"
#1207290
b1101 &
b1101 %
1$
#1207291
0"
#1207294
b101000 &
b101000 %
#1207298
b10100 &
b10100 %
#1207302
b1010 &
b1010 %
#1207306
b101 &
b101 %
#1207310
b10000 &
b10000 %
#1207314
b1000 &
b1000 %
#1207318
b100 &
b100 %
#1207322
b10 &
b10 %
#1207326
b1 &
1#
b1 %
#1207330
b0 &
b0 %
0#
0$
#2146242
b10000 &
b10000 %
1$
b10000 !
1"
#2146243
0"
#2146246
b1000 &
b1000 %
#2146250
b100 &
b100 %
#2146254
b10 &
b10 %
#2146258
b1 &
b1 %
1#
#2146262
b0 &
0#
b0 %
0$
#4500012
