/*
   Copyright 2013 Technical University of Denmark, DTU Compute.
   All rights reserved.

   This file is part of the time-predictable VLIW processor Patmos.

   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions are met:

      1. Redistributions of source code must retain the above copyright notice,
         this list of conditions and the following disclaimer.

      2. Redistributions in binary form must reproduce the above copyright
         notice, this list of conditions and the following disclaimer in the
         documentation and/or other materials provided with the distribution.

   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER ``AS IS'' AND ANY EXPRESS
   OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
   OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
   NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY
   DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
   (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
   LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
   ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

   The views and conclusions contained in the software and documentation are
   those of the authors and should not be interpreted as representing official
   policies, either expressed or implied, of the copyright holder.
 */

/*
 * Possible register file for Patmos and other example Chisel code.
 *
 * Author: Martin Schoeberl (martin@jopdesign.com)
 *
 */

package example

import Chisel._
import Node._



class CollectSnippets() extends Module {
  val io = Bits(width=10)

    def unary(func: Bits, op: Bits): Bits = {
    val ops = op.toSInt
    MuxLookup(func.toUInt, Bool(false), Array(
      (Bits("b00"), Cat(Fill(24, op(7)), op(7, 0))),
      (Bits("b01"), Cat(Fill(16, op(15)), op(15, 0))),
      (Bits("b10"), Cat(Bits(0, 16), op(15, 0))),
      (Bits("b11"), Mux(ops(31), -ops, ops)))) // I don't like abs
  }

// Rotate
//      // I don't like them and the following is an inefficient description of the rotate
//      is(Bits("b1000")) { result := ((op1 << shamt) | (op1 >> (UInt(32) - shamt))).toUInt }
//      // Rotate right is the same as rotate left
//      is(Bits("b1001")) { result := ((op1 >> shamt) | (op1 << (UInt(32) - shamt))).toUInt }

// ****** register file variations **********

  // we could make it configurable if using a RAM block or not
  // we can also collect those code snippets somewhere else
  // to keep the main code clean and small

//  val mem1 = Mem(32) { Bits(width=32) }
//  val mem2 = Mem(32) { Bits(width=32) }
//
//  // is it really modeled as output register?
//  // I would prefer address registers
//  val d1 = Reg() { Bits(width=32) }
//  val d2 = Reg() { Bits(width=32) }
//
//  // Where is the register for write?
//  when(io.rfWrite.wrEn) {
//    mem1(io.rfWrite.wrAddr.toUInt) := io.rfWrite.wrData
//    mem2(io.rfWrite.wrAddr.toUInt) := io.rfWrite.wrData
//  }
//  // Who is looking for read during write hazard?
//  // R0 handling could be done here, in decode, or as part of forwarding
//  d1 := mem1(io.rfRead.rs1Addr.toUInt)
//  d2 := mem2(io.rfRead.rs2Addr.toUInt)


//  // val rf = Vec(32){ Reg() { Bits(width = 32) } }
//  // the reset version generates more logic and a slower fmax
//  val rf = Vec(32){ Reg(init = Bits(0, width = 32)) }
//
//  when(io.rfWrite.wrEn) {
//    rf(io.rfWrite.wrAddr.toUInt) := io.rfWrite.wrData
//  }
//
//  io.rfRead.rsData(0) := rf(io.rfRead.rsAddr(0).toUInt)
//  io.rfRead.rsData(1) := rf(io.rfRead.rsAddr(1).toUInt)
//  // maybe do register 0 here
//  // R0 handling could be done here, in decode, or as part of forwarding
//  // Or we are just happy with relying on the fact that the registers are reset
//  // and just disable writing to register 0


//  class RFile extends Bundle() {
//    val regs = Vec(32) { Bits(width=32) }
//  }
//  val rf = Reg(new RFile())
//
//  val d1 = rf.regs(io.rfRead.rs1Addr.toUInt)
//  val d2 = rf.regs(io.rfRead.rs2Addr.toUInt)

//  val rf = new Array[{ Bits(width=32) }](32)
//  for (i <= 0 until 32)
//    rf(i) = new Reg() { Bits(width=32)}

//  val rf = Vec(Reg { Bits(width=32)}, Reg { Bits(width=32)})
//  val d1 = rf(io.rfRead.rs1Addr(0,0).toUInt)
//  // Where is the register for write?
//  when(io.rfWrite.wrEn) {
//    mem1(io.rfWrite.wrAddr.toUInt) := io.rfWrite.wrData
//    mem2(io.rfWrite.wrAddr.toUInt) := io.rfWrite.wrData
//  }
//  // Who is looking for read during write hazard?
//  // R0 handling could be done here, in decode, or as part of forwarding
//
//  d1 := mem1(io.rfRead.rs1Addr.toUInt)
//  d2 := mem2(io.rfRead.rs2Addr.toUInt)

//  v(1) = Bits("h_0004_0001") // addi    r2 = r0, 1;

}
