;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @100, -104
	MOV -1, <-20
	SUB @127, 106
	ADD -7, <-20
	ADD 270, 1
	JMP -7, @-20
	MOV -1, <-20
	JMZ -7, @-20
	ADD 0, @2
	JMP @72, #200
	CMP #12, @200
	SUB @127, 106
	CMP @121, 103
	MOV -1, <-20
	JMZ 0, <42
	CMP #12, @200
	CMP -7, <-420
	CMP -7, <-420
	SUB @127, 106
	JMN 0, #2
	MOV 270, 61
	CMP @121, 103
	DAT #10, #8
	SPL -7, @-420
	ADD 10, 8
	ADD 0, @2
	SLT -1, <-20
	SPL <121, 106
	SUB @127, 100
	SUB -7, <-420
	JMN 121, 0
	JMN 121, 0
	JMN 121, 0
	SPL 10, 8
	DAT <12, <200
	JMN 0, #2
	SUB 10, 8
	SLT -1, <-20
	SUB -7, <-420
	MOV -0, <-21
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	SLT -1, <-20
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
