"D:\KTU\SkaitmenineLogika\VHDL(Lab4)\KombinacinesTestas\src\TestBench\decoder_TB.vhd" VHDL work 1 0 0 -02
. . 0 0 0