

================================================================
== Synthesis Summary Report of 'gesture_model'
================================================================
+ General Information: 
    * Date:           Mon Sep  2 18:51:18 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        vitis_test
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+-----------+-------------+-------------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |           |             |             |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+-----------+-------------+-------------+-----+
    |+ gesture_model*                       |     -|  0.19|    69392|  6.939e+05|         -|    60430|      -|  dataflow|  59 (13%)|  141 (39%)|  16184 (11%)|  14286 (20%)|    -|
    | + Loop_VITIS_LOOP_149_1_proc8         |     -|  5.25|      122|  1.220e+03|         -|      122|      -|        no|         -|          -|      9 (~0%)|     64 (~0%)|    -|
    |  o VITIS_LOOP_149_1                   |     -|  7.30|      120|  1.200e+03|         1|        1|    120|       yes|         -|          -|            -|            -|    -|
    | + conv1d_0                            |     -|  0.28|     3799|  3.799e+04|         -|     3799|      -|        no|         -|    10 (2%)|    1614 (1%)|    1259 (1%)|    -|
    |  o VITIS_LOOP_25_1_VITIS_LOOP_27_2    |    II|  7.30|     3797|  3.797e+04|        24|        2|   1888|       yes|         -|          -|            -|            -|    -|
    | + batch_normalization_0               |     -|  0.19|     1918|  1.918e+04|         -|     1918|      -|        no|         -|     9 (2%)|    1662 (1%)|    1142 (1%)|    -|
    |  o VITIS_LOOP_44_1_VITIS_LOOP_46_2    |     -|  7.30|     1916|  1.916e+04|        30|        1|   1888|       yes|         -|          -|            -|            -|    -|
    | + max_pooling1d_0                     |     -|  3.28|     1892|  1.892e+04|         -|     1892|      -|        no|         -|          -|     86 (~0%)|    321 (~0%)|    -|
    |  o VITIS_LOOP_55_1_VITIS_LOOP_57_2    |    II|  7.30|     1890|  1.890e+04|         5|        2|    944|       yes|         -|          -|            -|            -|    -|
    | + Loop_VITIS_LOOP_77_1_proc           |     -|  4.11|      946|  9.460e+03|         -|      946|      -|        no|         -|          -|     46 (~0%)|    261 (~0%)|    -|
    |  o VITIS_LOOP_77_1_VITIS_LOOP_79_2    |     -|  7.30|      944|  9.440e+03|         2|        1|    944|       yes|         -|          -|            -|            -|    -|
    | + dense_0                             |     -|  0.28|    60429|  6.043e+05|         -|    60429|      -|        no|   30 (6%)|     5 (1%)|    740 (~0%)|     763 (1%)|    -|
    |  o VITIS_LOOP_88_1_VITIS_LOOP_91_2    |    II|  7.30|    60427|  6.043e+05|        16|        4|  15104|       yes|         -|          -|            -|            -|    -|
    | + batch_normalization_1               |     -|  0.19|       45|    450.000|         -|       45|      -|        no|         -|     9 (2%)|   1267 (~0%)|     905 (1%)|    -|
    |  o VITIS_LOOP_101_1                   |     -|  7.30|       43|    430.000|        29|        1|     16|       yes|         -|          -|            -|            -|    -|
    | + dense_1                             |     -|  0.19|      234|  2.340e+03|         -|      234|      -|        no|         -|  108 (30%)|   10457 (7%)|   9408 (13%)|    -|
    |  + dense_1_Pipeline_VITIS_LOOP_109_1  |     -|  0.19|       93|    930.000|         -|       93|      -|        no|         -|   80 (22%)|    7979 (5%)|    5845 (8%)|    -|
    |   o VITIS_LOOP_109_1                  |     -|  7.30|       91|    910.000|        73|        1|     20|       yes|         -|          -|            -|            -|    -|
    |  + dense_1_Pipeline_VITIS_LOOP_120_3  |     -|  0.39|       80|    800.000|         -|       80|      -|        no|         -|          -|    280 (~0%)|    201 (~0%)|    -|
    |   o VITIS_LOOP_120_3                  |    II|  7.30|       78|    780.000|        22|        3|     20|       yes|         -|          -|            -|            -|    -|
    |  + dense_1_Pipeline_VITIS_LOOP_124_4  |     -|  0.24|       48|    480.000|         -|       48|      -|        no|         -|          -|    321 (~0%)|     91 (~0%)|    -|
    |   o VITIS_LOOP_124_4                  |     -|  7.30|       46|    460.000|        28|        1|     20|       yes|         -|          -|            -|            -|    -|
    | + Loop_VITIS_LOOP_171_3_proc9         |     -|  6.08|       23|    230.000|         -|       23|      -|        no|         -|          -|     11 (~0%)|     85 (~0%)|    -|
    |  o VITIS_LOOP_171_3                   |     -|  7.30|       21|    210.000|         3|        1|     20|       yes|         -|          -|            -|            -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+---------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface     | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+---------------+---------------+-------+-------+-------+--------+-------+--------+
| input_stream  | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| output_stream | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+---------------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+---------------------------------------+
| Argument      | Direction | Datatype                              |
+---------------+-----------+---------------------------------------+
| input_stream  | in        | stream<hls::axis<float, 0, 0, 0>, 0>& |
| output_stream | out       | stream<hls::axis<float, 0, 0, 0>, 0>& |
+---------------+-----------+---------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+
| Argument      | HW Interface  | HW Type   |
+---------------+---------------+-----------+
| input_stream  | input_stream  | interface |
| output_stream | output_stream | interface |
+---------------+---------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+------------+-------+---------+---------+
| Name                                   | DSP | Pragma | Variable   | Op    | Impl    | Latency |
+----------------------------------------+-----+--------+------------+-------+---------+---------+
| + gesture_model                        | 141 |        |            |       |         |         |
|  + Loop_VITIS_LOOP_149_1_proc8         | 0   |        |            |       |         |         |
|    add_ln149_fu_95_p2                  | -   |        | add_ln149  | add   | fabric  | 0       |
|  + conv1d_0                            | 10  |        |            |       |         |         |
|    add_ln25_fu_226_p2                  | -   |        | add_ln25   | add   | fabric  | 0       |
|    add_ln34_fu_252_p2                  | -   |        | add_ln34   | add   | fabric  | 0       |
|    add_ln34_1_fu_279_p2                | -   |        | add_ln34_1 | add   | fabric  | 0       |
|    add_ln34_2_fu_298_p2                | -   |        | add_ln34_2 | add   | fabric  | 0       |
|    add_ln37_fu_323_p2                  | -   |        | add_ln37   | add   | fabric  | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U12   | 3   |        | mul        | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U10  | 2   |        | sum_3      | fadd  | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U13   | 3   |        | mul_1      | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U11  | 2   |        | sum_3_1    | fadd  | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U12   | 3   |        | mul_2      | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U10  | 2   |        | sum_3_2    | fadd  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U11  | 2   |        | x_assign   | fadd  | fulldsp | 3       |
|    add_ln27_fu_329_p2                  | -   |        | add_ln27   | add   | fabric  | 0       |
|  + batch_normalization_0               | 9   |        |            |       |         |         |
|    add_ln44_1_fu_200_p2                | -   |        | add_ln44_1 | add   | fabric  | 0       |
|    add_ln44_fu_247_p2                  | -   |        | add_ln44   | add   | fabric  | 0       |
|    add_ln48_fu_271_p2                  | -   |        | add_ln48   | add   | fabric  | 0       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U25  | 2   |        | sub        | fsub  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U24  | 2   |        | add        | fadd  | fulldsp | 3       |
|    fsqrt_32ns_32ns_32_8_no_dsp_1_U29   | -   |        | conv       | fsqrt | fabric  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U28    | -   |        | div        | fdiv  | fabric  | 8       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U27   | 3   |        | mul        | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U26  | 2   |        | add5       | fadd  | fulldsp | 3       |
|    add_ln46_fu_228_p2                  | -   |        | add_ln46   | add   | fabric  | 0       |
|  + max_pooling1d_0                     | 0   |        |            |       |         |         |
|    add_ln55_1_fu_155_p2                | -   |        | add_ln55_1 | add   | fabric  | 0       |
|    add_ln55_fu_167_p2                  | -   |        | add_ln55   | add   | fabric  | 0       |
|    add_ln65_fu_246_p2                  | -   |        | add_ln65   | add   | fabric  | 0       |
|    add_ln68_fu_257_p2                  | -   |        | add_ln68   | add   | fabric  | 0       |
|    add_ln57_fu_263_p2                  | -   |        | add_ln57   | add   | fabric  | 0       |
|  + Loop_VITIS_LOOP_77_1_proc           | 0   |        |            |       |         |         |
|    add_ln77_2_fu_129_p2                | -   |        | add_ln77_2 | add   | fabric  | 0       |
|    add_ln77_fu_141_p2                  | -   |        | add_ln77   | add   | fabric  | 0       |
|    add_ln77_1_fu_219_p2                | -   |        | add_ln77_1 | add   | fabric  | 0       |
|    add_ln81_1_fu_181_p2                | -   |        | add_ln81_1 | add   | fabric  | 0       |
|    add_ln81_fu_244_p2                  | -   |        | add_ln81   | add   | fabric  | 0       |
|    add_ln79_fu_192_p2                  | -   |        | add_ln79   | add   | fabric  | 0       |
|  + dense_0                             | 5   |        |            |       |         |         |
|    add_ln88_1_fu_172_p2                | -   |        | add_ln88_1 | add   | fabric  | 0       |
|    add_ln88_fu_184_p2                  | -   |        | add_ln88   | add   | fabric  | 0       |
|    add_ln93_fu_229_p2                  | -   |        | add_ln93   | add   | fabric  | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U45   | 3   |        | mul        | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U44  | 2   |        | sum_1      | fadd  | fulldsp | 3       |
|    add_ln91_fu_240_p2                  | -   |        | add_ln91   | add   | fabric  | 0       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U44  | 2   |        | x_assign   | fadd  | fulldsp | 3       |
|  + batch_normalization_1               | 9   |        |            |       |         |         |
|    add_ln101_fu_169_p2                 | -   |        | add_ln101  | add   | fabric  | 0       |
|    fsub_32ns_32ns_32_4_full_dsp_1_U52  | 2   |        | sub        | fsub  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U51  | 2   |        | add        | fadd  | fulldsp | 3       |
|    fsqrt_32ns_32ns_32_8_no_dsp_1_U56   | -   |        | conv7      | fsqrt | fabric  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U55    | -   |        | div        | fdiv  | fabric  | 8       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U54   | 3   |        | mul        | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U53  | 2   |        | add4       | fadd  | fulldsp | 3       |
|  + dense_1                             | 108 |        |            |       |         |         |
|   + dense_1_Pipeline_VITIS_LOOP_109_1  | 80  |        |            |       |         |         |
|     add_ln109_fu_581_p2                | -   |        | add_ln109  | add   | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U80  | 3   |        | mul        | fmul  | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U81  | 3   |        | mul_1      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U64 | 2   |        | sum_1_1    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U82  | 3   |        | mul_2      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U65 | 2   |        | sum_1_2    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U83  | 3   |        | mul_3      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U66 | 2   |        | sum_1_3    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U84  | 3   |        | mul_4      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U67 | 2   |        | sum_1_4    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U85  | 3   |        | mul_5      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U68 | 2   |        | sum_1_5    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U86  | 3   |        | mul_6      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U69 | 2   |        | sum_1_6    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U87  | 3   |        | mul_7      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U70 | 2   |        | sum_1_7    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U88  | 3   |        | mul_8      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U71 | 2   |        | sum_1_8    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U89  | 3   |        | mul_9      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U72 | 2   |        | sum_1_9    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U90  | 3   |        | mul_s      | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U73 | 2   |        | sum_1_s    | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U91  | 3   |        | mul_10     | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U74 | 2   |        | sum_1_10   | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U92  | 3   |        | mul_11     | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U75 | 2   |        | sum_1_11   | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U93  | 3   |        | mul_12     | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U76 | 2   |        | sum_1_12   | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U94  | 3   |        | mul_13     | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U77 | 2   |        | sum_1_13   | fadd  | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U95  | 3   |        | mul_14     | fmul  | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U78 | 2   |        | sum_1_14   | fadd  | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U79 | 2   |        | add2       | fadd  | fulldsp | 3       |
|   + dense_1_Pipeline_VITIS_LOOP_120_3  | 0   |        |            |       |         |         |
|     add_ln120_fu_99_p2                 | -   |        | add_ln120  | add   | fabric  | 0       |
|   + dense_1_Pipeline_VITIS_LOOP_124_4  | 0   |        |            |       |         |         |
|     add_ln124_fu_91_p2                 | -   |        | add_ln124  | add   | fabric  | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U136  | -   |        | div        | fdiv  | fabric  | 8       |
|  + Loop_VITIS_LOOP_171_3_proc9         | 0   |        |            |       |         |         |
|    add_ln171_fu_107_p2                 | -   |        | add_ln171  | add   | fabric  | 0       |
+----------------------------------------+-----+--------+------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+---------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| + gesture_model                       | 59   | 0    |        |                       |         |      |         |
|   input_0_U                           | 2    | -    |        | input_0               | ram_s2p | auto | 1       |
|   output_U                            | 2    | -    |        | output                | ram_s2p | auto | 1       |
|   conv1d_out_0_U                      | 8    | -    |        | conv1d_out_0          | ram_1p  | auto | 1       |
|   batch_norm_out_0_U                  | 8    | -    |        | batch_norm_out_0      | ram_s2p | auto | 1       |
|   max_pool_out_0_U                    | 4    | -    |        | max_pool_out_0        | ram_1p  | auto | 1       |
|   flatten_out_0_U                     | 4    | -    |        | flatten_out_0         | ram_1p  | auto | 1       |
|   dense_out_0_U                       | 2    | -    |        | dense_out_0           | ram_1p  | auto | 1       |
|   batch_norm_out_1_U                  | 2    | -    |        | batch_norm_out_1      | ram_s2p | auto | 1       |
|  + conv1d_0                           | 0    | 0    |        |                       |         |      |         |
|    conv1d_0_weights_0_0_U             | -    | -    |        | conv1d_0_weights_0_0  | rom_1p  | auto | 1       |
|    conv1d_0_weights_1_0_U             | -    | -    |        | conv1d_0_weights_1_0  | rom_1p  | auto | 1       |
|    conv1d_0_weights_2_0_U             | -    | -    |        | conv1d_0_weights_2_0  | rom_1p  | auto | 1       |
|    conv1d_0_biases_U                  | -    | -    |        | conv1d_0_biases       | rom_1p  | auto | 1       |
|  + batch_normalization_0              | 0    | 0    |        |                       |         |      |         |
|    batch_norm_0_gamma_U               | -    | -    |        | batch_norm_0_gamma    | rom_1p  | auto | 1       |
|    batch_norm_0_mean_U                | -    | -    |        | batch_norm_0_mean     | rom_1p  | auto | 1       |
|    batch_norm_0_variance_U            | -    | -    |        | batch_norm_0_variance | rom_1p  | auto | 1       |
|    batch_norm_0_beta_U                | -    | -    |        | batch_norm_0_beta     | rom_1p  | auto | 1       |
|  + dense_0                            | 30   | 0    |        |                       |         |      |         |
|    dense_0_biases_U                   | -    | -    |        | dense_0_biases        | rom_1p  | auto | 1       |
|    dense_0_weights_U                  | 30   | -    |        | dense_0_weights       | rom_1p  | auto | 1       |
|  + batch_normalization_1              | 0    | 0    |        |                       |         |      |         |
|    batch_norm_1_gamma_U               | -    | -    |        | batch_norm_1_gamma    | rom_1p  | auto | 1       |
|    batch_norm_1_mean_U                | -    | -    |        | batch_norm_1_mean     | rom_1p  | auto | 1       |
|    batch_norm_1_variance_U            | -    | -    |        | batch_norm_1_variance | rom_1p  | auto | 1       |
|    batch_norm_1_beta_U                | -    | -    |        | batch_norm_1_beta     | rom_1p  | auto | 1       |
|  + dense_1                            | 0    | 0    |        |                       |         |      |         |
|   + dense_1_Pipeline_VITIS_LOOP_109_1 | 0    | 0    |        |                       |         |      |         |
|     dense_1_weights_0_U               | -    | -    |        | dense_1_weights_0     | rom_1p  | auto | 1       |
|     dense_1_weights_1_U               | -    | -    |        | dense_1_weights_1     | rom_1p  | auto | 1       |
|     dense_1_weights_2_U               | -    | -    |        | dense_1_weights_2     | rom_1p  | auto | 1       |
|     dense_1_weights_3_U               | -    | -    |        | dense_1_weights_3     | rom_1p  | auto | 1       |
|     dense_1_weights_4_U               | -    | -    |        | dense_1_weights_4     | rom_1p  | auto | 1       |
|     dense_1_weights_5_U               | -    | -    |        | dense_1_weights_5     | rom_1p  | auto | 1       |
|     dense_1_weights_6_U               | -    | -    |        | dense_1_weights_6     | rom_1p  | auto | 1       |
|     dense_1_weights_7_U               | -    | -    |        | dense_1_weights_7     | rom_1p  | auto | 1       |
|     dense_1_weights_8_U               | -    | -    |        | dense_1_weights_8     | rom_1p  | auto | 1       |
|     dense_1_weights_9_U               | -    | -    |        | dense_1_weights_9     | rom_1p  | auto | 1       |
|     dense_1_weights_10_U              | -    | -    |        | dense_1_weights_10    | rom_1p  | auto | 1       |
|     dense_1_weights_11_U              | -    | -    |        | dense_1_weights_11    | rom_1p  | auto | 1       |
|     dense_1_weights_12_U              | -    | -    |        | dense_1_weights_12    | rom_1p  | auto | 1       |
|     dense_1_weights_13_U              | -    | -    |        | dense_1_weights_13    | rom_1p  | auto | 1       |
|     dense_1_weights_14_U              | -    | -    |        | dense_1_weights_14    | rom_1p  | auto | 1       |
|     dense_1_weights_15_U              | -    | -    |        | dense_1_weights_15    | rom_1p  | auto | 1       |
|     dense_1_biases_U                  | -    | -    |        | dense_1_biases        | rom_1p  | auto | 1       |
+---------------------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                      | Messages                                                                                                                                                                           |
+----------+---------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | vitis_test/nnet/core.cpp:135 in gesture_model | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+----------------------------------+-----------------------------------------------+
| Type      | Options                          | Location                                      |
+-----------+----------------------------------+-----------------------------------------------+
| inline    |                                  | vitis_test/nnet/core.cpp:12 in custom_abs     |
| inline    |                                  | vitis_test/nnet/core.cpp:19 in relu           |
| inline    |                                  | vitis_test/nnet/core.cpp:75 in flatten_0      |
| interface | mode = axis port = input_stream  | vitis_test/nnet/core.cpp:132 in gesture_model |
| interface | mode = axis port = output_stream | vitis_test/nnet/core.cpp:133 in gesture_model |
| interface | mode = s_axilite port = return   | vitis_test/nnet/core.cpp:134 in gesture_model |
+-----------+----------------------------------+-----------------------------------------------+


