Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 20 14:09:01 2019
| Host         : DESKTOP-5VSMBIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab902_control_sets_placed.rpt
| Design       : lab902
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           30 |
| No           | No                    | Yes                    |              23 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              42 |           13 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/ps2_clk_s1        |                  |                1 |              1 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/ps2_data_s1       |                  |                1 |              1 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/bits_count        |                  |                1 |              4 |
|  clk_IBUF_BUFG | U0/E[0]                                  | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | U0/value_reg[3][0]                       | rst_n_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/rx_finish         |                  |                2 |              8 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/rx_valid          |                  |                2 |              8 |
|  clk_IBUF_BUFG | U0/inst/key_reg[0]_0                     |                  |                2 |              9 |
|  clk_IBUF_BUFG | U0/inst/Ps2Interface_i/frame[10]_i_1_n_0 |                  |                4 |             11 |
|  clk_IBUF_BUFG |                                          | rst_n_IBUF       |                9 |             23 |
|  clk_IBUF_BUFG |                                          |                  |               30 |             60 |
+----------------+------------------------------------------+------------------+------------------+----------------+


