$date
	Sun Oct 23 08:39:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#759775
b10001 !
1"
#759778
b10001 &
b10001 %
1$
#759779
0"
#759782
b110100 &
b110100 %
#759786
b11010 &
b11010 %
#759790
b1101 &
b1101 %
#759794
b101000 &
b101000 %
#759798
b10100 &
b10100 %
#759802
b1010 &
b1010 %
#759806
b101 &
b101 %
#759810
b10000 &
b10000 %
#759814
b1000 &
b1000 %
#759818
b100 &
b100 %
#759822
b10 &
b10 %
#759826
b1 &
b1 %
1#
#759830
b0 &
0#
b0 %
0$
#1770132
b1100 !
1"
#1770134
b1100 &
b1100 %
1$
#1770135
0"
#1770138
b110 &
b110 %
#1770142
b11 &
b11 %
#1770146
b1010 &
b1010 %
#1770150
b101 &
b101 %
#1770154
b10000 &
b10000 %
#1770158
b1000 &
b1000 %
#1770162
b100 &
b100 %
#1770166
b10 &
b10 %
#1770170
b1 &
b1 %
1#
#1770174
b0 &
0#
b0 %
0$
#2797301
b1 !
1"
#2797302
b1 &
b1 %
1$
#2797303
0"
#2797306
1#
#2797310
b0 &
0#
b0 %
0$
#4500012
