<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/cache/base.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li><li class="navelem"><a class="el" href="dir_68e1670d4c2e08eb7966dfdf3f7580e2.html">cache</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">base.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem_2cache_2base_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2013, 2015-2016, 2018-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Erik Hallnor</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Ron Dreslinski</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Andreas Hansson</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Nikos Nikoleris</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __MEM_CACHE_BASE_HH__</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __MEM_CACHE_BASE_HH__</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="addr__range_8hh.html">base/addr_range.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;debug/Cache.hh&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;debug/CachePort.hh&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;enums/Clusivity.hh&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cache__blk_8hh.html">mem/cache/cache_blk.hh</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2cache_2compressors_2base_8hh.html">mem/cache/compressors/base.hh</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mshr__queue_8hh.html">mem/cache/mshr_queue.hh</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2cache_2tags_2base_8hh.html">mem/cache/tags/base.hh</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="write__queue_8hh.html">mem/cache/write_queue.hh</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="write__queue__entry_8hh.html">mem/cache/write_queue_entry.hh</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet__queue_8hh.html">mem/packet_queue.hh</a>&quot;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="qport_8hh.html">mem/qport.hh</a>&quot;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &quot;params/WriteAllocator.hh&quot;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="clocked__object_8hh.html">sim/clocked_object.hh</a>&quot;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="probe_8hh.html">sim/probe/probe.hh</a>&quot;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__exit_8hh.html">sim/sim_exit.hh</a>&quot;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">class </span><a class="code" href="classBasePrefetcher.html">BasePrefetcher</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">class </span><a class="code" href="classMSHR.html">MSHR</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">class </span><a class="code" href="classMasterPort.html">MasterPort</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">class </span><a class="code" href="classQueueEntry.html">QueueEntry</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">struct </span>BaseCacheParams;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classBaseCache.html">   93</a></span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCache.html">BaseCache</a> : <span class="keyword">public</span> <a class="code" href="classClockedObject.html">ClockedObject</a></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916">   99</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916">MSHRQueueIndex</a> {</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7">  100</a></span>&#160;        <a class="code" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7">MSHRQueue_MSHRs</a>,</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f">  101</a></span>&#160;        <a class="code" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f">MSHRQueue_WriteBuffer</a></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    };</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">  108</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a> {</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">  109</a></span>&#160;        <a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">Blocked_NoMSHRs</a> = <a class="code" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7">MSHRQueue_MSHRs</a>,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644">  110</a></span>&#160;        <a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644">Blocked_NoWBBuffers</a> = <a class="code" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f">MSHRQueue_WriteBuffer</a>,</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">  111</a></span>&#160;        <a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">Blocked_NoTargets</a>,</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">  112</a></span>&#160;        <a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">NUM_BLOCKED_CAUSES</a></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    };</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheMasterPort.html">  126</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classBaseCache_1_1CacheMasterPort.html">CacheMasterPort</a> : <span class="keyword">public</span> <a class="code" href="classQueuedMasterPort.html">QueuedMasterPort</a></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheMasterPort.html#aca417be24e405a8704c546a467b48f9e">  135</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classBaseCache_1_1CacheMasterPort.html#aca417be24e405a8704c546a467b48f9e">schedSendEvent</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CachePort, <span class="stringliteral">&quot;Scheduling send event at %llu\n&quot;</span>, time);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <a class="code" href="classQueuedMasterPort.html#a1cf9a7090246a5b0554e741dfd387bed">reqQueue</a>.<a class="code" href="classPacketQueue.html#a1fa2825d9138e8957b7252e054943e4f">schedSendEvent</a>(time);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheMasterPort.html#ad810ab9a5772f9ef81e70d0864ac9e0f">  143</a></span>&#160;        <a class="code" href="classBaseCache_1_1CacheMasterPort.html#ad810ab9a5772f9ef81e70d0864ac9e0f">CacheMasterPort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classBaseCache.html">BaseCache</a> *_cache,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                        <a class="code" href="classReqPacketQueue.html">ReqPacketQueue</a> &amp;_reqQueue,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                        <a class="code" href="classSnoopRespPacketQueue.html">SnoopRespPacketQueue</a> &amp;_snoopRespQueue) :</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <a class="code" href="classQueuedMasterPort.html">QueuedMasterPort</a>(_name, _cache, _reqQueue, _snoopRespQueue)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        { }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheMasterPort.html#a33f15107180b0c87ab085217ad15a01b">  154</a></span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache_1_1CacheMasterPort.html#a33f15107180b0c87ab085217ad15a01b">isSnooping</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    };</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheReqPacketQueue.html">  163</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classBaseCache_1_1CacheReqPacketQueue.html">CacheReqPacketQueue</a> : <span class="keyword">public</span> <a class="code" href="classReqPacketQueue.html">ReqPacketQueue</a></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheReqPacketQueue.html#aaf085a672adbb7cc2a5cba122eb3f0e5">  168</a></span>&#160;        <a class="code" href="classBaseCache.html">BaseCache</a> &amp;<a class="code" href="classBaseCache_1_1CacheReqPacketQueue.html#aaf085a672adbb7cc2a5cba122eb3f0e5">cache</a>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheReqPacketQueue.html#a58df086b4759238d2f69722e0fa9177c">  169</a></span>&#160;        <a class="code" href="classSnoopRespPacketQueue.html">SnoopRespPacketQueue</a> &amp;<a class="code" href="classBaseCache_1_1CacheReqPacketQueue.html#a58df086b4759238d2f69722e0fa9177c">snoopRespQueue</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheReqPacketQueue.html#af6d7a1baa867fe6231116aeba81de086">  173</a></span>&#160;        <a class="code" href="classBaseCache_1_1CacheReqPacketQueue.html#af6d7a1baa867fe6231116aeba81de086">CacheReqPacketQueue</a>(<a class="code" href="classBaseCache.html">BaseCache</a> &amp;cache, <a class="code" href="classMasterPort.html">MasterPort</a> &amp;port,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                            <a class="code" href="classSnoopRespPacketQueue.html">SnoopRespPacketQueue</a> &amp;snoop_resp_queue,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                            <span class="keyword">const</span> std::string &amp;label) :</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <a class="code" href="classReqPacketQueue.html">ReqPacketQueue</a>(cache, port, label), cache(cache),</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            snoopRespQueue(snoop_resp_queue) { }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> sendDeferredPacket();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheReqPacketQueue.html#ae908f8bffe62d0ac5a1f36be27c404db">  194</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classBaseCache_1_1CacheReqPacketQueue.html#ae908f8bffe62d0ac5a1f36be27c404db">checkConflictingSnoop</a>(<span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="keywordflow">if</span> (snoopRespQueue.<a class="code" href="classPacketQueue.html#a8222096d8a9d89b791f25ac1d0717f67">checkConflict</a>(pkt, cache.<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>)) {</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(CachePort, <span class="stringliteral">&quot;Waiting for snoop response to be &quot;</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                        <span class="stringliteral">&quot;sent\n&quot;</span>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> when = snoopRespQueue.<a class="code" href="classPacketQueue.html#aba414189d1b5cf5ac4ab8b86cd2e32b5">deferredPacketReadyTime</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                <a class="code" href="classBaseCache_1_1CacheMasterPort.html#aca417be24e405a8704c546a467b48f9e">schedSendEvent</a>(when);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    };</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html">  212</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classBaseCache_1_1MemSidePort.html">MemSidePort</a> : <span class="keyword">public</span> <a class="code" href="classBaseCache_1_1CacheMasterPort.html">CacheMasterPort</a></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#a539b97c7b33af038a3ce5bf88900f124">  217</a></span>&#160;        <a class="code" href="classBaseCache_1_1CacheReqPacketQueue.html">CacheReqPacketQueue</a> <a class="code" href="classBaseCache_1_1MemSidePort.html#a539b97c7b33af038a3ce5bf88900f124">_reqQueue</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#a919d01645d1d5d363a51360ab6601fd5">  219</a></span>&#160;        <a class="code" href="classSnoopRespPacketQueue.html">SnoopRespPacketQueue</a> <a class="code" href="classBaseCache_1_1MemSidePort.html#a919d01645d1d5d363a51360ab6601fd5">_snoopRespQueue</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="comment">// a pointer to our specific cache implementation</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classBaseCache_1_1MemSidePort.html#a4dec9131c279861b794795c3c69bb3ab">  222</a></span>&#160;        <a class="code" href="classBaseCache.html">BaseCache</a> *<a class="code" href="classBaseCache_1_1MemSidePort.html#a4dec9131c279861b794795c3c69bb3ab">cache</a>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classMasterPort.html#a325b01a8c364e966a16623fdb9bdcfc7">recvTimingSnoopReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classTimingRequestProtocol.html#a881d776b75086df75315e605298f2d04">recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classMasterPort.html#ae9af19d618fc96fe49a99f5f948502bf">recvAtomicSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classMasterPort.html#a8a8048eb710c0780a769ebc674976439">recvFunctionalSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="classBaseCache_1_1MemSidePort.html">MemSidePort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classBaseCache.html">BaseCache</a> *_cache,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                    <span class="keyword">const</span> std::string &amp;_label);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    };</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html">  248</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classBaseCache_1_1CacheSlavePort.html">CacheSlavePort</a> : <span class="keyword">public</span> <a class="code" href="classQueuedSlavePort.html">QueuedSlavePort</a></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a45c4807bac491875320686b49466e042">setBlocked</a>();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">clearBlocked</a>();</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#a8b2ad69e1f72a09152a2a4b4d8927f9d">  259</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classBaseCache_1_1CacheSlavePort.html#a8b2ad69e1f72a09152a2a4b4d8927f9d">isBlocked</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a>; }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <a class="code" href="classBaseCache_1_1CacheSlavePort.html">CacheSlavePort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classBaseCache.html">BaseCache</a> *_cache,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                       <span class="keyword">const</span> std::string &amp;_label);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#adf1fd3af71e3b4f6fa07bb9da6f50f4e">  267</a></span>&#160;        <a class="code" href="classRespPacketQueue.html">RespPacketQueue</a> <a class="code" href="classBaseCache_1_1CacheSlavePort.html#adf1fd3af71e3b4f6fa07bb9da6f50f4e">queue</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#a5cc34f45128e538c5da28197ffe71e18">  269</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classBaseCache_1_1CacheSlavePort.html#a5cc34f45128e538c5da28197ffe71e18">blocked</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#a5456df2317e64040b9bc1c16bc75db29">  271</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classBaseCache_1_1CacheSlavePort.html#a5456df2317e64040b9bc1c16bc75db29">mustSendRetry</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keywordtype">void</span> processSendRetry();</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CacheSlavePort.html#a7702de6053da1728d759d23f45afb842">  277</a></span>&#160;        <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classBaseCache_1_1CacheSlavePort.html#a7702de6053da1728d759d23f45afb842">sendRetryEvent</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    };</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html">  285</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classBaseCache_1_1CpuSidePort.html">CpuSidePort</a> : <span class="keyword">public</span> <a class="code" href="classBaseCache_1_1CacheSlavePort.html">CacheSlavePort</a></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        <span class="comment">// a pointer to our specific cache implementation</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">  290</a></span>&#160;        <a class="code" href="classBaseCache.html">BaseCache</a> *<a class="code" href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">cache</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a19030c9f1fa2d86743577b0e4051622c">recvTimingSnoopResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classMasterPort.html#a987c8bce748766ffaab64bf9a7c3d98b">tryTiming</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> recvFunctional(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classMasterPort.html#affd7795faacd9a15a08ea7f71c831931">getAddrRanges</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="classBaseCache_1_1CpuSidePort.html">CpuSidePort</a>(<span class="keyword">const</span> std::string &amp;_name, <a class="code" href="classBaseCache.html">BaseCache</a> *_cache,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                    <span class="keyword">const</span> std::string &amp;_label);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    };</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">  312</a></span>&#160;    <a class="code" href="classBaseCache_1_1CpuSidePort.html">CpuSidePort</a> <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">  313</a></span>&#160;    <a class="code" href="classBaseCache_1_1MemSidePort.html">MemSidePort</a> <a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">  318</a></span>&#160;    <a class="code" href="classMSHRQueue.html">MSHRQueue</a> <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">  321</a></span>&#160;    <a class="code" href="classWriteQueue.html">WriteQueue</a> <a class="code" href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">writeBuffer</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">  324</a></span>&#160;    <a class="code" href="classBaseTags.html">BaseTags</a> *<a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">  327</a></span>&#160;    <a class="code" href="classBaseCacheCompressor.html">BaseCacheCompressor</a>* <a class="code" href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">compressor</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">  330</a></span>&#160;    <a class="code" href="classBasePrefetcher.html">BasePrefetcher</a> *<a class="code" href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">prefetcher</a>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="classBaseCache.html#a0de5edddc93ec40a74c35c184c35d2eb">  333</a></span>&#160;    <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a> *<a class="code" href="classBaseCache.html#a0de5edddc93ec40a74c35c184c35d2eb">ppHit</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="classBaseCache.html#a83c68c6576f53c4029f454e853993533">  336</a></span>&#160;    <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a> *<a class="code" href="classBaseCache.html#a83c68c6576f53c4029f454e853993533">ppMiss</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="classBaseCache.html#adc0a86c7c8f60485e1df7260f36f7710">  339</a></span>&#160;    <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a> *<a class="code" href="classBaseCache.html#adc0a86c7c8f60485e1df7260f36f7710">ppFill</a>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">  355</a></span>&#160;    <a class="code" href="classWriteAllocator.html">WriteAllocator</a> * <span class="keyword">const</span> <a class="code" href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">writeAllocator</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">  363</a></span>&#160;    <a class="code" href="classTempCacheBlk.html">TempCacheBlk</a> *<a class="code" href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">tempBlock</a>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classBaseCache.html#a1ca69771c34fd192e1e1ef2684829d35">  369</a></span>&#160;    std::unique_ptr&lt;Packet&gt; <a class="code" href="classBaseCache.html#a1ca69771c34fd192e1e1ef2684829d35">pendingDelete</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="classBaseCache.html#aae1188bd3d50ade5d0b344609c568d5d">  375</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#aae1188bd3d50ade5d0b344609c568d5d">markInService</a>(<a class="code" href="classMSHR.html">MSHR</a> *mshr, <span class="keywordtype">bool</span> pending_modified_resp)</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keywordtype">bool</span> wasFull = mshrQueue.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>();</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        mshrQueue.<a class="code" href="classMSHRQueue.html#ae5c22e77f59fc2507f3708b6714bc67a">markInService</a>(mshr, pending_modified_resp);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keywordflow">if</span> (wasFull &amp;&amp; !mshrQueue.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>()) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            <a class="code" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">clearBlocked</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">Blocked_NoMSHRs</a>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="classBaseCache.html#a478fb509942997ebcebbe678efe2a495">  385</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a478fb509942997ebcebbe678efe2a495">markInService</a>(<a class="code" href="classWriteQueueEntry.html">WriteQueueEntry</a> *entry)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <span class="keywordtype">bool</span> wasFull = writeBuffer.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>();</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        writeBuffer.<a class="code" href="classWriteQueue.html#abefb3bc1bf8cf6e31ab0023b1bb8fd9b">markInService</a>(entry);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="keywordflow">if</span> (wasFull &amp;&amp; !writeBuffer.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>()) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            <a class="code" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">clearBlocked</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644">Blocked_NoWBBuffers</a>);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        }</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">  408</a></span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">allocOnFill</a>(<a class="code" href="classMemCmd.html">MemCmd</a> cmd)<span class="keyword"> const</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#ac3d540c1c7f35d32db46e82155fa771d">clusivity</a> == Enums::mostly_incl ||</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            cmd == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab430f051ee4b132241790f544a1e9f41">MemCmd::WriteLineReq</a> ||</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            cmd == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a> ||</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            cmd == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a> ||</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            cmd.<a class="code" href="classMemCmd.html#a090a22d9ffe00966faac70cd2aef6630">isPrefetch</a>() ||</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            cmd.<a class="code" href="classMemCmd.html#ababff15a3def971d8def112833c93b3f">isLLSC</a>();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    }</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">regenerateBlkAddr</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a>* blk);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">calculateTagOnlyLatency</a>(<span class="keyword">const</span> uint32_t delay,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> lookup_lat) <span class="keyword">const</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#abe1bfb4fe2274494d00d46e46f1c8b88">calculateAccessLatency</a>(<span class="keyword">const</span> <a class="code" href="classCacheBlk.html">CacheBlk</a>* blk, <span class="keyword">const</span> uint32_t delay,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> lookup_lat) <span class="keyword">const</span>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">access</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *&amp;blk, <a class="code" href="classCycles.html">Cycles</a> &amp;lat,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                        <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">     * Handle a timing request that hit in the cache</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">     * @param ptk The request packet</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">     * @param blk The referenced block</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">     * @param request_time The tick at which the block lookup is compete</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a445260a19a1239f2a9072d075e0bed20">handleTimingReqHit</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">     * Handle a timing request that missed in the cache</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">     * Implementation specific handling for different cache</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">     * implementations</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">     * @param ptk The request packet</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">     * @param blk The referenced block</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">     * @param forward_time The tick at which we can process dependent requests</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">     * @param request_time The tick at which the block lookup is compete</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">handleTimingReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time,</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time) = 0;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">     * Handle a timing request that missed in the cache</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">     * Common functionality across different cache implementations</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">     * @param ptk The request packet</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">     * @param blk The referenced block</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">     * @param mshr Any existing mshr for the referenced cache block</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">     * @param forward_time The tick at which we can process dependent requests</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">     * @param request_time The tick at which the block lookup is compete</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">handleTimingReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classMSHR.html">MSHR</a> *mshr, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                             <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#ac644dbc9b60d9dc8855db2fa8e468d27">handleUncacheableWriteResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a2a7bd39e1bdc01a0e6435bdbd5a0742d">serviceMSHRTargets</a>(<a class="code" href="classMSHR.html">MSHR</a> *mshr, <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                    <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk) = 0;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classTimingRequestProtocol.html#a881d776b75086df75315e605298f2d04">recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classMasterPort.html#a325b01a8c364e966a16623fdb9bdcfc7">recvTimingSnoopReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) = 0;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a19030c9f1fa2d86743577b0e4051622c">recvTimingSnoopResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) = 0;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#a01cf3c120e9714aa6a318a190acbd186">handleAtomicReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *&amp;blk,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                       <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks) = 0;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classMasterPort.html#ae9af19d618fc96fe49a99f5f948502bf">recvAtomicSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) = 0;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">functionalAccess</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">bool</span> from_cpu_side);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a261a58c559c839c05e28bae729d9aadc">cmpAndSwap</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <a class="code" href="classQueueEntry.html">QueueEntry</a>* <a class="code" href="classBaseCache.html#afb4998578401b4aac6da04cb64474439">getNextQueueEntry</a>();</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#ab0535c733a947b3c375f796fab24a150">doWritebacks</a>(<a class="code" href="classstd_1_1list.html">PacketList</a>&amp; writebacks, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time) = 0;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#ab45e7a22be13e50571c6d0b2609d0f98">doWritebacksAtomic</a>(<a class="code" href="classstd_1_1list.html">PacketList</a>&amp; writebacks) = 0;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classBaseCache.html#a7136399aa1ba63dc3616d5c60dc97fff">createMissPacket</a>(<a class="code" href="classPacket.html">PacketPtr</a> cpu_pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                       <span class="keywordtype">bool</span> needs_writable,</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                       <span class="keywordtype">bool</span> is_whole_line_write) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">  630</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">writebackClean</a>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="classBaseCache.html#a3f437b2c91f3ac9c0712b2b3e73871e0">  639</a></span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classBaseCache.html#a3f437b2c91f3ac9c0712b2b3e73871e0">tempBlockWriteback</a>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="classBaseCache.html#ab8c6b35704c18805d15e0c3af97258a5">  646</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#ab8c6b35704c18805d15e0c3af97258a5">writebackTempBlockAtomic</a>() {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        assert(tempBlockWriteback != <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <a class="code" href="classstd_1_1list.html">PacketList</a> writebacks{tempBlockWriteback};</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        <a class="code" href="classBaseCache.html#ab45e7a22be13e50571c6d0b2609d0f98">doWritebacksAtomic</a>(writebacks);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        tempBlockWriteback = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="classBaseCache.html#a5fe7b0fbb53ce65b98a8b0715cd5ec3a">  658</a></span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classBaseCache.html#a5fe7b0fbb53ce65b98a8b0715cd5ec3a">writebackTempBlockAtomicEvent</a>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">updateCompressionData</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <span class="keyword">const</span> uint64_t* <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                               <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">satisfyRequest</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                <span class="keywordtype">bool</span> deferred_response = <span class="keyword">false</span>,</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                                <span class="keywordtype">bool</span> pending_downgrade = <span class="keyword">false</span>);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb">maintainClusivity</a>(<span class="keywordtype">bool</span> from_cache, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *<a class="code" href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325">handleFill</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                         <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks, <span class="keywordtype">bool</span> allocate);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="classCacheBlk.html">CacheBlk</a> *<a class="code" href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77">allocateBlock</a>(<span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <a class="code" href="compiler_8hh.html#aa5e817bc4c6a83321e23889fd24ba846">M5_NODISCARD</a> <span class="keyword">virtual</span> <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">evictBlock</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk) = 0;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">evictBlock</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">invalidateBlock</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classBaseCache.html#a0f6705017c338598ad16ffd1c6b82dc3">writebackBlk</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classBaseCache.html#a61e8516f11811b2861cdf8e627cccf2d">writecleanBlk</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <a class="code" href="classFlags.html">Request::Flags</a> dest, <a class="code" href="packet_8hh.html#ad38dfafec51e964d93d60cdec3bfb489">PacketId</a> <span class="keywordtype">id</span>);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#add6b8e503007b9534146c556cd4798b3">memWriteback</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#afdf824e8a2768255ee33c27d823ba4f5">memInvalidate</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a7535c9f8459f5df8af6f24d312cb97e7">isDirty</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a73b405884d22af4cb441c8bedbaa943d">inRange</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146">nextQueueReadyTime</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">  831</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">  837</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">lookupLatency</a>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="classBaseCache.html#a4211cc1885d9b59f563abc4354737b26">  843</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#a4211cc1885d9b59f563abc4354737b26">dataLatency</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">  850</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">forwardLatency</a>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">  853</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">fillLatency</a>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">  860</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">responseLatency</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="classBaseCache.html#abe51dd667594a0a1302067450334b3e8">  865</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#abe51dd667594a0a1302067450334b3e8">sequentialAccess</a>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">  868</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">numTarget</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="classBaseCache.html#a3323765bca93664072cbf0c03b25247a">  871</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a3323765bca93664072cbf0c03b25247a">forwardSnoops</a>;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="classBaseCache.html#ac3d540c1c7f35d32db46e82155fa771d">  878</a></span>&#160;    <span class="keyword">const</span> Enums::Clusivity <a class="code" href="classBaseCache.html#ac3d540c1c7f35d32db46e82155fa771d">clusivity</a>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">  886</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">isReadOnly</a>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">  892</a></span>&#160;    uint8_t <a class="code" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a>;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">  895</a></span>&#160;    uint64_t <a class="code" href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">order</a>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="classBaseCache.html#aa2c79afd5fe77a70d7dc8568012a9e2d">  898</a></span>&#160;    <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classBaseCache.html#aa2c79afd5fe77a70d7dc8568012a9e2d">blockedCycle</a>;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">  901</a></span>&#160;    <a class="code" href="classMSHR.html">MSHR</a> *<a class="code" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">noTargetMSHR</a>;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">  904</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">missCount</a>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">  909</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">addrRanges</a>;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">  913</a></span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html">  915</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structBaseCache_1_1CacheCmdStats.html">CacheCmdStats</a> : <span class="keyword">public</span> <a class="code" href="classStats_1_1Group.html">Stats::Group</a></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    {</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html">CacheCmdStats</a>(<a class="code" href="classBaseCache.html">BaseCache</a> &amp;<a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, <span class="keyword">const</span> std::string &amp;<a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a>);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        <span class="keywordtype">void</span> regStatsFromParent();</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#aff3ac4cc5530e8d9dd263e82c79710c0">  927</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="classBaseCache.html">BaseCache</a> &amp;<a class="code" href="structBaseCache_1_1CacheCmdStats.html#aff3ac4cc5530e8d9dd263e82c79710c0">cache</a>;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">  931</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">hits</a>;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">  934</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">misses</a>;</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">  939</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">missLatency</a>;</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">  941</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">accesses</a>;</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a27b59702daa7922dcab86ba64c6dff9d">  943</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a27b59702daa7922dcab86ba64c6dff9d">missRate</a>;</div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a809591b6bd817df2fca5dd35fc69596b">  945</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a809591b6bd817df2fca5dd35fc69596b">avgMissLatency</a>;</div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a35ade525982f4a066e7e6c07458947b0">  947</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a35ade525982f4a066e7e6c07458947b0">mshr_hits</a>;</div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">  949</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">mshr_misses</a>;</div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a58b98dc827f78ecbeb0afe71acfa8a2b">  951</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a58b98dc827f78ecbeb0afe71acfa8a2b">mshr_uncacheable</a>;</div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">  953</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">mshr_miss_latency</a>;</div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">  955</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">mshr_uncacheable_lat</a>;</div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#ac8eeb8c708e50ea2c6410ca0396c10e4">  957</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#ac8eeb8c708e50ea2c6410ca0396c10e4">mshrMissRate</a>;</div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#adc5c3ae035d4bac25ac15372d4539a6d">  959</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#adc5c3ae035d4bac25ac15372d4539a6d">avgMshrMissLatency</a>;</div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheCmdStats.html#a6484193bd1329f05ecc0854c4aae5dc8">  961</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheCmdStats.html#a6484193bd1329f05ecc0854c4aae5dc8">avgMshrUncacheableLatency</a>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    };</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html">  964</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structBaseCache_1_1CacheStats.html">CacheStats</a> : <span class="keyword">public</span> <a class="code" href="classStats_1_1Group.html">Stats::Group</a></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    {</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;        <a class="code" href="structBaseCache_1_1CacheStats.html">CacheStats</a>(<a class="code" href="classBaseCache.html">BaseCache</a> &amp;<a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">regStats</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">  970</a></span>&#160;        <a class="code" href="structBaseCache_1_1CacheCmdStats.html">CacheCmdStats</a> &amp;<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(<span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>) {</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;            <span class="keywordflow">return</span> *cmd[p-&gt;<a class="code" href="classPacket.html#a14a73789b61dfcffbba858ea6210ef4c">cmdToIndex</a>()];</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        }</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">  974</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="classBaseCache.html">BaseCache</a> &amp;<a class="code" href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">cache</a>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">  977</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">demandHits</a>;</div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">  979</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">overallHits</a>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">  982</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">demandMisses</a>;</div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">  984</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">overallMisses</a>;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">  987</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">demandMissLatency</a>;</div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">  989</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">overallMissLatency</a>;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">  992</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">demandAccesses</a>;</div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">  994</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">overallAccesses</a>;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a172477bd42269dab7090dd03d9844e72">  997</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a172477bd42269dab7090dd03d9844e72">demandMissRate</a>;</div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a8c58e797be4d80fd69c83289a116f597">  999</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a8c58e797be4d80fd69c83289a116f597">overallMissRate</a>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a41a1fa92bc754405d8c27770d68e4a71"> 1002</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a41a1fa92bc754405d8c27770d68e4a71">demandAvgMissLatency</a>;</div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#ae2a32a9d3d2acb21e164d026bbfdd68a"> 1004</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#ae2a32a9d3d2acb21e164d026bbfdd68a">overallAvgMissLatency</a>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d"> 1007</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d">blocked_cycles</a>;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb"> 1009</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb">blocked_causes</a>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a0b67b4932ab5c7854dac4bf35a75a647"> 1012</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a0b67b4932ab5c7854dac4bf35a75a647">avg_blocked</a>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0"> 1016</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">unusedPrefetches</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a00875f9a4af71cfcf600cd7658838543"> 1019</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a00875f9a4af71cfcf600cd7658838543">writebacks</a>;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0"> 1022</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0">demandMshrHits</a>;</div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a3f4af76e2fd560d0fe5f3898db79c57c"> 1024</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a3f4af76e2fd560d0fe5f3898db79c57c">overallMshrHits</a>;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d"> 1027</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">demandMshrMisses</a>;</div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646"> 1029</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">overallMshrMisses</a>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c"> 1032</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c">overallMshrUncacheable</a>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c"> 1035</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">demandMshrMissLatency</a>;</div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41"> 1037</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41">overallMshrMissLatency</a>;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5"> 1040</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5">overallMshrUncacheableLatency</a>;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#afbab72c39305b6b79bfbc8c909656668"> 1043</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#afbab72c39305b6b79bfbc8c909656668">demandMshrMissRate</a>;</div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#adca90cc0510de8bbd416e172ffa5f0ea"> 1045</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#adca90cc0510de8bbd416e172ffa5f0ea">overallMshrMissRate</a>;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a824c457ba4fc4206e5cbc6e9f3564e3c"> 1048</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a824c457ba4fc4206e5cbc6e9f3564e3c">demandAvgMshrMissLatency</a>;</div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a219459352320a7c4117bbce33575d5b2"> 1050</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a219459352320a7c4117bbce33575d5b2">overallAvgMshrMissLatency</a>;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a743433a101605bef26e17b8816f161c7"> 1053</a></span>&#160;        <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a743433a101605bef26e17b8816f161c7">overallAvgMshrUncacheableLatency</a>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a251d528403d6ab33b8aebd84245f9c6e"> 1056</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="structBaseCache_1_1CacheStats.html#a251d528403d6ab33b8aebd84245f9c6e">replacements</a>;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#aa26b751c81e754cfb4dff45b95ea492d"> 1059</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="structBaseCache_1_1CacheStats.html#aa26b751c81e754cfb4dff45b95ea492d">dataExpansions</a>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="structBaseCache_1_1CacheStats.html#a4ac9066eb7aa8004b7b3a24200ab78d1"> 1062</a></span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector&lt;std::unique_ptr&lt;CacheCmdStats&gt;</a>&gt; <a class="code" href="structBaseCache_1_1CacheStats.html#a4ac9066eb7aa8004b7b3a24200ab78d1">cmd</a>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    } <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a0228650f19d5b932deb1b9fc2b6608b6">regProbePoints</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <a class="code" href="classBaseCache.html#ae4752a116f19bbd9aad4aa40303b7b1e">BaseCache</a>(<span class="keyword">const</span> BaseCacheParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>, <span class="keywordtype">unsigned</span> blk_size);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <a class="code" href="classBaseCache.html#ac478c17d31d42cc43836e6eeec728820">~BaseCache</a>();</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a0806a2630c7445f0add14ea3273e3547">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classBaseCache.html#a85cf2f1ae0f1fb07cb079859a4509d9f">getPort</a>(<span class="keyword">const</span> std::string &amp;if_name,</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                  <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordtype">unsigned</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="classBaseCache.html#ae67f61660be28338d7c81098b281a5c9"> 1082</a></span>&#160;    <a class="code" href="classBaseCache.html#ae67f61660be28338d7c81098b281a5c9">getBlockSize</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="classBaseCache.html#a329a69af869ca9b8cb82804deb51cab9"> 1087</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classstd_1_1list.html">AddrRangeList</a> &amp;<a class="code" href="classBaseCache.html#a329a69af869ca9b8cb82804deb51cab9">getAddrRanges</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">addrRanges</a>; }</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="classBaseCache.html#a2c63511e80262cb3bfa17482dc077eff"> 1089</a></span>&#160;    <a class="code" href="classMSHR.html">MSHR</a> *<a class="code" href="classBaseCache.html#a2c63511e80262cb3bfa17482dc077eff">allocateMissBuffer</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time, <span class="keywordtype">bool</span> sched_send = <span class="keyword">true</span>)</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        <a class="code" href="classMSHR.html">MSHR</a> *mshr = mshrQueue.<a class="code" href="classMSHRQueue.html#a7f94d17bb0eb827d69995a7eed4d317c">allocate</a>(pkt-&gt;<a class="code" href="classPacket.html#ad143614d376622e093aaf4324106bed1">getBlockAddr</a>(blkSize), <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>,</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                        pkt, time, order++,</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                                        <a class="code" href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">allocOnFill</a>(pkt-&gt;cmd));</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        <span class="keywordflow">if</span> (mshrQueue.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>()) {</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;            <a class="code" href="classBaseCache.html#a45c4807bac491875320686b49466e042">setBlocked</a>((<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a>)<a class="code" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7">MSHRQueue_MSHRs</a>);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;        <span class="keywordflow">if</span> (sched_send) {</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;            <span class="comment">// schedule the send</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;            <a class="code" href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">schedMemSideSendEvent</a>(time);</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;        }</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        <span class="keywordflow">return</span> mshr;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    }</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c"> 1107</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c">allocateWriteBuffer</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time)</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    {</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        <span class="comment">// should only see writes or clean evicts here</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>() || pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a58167cfcc19a813e813b3b7c47697a97">MemCmd::CleanEvict</a>);</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> blk_addr = pkt-&gt;<a class="code" href="classPacket.html#ad143614d376622e093aaf4324106bed1">getBlockAddr</a>(blkSize);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;        <span class="comment">// If using compression, on evictions the block is decompressed and</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        <span class="comment">// the operation&#39;s latency is added to the payload delay. Consume</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        <span class="comment">// that payload delay here, meaning that the data is always stored</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;        <span class="comment">// uncompressed in the writebuffer</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;        <span class="keywordflow">if</span> (compressor) {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;            time += pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = 0;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        }</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        <a class="code" href="classWriteQueueEntry.html">WriteQueueEntry</a> *wq_entry =</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;            writeBuffer.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(blk_addr, pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>());</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        <span class="keywordflow">if</span> (wq_entry &amp;&amp; !wq_entry-&gt;<a class="code" href="classQueueEntry.html#aca873412f8b089017b7f3bf1a88fbcb5">inService</a>) {</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Potential to merge writeback %s&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        }</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;        writeBuffer.<a class="code" href="classWriteQueue.html#a01b55f4fc172e8e9ad6e496449789ca2">allocate</a>(blk_addr, blkSize, pkt, time, order++);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;        <span class="keywordflow">if</span> (writeBuffer.<a class="code" href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">isFull</a>()) {</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;            <a class="code" href="classBaseCache.html#a45c4807bac491875320686b49466e042">setBlocked</a>((<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a>)<a class="code" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f">MSHRQueue_WriteBuffer</a>);</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        }</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        <span class="comment">// schedule the send</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        <a class="code" href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">schedMemSideSendEvent</a>(time);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    }</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="classBaseCache.html#abf6d35be1eeb22664dbb6b728bf01d7b"> 1142</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#abf6d35be1eeb22664dbb6b728bf01d7b">isBlocked</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        <span class="keywordflow">return</span> blocked != 0;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    }</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="classBaseCache.html#a45c4807bac491875320686b49466e042"> 1152</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a45c4807bac491875320686b49466e042">setBlocked</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a> cause)</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    {</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;        uint8_t flag = 1 &lt;&lt; cause;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;        <span class="keywordflow">if</span> (blocked == 0) {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;            <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb">blocked_causes</a>[cause]++;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;            blockedCycle = <a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;            cpuSidePort.<a class="code" href="classBaseCache_1_1CacheSlavePort.html#ae47979e97ad652910269981eb6351d30">setBlocked</a>();</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        }</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        blocked |= flag;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>,<span class="stringliteral">&quot;Blocking for cause %d, mask=%d\n&quot;</span>, cause, blocked);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d"> 1171</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">clearBlocked</a>(<a class="code" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a> cause)</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        uint8_t flag = 1 &lt;&lt; cause;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;        blocked &amp;= ~flag;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>,<span class="stringliteral">&quot;Unblocking for cause %d, mask=%d\n&quot;</span>, cause, blocked);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;        <span class="keywordflow">if</span> (blocked == 0) {</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;            <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d">blocked_cycles</a>[cause] += <a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>() - <a class="code" href="classBaseCache.html#aa2c79afd5fe77a70d7dc8568012a9e2d">blockedCycle</a>;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;            cpuSidePort.<a class="code" href="classBaseCache_1_1CacheSlavePort.html#abce29a2806ed85ea0bc761f394c6c3da">clearBlocked</a>();</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;        }</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    }</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d"> 1190</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">schedMemSideSendEvent</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        memSidePort.<a class="code" href="classBaseCache_1_1CacheMasterPort.html#aca417be24e405a8704c546a467b48f9e">schedSendEvent</a>(time);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="classBaseCache.html#a3e179eeb6a49bc8edcf0d53e9650db45"> 1195</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a3e179eeb6a49bc8edcf0d53e9650db45">inCache</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <span class="keywordtype">bool</span> is_secure)<span class="keyword"> const </span>{</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        <span class="keywordflow">return</span> tags-&gt;<a class="code" href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">findBlock</a>(addr, is_secure);</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    }</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="classBaseCache.html#a8c8521fa43d2a3dba0f05165dc9cb55a"> 1199</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a8c8521fa43d2a3dba0f05165dc9cb55a">hasBeenPrefetched</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <span class="keywordtype">bool</span> is_secure)<span class="keyword"> const </span>{</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        <a class="code" href="classCacheBlk.html">CacheBlk</a> *block = tags-&gt;<a class="code" href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">findBlock</a>(addr, is_secure);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        <span class="keywordflow">if</span> (block) {</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;            <span class="keywordflow">return</span> block-&gt;<a class="code" href="classCacheBlk.html#aae42f0351a21c65080743e52356e261e">wasPrefetched</a>();</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;        }</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    }</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="classBaseCache.html#ad565ae87afba37bb13614657320699d3"> 1208</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#ad565ae87afba37bb13614657320699d3">inMissQueue</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <span class="keywordtype">bool</span> is_secure)<span class="keyword"> const </span>{</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;        <span class="keywordflow">return</span> mshrQueue.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(addr, is_secure);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    }</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a"> 1212</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a">incMissCount</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    {</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; system-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(pkt).<a class="code" href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">misses</a>[pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()]++;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;incAccessDepth();</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;        <span class="keywordflow">if</span> (missCount) {</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;            --<a class="code" href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">missCount</a>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;            <span class="keywordflow">if</span> (missCount == 0)</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                <a class="code" href="sim__events_8cc.html#abca976500ad365c77607ab77d87698a7">exitSimLoop</a>(<span class="stringliteral">&quot;A cache reached the maximum miss count&quot;</span>);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        }</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    }</div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670"> 1223</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670">incHitCount</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    {</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; system-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(pkt).<a class="code" href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">hits</a>[pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()]++;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    }</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#a4f51a87abb89cf3d8d5b3ac41d63df99">coalesce</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a9479072dfd8e1eb6752f765abef12ef2">writebackVisitor</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> &amp;blk);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#a28138901c2f94cd8437f6252bf1a9f57">invalidateVisitor</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> &amp;blk);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#ac7bb7a24abe18767b35cdfac8b37b566">sendMSHRQueuePacket</a>(<a class="code" href="classMSHR.html">MSHR</a>* mshr);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classBaseCache.html#abba5733fdabadd287824eff7ee7f8a34">sendWriteQueuePacket</a>(<a class="code" href="classWriteQueueEntry.html">WriteQueueEntry</a>* wq_entry);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#adf7b8750885b9ce55da290e013986aba">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCache.html#ae7da1b0583d4763435a735b6d08703ae">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp) <span class="keyword">override</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;};</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="classWriteAllocator.html"> 1294</a></span>&#160;<span class="keyword">class </span><a class="code" href="classWriteAllocator.html">WriteAllocator</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a> {</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a8b33ce7a879dbf0b24ea182840785a8f"> 1296</a></span>&#160;    <a class="code" href="classWriteAllocator.html#a8b33ce7a879dbf0b24ea182840785a8f">WriteAllocator</a>(<span class="keyword">const</span> WriteAllocatorParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>) :</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;        <a class="code" href="classSimObject.html">SimObject</a>(p),</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;        coalesceLimit(p-&gt;coalesce_limit * p-&gt;block_size),</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;        noAllocateLimit(p-&gt;no_allocate_limit * p-&gt;block_size),</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;        delayThreshold(p-&gt;delay_threshold)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    {</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;        <a class="code" href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">reset</a>();</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    }</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a0553100594e4d81db05cd5f0359a4b9c"> 1311</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classWriteAllocator.html#a0553100594e4d81db05cd5f0359a4b9c">coalesce</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> != WriteMode::ALLOCATE;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    }</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a5458e44cd3a458d64c2c9106d6f8a191"> 1320</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classWriteAllocator.html#a5458e44cd3a458d64c2c9106d6f8a191">allocate</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> != WriteMode::NO_ALLOCATE;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    }</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a23badb643fc839a97f67b13049b97b7d"> 1330</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classWriteAllocator.html#a23badb643fc839a97f67b13049b97b7d">reset</a>() {</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;        <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = WriteMode::ALLOCATE;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        byteCount = 0;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;        nextAddr = 0;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    }</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#af668ab233c9995ebfcc0022fd1d56423"> 1342</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classWriteAllocator.html#af668ab233c9995ebfcc0022fd1d56423">delay</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> blk_addr) {</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;        <span class="keywordflow">if</span> (delayCtr[blk_addr] &gt; 0) {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;            --delayCtr[blk_addr];</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;        }</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    }</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a4edecf07c8f9ee889940377cd68ed56e"> 1356</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classWriteAllocator.html#a4edecf07c8f9ee889940377cd68ed56e">resetDelay</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> blk_addr) {</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;        delayCtr.erase(blk_addr);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    }</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <span class="keywordtype">void</span> updateMode(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> write_addr, <span class="keywordtype">unsigned</span> write_size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> blk_addr);</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a73287c5210cf9fea63e06260d7e4e5b4"> 1378</a></span>&#160;    <span class="keyword">enum class</span> <a class="code" href="classWriteAllocator.html#a73287c5210cf9fea63e06260d7e4e5b4">WriteMode</a> : char {</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;        ALLOCATE,</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;        COALESCE,</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;        NO_ALLOCATE,</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    };</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a46a2524b4456a27a28a8d2c95faaa289"> 1383</a></span>&#160;    <a class="code" href="classWriteAllocator.html#a73287c5210cf9fea63e06260d7e4e5b4">WriteMode</a> <a class="code" href="classWriteAllocator.html#a46a2524b4456a27a28a8d2c95faaa289">mode</a>;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a7c9b075c630277e0814cf26caf146d3a"> 1386</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classWriteAllocator.html#a7c9b075c630277e0814cf26caf146d3a">nextAddr</a>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a050c4a17149fe7390bb54f5164cdc0ca"> 1392</a></span>&#160;    uint32_t <a class="code" href="classWriteAllocator.html#a050c4a17149fe7390bb54f5164cdc0ca">byteCount</a>;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a0522de52b32fad16eacb5438e5215653"> 1397</a></span>&#160;    <span class="keyword">const</span> uint32_t <a class="code" href="classWriteAllocator.html#a0522de52b32fad16eacb5438e5215653">coalesceLimit</a>;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a827017502743e6bded91ba665914e0fe"> 1398</a></span>&#160;    <span class="keyword">const</span> uint32_t <a class="code" href="classWriteAllocator.html#a827017502743e6bded91ba665914e0fe">noAllocateLimit</a>;</div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a677ab694dde4e556f2d2d8e872941ba8"> 1402</a></span>&#160;    <span class="keyword">const</span> uint32_t <a class="code" href="classWriteAllocator.html#a677ab694dde4e556f2d2d8e872941ba8">delayThreshold</a>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="classWriteAllocator.html#a32203d11c4fcd62d276365315e27beeb"> 1408</a></span>&#160;    std::unordered_map&lt;Addr, Counter&gt; <a class="code" href="classWriteAllocator.html#a32203d11c4fcd62d276365315e27beeb">delayCtr</a>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;};</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#endif //__MEM_CACHE_BASE_HH__</span></div><div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="classBaseCache_html_a999198287ea681d5adada8ebc6a3ea32"><div class="ttname"><a href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">BaseCache::access</a></div><div class="ttdeci">virtual bool access(PacketPtr pkt, CacheBlk *&amp;blk, Cycles &amp;lat, PacketList &amp;writebacks)</div><div class="ttdoc">Does all the processing necessary to perform the provided request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01023">base.cc:1023</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a7813c715e471365b6edd7a51ba59e446"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a7813c715e471365b6edd7a51ba59e446">BaseCache::CacheStats::demandMissLatency</a></div><div class="ttdeci">Stats::Formula demandMissLatency</div><div class="ttdoc">Total number of cycles spent waiting for demand misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00987">base.hh:987</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classBaseCache_html_a01cf3c120e9714aa6a318a190acbd186"><div class="ttname"><a href="classBaseCache.html#a01cf3c120e9714aa6a318a190acbd186">BaseCache::handleAtomicReqMiss</a></div><div class="ttdeci">virtual Cycles handleAtomicReqMiss(PacketPtr pkt, CacheBlk *&amp;blk, PacketList &amp;writebacks)=0</div><div class="ttdoc">Handle a request in atomic mode that missed in this cache. </div></div>
<div class="ttc" id="classBaseTags_html_a96fb824e9b8f6db2bcd816b82327f1de"><div class="ttname"><a href="classBaseTags.html#a96fb824e9b8f6db2bcd816b82327f1de">BaseTags::findBlock</a></div><div class="ttdeci">virtual CacheBlk * findBlock(Addr addr, bool is_secure) const</div><div class="ttdoc">Finds the block in the cache without touching it. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2tags_2base_8cc_source.html#l00080">base.cc:80</a></div></div>
<div class="ttc" id="classBaseCache_html_a3323765bca93664072cbf0c03b25247a"><div class="ttname"><a href="classBaseCache.html#a3323765bca93664072cbf0c03b25247a">BaseCache::forwardSnoops</a></div><div class="ttdeci">bool forwardSnoops</div><div class="ttdoc">Do we forward snoops from mem side port through to cpu side port? </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00871">base.hh:871</a></div></div>
<div class="ttc" id="classBaseCache_html_a0228650f19d5b932deb1b9fc2b6608b6"><div class="ttname"><a href="classBaseCache.html#a0228650f19d5b932deb1b9fc2b6608b6">BaseCache::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Registers probes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l02299">base.cc:2299</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classBaseCache_html_ae4752a116f19bbd9aad4aa40303b7b1e"><div class="ttname"><a href="classBaseCache.html#ae4752a116f19bbd9aad4aa40303b7b1e">BaseCache::BaseCache</a></div><div class="ttdeci">BaseCache(const BaseCacheParams *p, unsigned blk_size)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00079">base.cc:79</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a32203d11c4fcd62d276365315e27beeb"><div class="ttname"><a href="classWriteAllocator.html#a32203d11c4fcd62d276365315e27beeb">WriteAllocator::delayCtr</a></div><div class="ttdeci">std::unordered_map&lt; Addr, Counter &gt; delayCtr</div><div class="ttdoc">Keep track of the number of times the allocator has delayed an WriteReq MSHR. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01408">base.hh:1408</a></div></div>
<div class="ttc" id="classTempCacheBlk_html"><div class="ttname"><a href="classTempCacheBlk.html">TempCacheBlk</a></div><div class="ttdoc">Special instance of CacheBlk for use with tempBlk that deals with its block address regeneration...</div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00443">cache_blk.hh:443</a></div></div>
<div class="ttc" id="packet__queue_8hh_html"><div class="ttname"><a href="packet__queue_8hh.html">packet_queue.hh</a></div><div class="ttdoc">Declaration of a simple PacketQueue that is associated with a port on which it attempts to send packe...</div></div>
<div class="ttc" id="classBaseCache_html_a0f6705017c338598ad16ffd1c6b82dc3"><div class="ttname"><a href="classBaseCache.html#a0f6705017c338598ad16ffd1c6b82dc3">BaseCache::writebackBlk</a></div><div class="ttdeci">PacketPtr writebackBlk(CacheBlk *blk)</div><div class="ttdoc">Create a writeback request for the given block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01511">base.cc:1511</a></div></div>
<div class="ttc" id="classQueueEntry_html_aca873412f8b089017b7f3bf1a88fbcb5"><div class="ttname"><a href="classQueueEntry.html#aca873412f8b089017b7f3bf1a88fbcb5">QueueEntry::inService</a></div><div class="ttdeci">bool inService</div><div class="ttdoc">True if the entry has been sent downstream. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00108">queue_entry.hh:108</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_aced53552df03a11a5c9b49480b5e1ee9"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#aced53552df03a11a5c9b49480b5e1ee9">BaseCache::CacheStats::demandHits</a></div><div class="ttdeci">Stats::Formula demandHits</div><div class="ttdoc">Number of hits for demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00977">base.hh:977</a></div></div>
<div class="ttc" id="classMasterPort_html_ae9af19d618fc96fe49a99f5f948502bf"><div class="ttname"><a href="classMasterPort.html#ae9af19d618fc96fe49a99f5f948502bf">MasterPort::recvAtomicSnoop</a></div><div class="ttdeci">Tick recvAtomicSnoop(PacketPtr pkt) override</div><div class="ttdoc">Default implementations. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00224">port.hh:224</a></div></div>
<div class="ttc" id="classMSHRQueue_html"><div class="ttname"><a href="classMSHRQueue.html">MSHRQueue</a></div><div class="ttdoc">A Class for maintaining a list of pending and allocated memory requests. </div><div class="ttdef"><b>Definition:</b> <a href="mshr__queue_8hh_source.html#l00061">mshr_queue.hh:61</a></div></div>
<div class="ttc" id="classMemCmd_html"><div class="ttname"><a href="classMemCmd.html">MemCmd</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00076">packet.hh:76</a></div></div>
<div class="ttc" id="classBaseCache_html_a9479072dfd8e1eb6752f765abef12ef2"><div class="ttname"><a href="classBaseCache.html#a9479072dfd8e1eb6752f765abef12ef2">BaseCache::writebackVisitor</a></div><div class="ttdeci">void writebackVisitor(CacheBlk &amp;blk)</div><div class="ttdoc">Cache block visitor that writes back dirty cache blocks using functional writes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01629">base.cc:1629</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a76b85b7abca226874fde3444d20ad9eb"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">BaseCache::CacheCmdStats::missLatency</a></div><div class="ttdeci">Stats::Vector missLatency</div><div class="ttdoc">Total number of cycles per thread/command spent waiting for a miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00939">base.hh:939</a></div></div>
<div class="ttc" id="classBaseCache_html_adc5c4029baa85c15c36c7242e25b5807"><div class="ttname"><a href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">BaseCache::cpuSidePort</a></div><div class="ttdeci">CpuSidePort cpuSidePort</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00312">base.hh:312</a></div></div>
<div class="ttc" id="probe_8hh_html"><div class="ttname"><a href="probe_8hh.html">probe.hh</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a6484193bd1329f05ecc0854c4aae5dc8"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a6484193bd1329f05ecc0854c4aae5dc8">BaseCache::CacheCmdStats::avgMshrUncacheableLatency</a></div><div class="ttdeci">Stats::Formula avgMshrUncacheableLatency</div><div class="ttdoc">The average latency of an MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00961">base.hh:961</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a65bf40f138cf863f0c5e2d8ca1144126"><div class="ttname"><a href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></div><div class="ttdeci">const PortID InvalidPortID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00238">types.hh:238</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html">BaseCache::MemSidePort</a></div><div class="ttdoc">The memory-side port extends the base cache master port with access functions for functional...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00212">base.hh:212</a></div></div>
<div class="ttc" id="classBaseCache_html_afb4998578401b4aac6da04cb64474439"><div class="ttname"><a href="classBaseCache.html#afb4998578401b4aac6da04cb64474439">BaseCache::getNextQueueEntry</a></div><div class="ttdeci">QueueEntry * getNextQueueEntry()</div><div class="ttdoc">Return the next queue entry to service, either a pending miss from the MSHR queue, a buffered write from the write buffer, or something from the prefetcher. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00720">base.cc:720</a></div></div>
<div class="ttc" id="classBaseCache_html_a0806a2630c7445f0add14ea3273e3547"><div class="ttname"><a href="classBaseCache.html#a0806a2630c7445f0add14ea3273e3547">BaseCache::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00182">base.cc:182</a></div></div>
<div class="ttc" id="classBaseCache_html_a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7"><div class="ttname"><a href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7">BaseCache::MSHRQueue_MSHRs</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00100">base.hh:100</a></div></div>
<div class="ttc" id="classMasterPort_html_a8a8048eb710c0780a769ebc674976439"><div class="ttname"><a href="classMasterPort.html#a8a8048eb710c0780a769ebc674976439">MasterPort::recvFunctionalSnoop</a></div><div class="ttdeci">void recvFunctionalSnoop(PacketPtr pkt) override</div><div class="ttdoc">Receive a functional snoop request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00231">port.hh:231</a></div></div>
<div class="ttc" id="classBaseCache_html_a8f8c0d198af353117ab42d1b0680a9f1"><div class="ttname"><a href="classBaseCache.html#a8f8c0d198af353117ab42d1b0680a9f1">BaseCache::writeBuffer</a></div><div class="ttdeci">WriteQueue writeBuffer</div><div class="ttdoc">Write/writeback buffer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00321">base.hh:321</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_aece9a562219cfdc4c214fe3ca06e2b41"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#aece9a562219cfdc4c214fe3ca06e2b41">BaseCache::CacheStats::overallMshrMissLatency</a></div><div class="ttdeci">Stats::Formula overallMshrMissLatency</div><div class="ttdoc">Total cycle latency of overall MSHR misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01037">base.hh:1037</a></div></div>
<div class="ttc" id="write__queue__entry_8hh_html"><div class="ttname"><a href="write__queue__entry_8hh.html">write_queue_entry.hh</a></div><div class="ttdoc">Write queue entry. </div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_aff3ac4cc5530e8d9dd263e82c79710c0"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#aff3ac4cc5530e8d9dd263e82c79710c0">BaseCache::CacheCmdStats::cache</a></div><div class="ttdeci">const BaseCache &amp; cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00927">base.hh:927</a></div></div>
<div class="ttc" id="classBasePrefetcher_html"><div class="ttname"><a href="classBasePrefetcher.html">BasePrefetcher</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2prefetch_2base_8hh_source.html#l00067">base.hh:67</a></div></div>
<div class="ttc" id="classBaseCache_html_abe1bfb4fe2274494d00d46e46f1c8b88"><div class="ttname"><a href="classBaseCache.html#abe1bfb4fe2274494d00d46e46f1c8b88">BaseCache::calculateAccessLatency</a></div><div class="ttdeci">Cycles calculateAccessLatency(const CacheBlk *blk, const uint32_t delay, const Cycles lookup_lat) const</div><div class="ttdoc">Calculate access latency in ticks given a tag lookup latency, and whether access was a hit or miss...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00989">base.cc:989</a></div></div>
<div class="ttc" id="classBaseCache_html_a85cf2f1ae0f1fb07cb079859a4509d9f"><div class="ttname"><a href="classBaseCache.html#a85cf2f1ae0f1fb07cb079859a4509d9f">BaseCache::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00191">base.cc:191</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_aebc04cc1dedda0f0f96fbccc846f54a3"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#aebc04cc1dedda0f0f96fbccc846f54a3">BaseCache::CacheCmdStats::mshr_miss_latency</a></div><div class="ttdeci">Stats::Vector mshr_miss_latency</div><div class="ttdoc">Total cycle latency of each MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00953">base.hh:953</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a251d528403d6ab33b8aebd84245f9c6e"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a251d528403d6ab33b8aebd84245f9c6e">BaseCache::CacheStats::replacements</a></div><div class="ttdeci">Stats::Scalar replacements</div><div class="ttdoc">Number of replacements of valid blocks. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01056">base.hh:1056</a></div></div>
<div class="ttc" id="classBaseCache_html_ad4f47d83a7cddde8a3420aeeff77b7d5"><div class="ttname"><a href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">BaseCache::noTargetMSHR</a></div><div class="ttdeci">MSHR * noTargetMSHR</div><div class="ttdoc">Pointer to the MSHR that has no targets. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00901">base.hh:901</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a482491d16bb35fb959ed2da10352eac5"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a482491d16bb35fb959ed2da10352eac5">BaseCache::CacheStats::overallMshrUncacheableLatency</a></div><div class="ttdeci">Stats::Formula overallMshrUncacheableLatency</div><div class="ttdoc">Total cycle latency of overall MSHR misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01040">base.hh:1040</a></div></div>
<div class="ttc" id="classBaseCache_html_a8426e8964f5df5173130903a39323e62"><div class="ttname"><a href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">BaseCache::lookupLatency</a></div><div class="ttdeci">const Cycles lookupLatency</div><div class="ttdoc">The latency of tag lookup of a cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00837">base.hh:837</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a4ac9066eb7aa8004b7b3a24200ab78d1"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a4ac9066eb7aa8004b7b3a24200ab78d1">BaseCache::CacheStats::cmd</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; CacheCmdStats &gt; &gt; cmd</div><div class="ttdoc">Per-command statistics. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01062">base.hh:1062</a></div></div>
<div class="ttc" id="classWriteQueue_html"><div class="ttname"><a href="classWriteQueue.html">WriteQueue</a></div><div class="ttdoc">A write queue for all eviction packets, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="write__queue_8hh_source.html#l00059">write_queue.hh:59</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a35ade525982f4a066e7e6c07458947b0"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a35ade525982f4a066e7e6c07458947b0">BaseCache::CacheCmdStats::mshr_hits</a></div><div class="ttdeci">Stats::Vector mshr_hits</div><div class="ttdoc">Number of misses that hit in the MSHRs per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00947">base.hh:947</a></div></div>
<div class="ttc" id="classBaseCache_html_a5fe7b0fbb53ce65b98a8b0715cd5ec3a"><div class="ttname"><a href="classBaseCache.html#a5fe7b0fbb53ce65b98a8b0715cd5ec3a">BaseCache::writebackTempBlockAtomicEvent</a></div><div class="ttdeci">EventFunctionWrapper writebackTempBlockAtomicEvent</div><div class="ttdoc">An event to writeback the tempBlock after recvAtomic finishes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00658">base.hh:658</a></div></div>
<div class="ttc" id="classMasterPort_html_a987c8bce748766ffaab64bf9a7c3d98b"><div class="ttname"><a href="classMasterPort.html#a987c8bce748766ffaab64bf9a7c3d98b">MasterPort::tryTiming</a></div><div class="ttdeci">bool tryTiming(PacketPtr pkt) const</div><div class="ttdoc">Check if the slave can handle a timing request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00451">port.hh:451</a></div></div>
<div class="ttc" id="classBaseCache_html_ac3d540c1c7f35d32db46e82155fa771d"><div class="ttname"><a href="classBaseCache.html#ac3d540c1c7f35d32db46e82155fa771d">BaseCache::clusivity</a></div><div class="ttdeci">const Enums::Clusivity clusivity</div><div class="ttdoc">Clusivity with respect to the upstream cache, determining if we fill into both this cache and the cac...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00878">base.hh:878</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a6fef46d5019ef219bd1ac428006a476d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a6fef46d5019ef219bd1ac428006a476d">BaseCache::CacheStats::demandMshrMisses</a></div><div class="ttdeci">Stats::Formula demandMshrMisses</div><div class="ttdoc">Demand misses that miss in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01027">base.hh:1027</a></div></div>
<div class="ttc" id="classQueuedMasterPort_html"><div class="ttname"><a href="classQueuedMasterPort.html">QueuedMasterPort</a></div><div class="ttdoc">The QueuedMasterPort combines two queues, a request queue and a snoop response queue, that both share the same port. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00108">qport.hh:108</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classBaseCache_html_abfde4b7031bd01341cdc9919731487a2"><div class="ttname"><a href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">BaseCache::system</a></div><div class="ttdeci">System * system</div><div class="ttdoc">System we are currently operating in. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00913">base.hh:913</a></div></div>
<div class="ttc" id="classBaseCache_html_a626c1023df0c20d932f99843c4accb30"><div class="ttname"><a href="classBaseCache.html#a626c1023df0c20d932f99843c4accb30">BaseCache::isReadOnly</a></div><div class="ttdeci">const bool isReadOnly</div><div class="ttdoc">Is this cache read only, for example the instruction cache, or table-walker cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00886">base.hh:886</a></div></div>
<div class="ttc" id="classBaseCache_html_a83c68c6576f53c4029f454e853993533"><div class="ttname"><a href="classBaseCache.html#a83c68c6576f53c4029f454e853993533">BaseCache::ppMiss</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppMiss</div><div class="ttdoc">To probe when a cache miss occurs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00336">base.hh:336</a></div></div>
<div class="ttc" id="classBaseCache_html_a21834cba4bc4554ec53f09e54adb41dc"><div class="ttname"><a href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">BaseCache::handleTimingReqMiss</a></div><div class="ttdeci">virtual void handleTimingReqMiss(PacketPtr pkt, CacheBlk *blk, Tick forward_time, Tick request_time)=0</div></div>
<div class="ttc" id="classBaseCache_html_ad1d4e0e25482f70d23ef650555be7970"><div class="ttname"><a href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">BaseCache::addrRanges</a></div><div class="ttdeci">const AddrRangeList addrRanges</div><div class="ttdoc">The address range to which the cache responds on the CPU side. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00909">base.hh:909</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a6fd99ada9ef2e326e888da9d312e3646"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a6fd99ada9ef2e326e888da9d312e3646">BaseCache::CacheStats::overallMshrMisses</a></div><div class="ttdeci">Stats::Formula overallMshrMisses</div><div class="ttdoc">Total number of misses that miss in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01029">base.hh:1029</a></div></div>
<div class="ttc" id="classBaseCache_html_afdc3e094b5fea76a080f1d6673236285"><div class="ttname"><a href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">BaseCache::stats</a></div><div class="ttdeci">BaseCache::CacheStats stats</div></div>
<div class="ttc" id="classBaseCache_html_a19ba33e4cabf4363fcea7eceb3bfa685"><div class="ttname"><a href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">BaseCache::invalidateBlock</a></div><div class="ttdeci">void invalidateBlock(CacheBlk *blk)</div><div class="ttdoc">Invalidate a cache block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01490">base.cc:1490</a></div></div>
<div class="ttc" id="classBaseCache_html_a353447c0492c1e19924000cc7306e1f7"><div class="ttname"><a href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">BaseCache::updateCompressionData</a></div><div class="ttdeci">bool updateCompressionData(CacheBlk *blk, const uint64_t *data, PacketList &amp;writebacks)</div><div class="ttdoc">When a block is overwriten, its compression information must be updated, and it may need to be recomp...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00798">base.cc:798</a></div></div>
<div class="ttc" id="namespaceStats_html_ab9cd159e7f4ac914ca3db1a14ff1d8a8"><div class="ttname"><a href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">Stats::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00570">statistics.cc:570</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheReqPacketQueue_html_aaf085a672adbb7cc2a5cba122eb3f0e5"><div class="ttname"><a href="classBaseCache_1_1CacheReqPacketQueue.html#aaf085a672adbb7cc2a5cba122eb3f0e5">BaseCache::CacheReqPacketQueue::cache</a></div><div class="ttdeci">BaseCache &amp; cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00168">base.hh:168</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a4610e651790fbdba51e6c626694d9f1c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a4610e651790fbdba51e6c626694d9f1c">BaseCache::CacheStats::overallMshrUncacheable</a></div><div class="ttdeci">Stats::Formula overallMshrUncacheable</div><div class="ttdoc">Total number of misses that miss in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01032">base.hh:1032</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_a4dec9131c279861b794795c3c69bb3ab"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#a4dec9131c279861b794795c3c69bb3ab">BaseCache::MemSidePort::cache</a></div><div class="ttdeci">BaseCache * cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00222">base.hh:222</a></div></div>
<div class="ttc" id="mem_2cache_2compressors_2base_8hh_html"><div class="ttname"><a href="mem_2cache_2compressors_2base_8hh.html">base.hh</a></div><div class="ttdoc">Definition of a basic cache compressor. </div></div>
<div class="ttc" id="classBaseCache_html_a2c63511e80262cb3bfa17482dc077eff"><div class="ttname"><a href="classBaseCache.html#a2c63511e80262cb3bfa17482dc077eff">BaseCache::allocateMissBuffer</a></div><div class="ttdeci">MSHR * allocateMissBuffer(PacketPtr pkt, Tick time, bool sched_send=true)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01089">base.hh:1089</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="classStats_1_1Vector_html"><div class="ttname"><a href="classStats_1_1Vector.html">Stats::Vector</a></div><div class="ttdoc">A vector of scalar stats. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02552">statistics.hh:2552</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a5458e44cd3a458d64c2c9106d6f8a191"><div class="ttname"><a href="classWriteAllocator.html#a5458e44cd3a458d64c2c9106d6f8a191">WriteAllocator::allocate</a></div><div class="ttdeci">bool allocate() const</div><div class="ttdoc">Should writes allocate? </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01320">base.hh:1320</a></div></div>
<div class="ttc" id="classBaseCache_html_abf6d35be1eeb22664dbb6b728bf01d7b"><div class="ttname"><a href="classBaseCache.html#abf6d35be1eeb22664dbb6b728bf01d7b">BaseCache::isBlocked</a></div><div class="ttdeci">bool isBlocked() const</div><div class="ttdoc">Returns true if the cache is blocked for accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01142">base.hh:1142</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html"><div class="ttname"><a href="classQueuedSlavePort.html">QueuedSlavePort</a></div><div class="ttdoc">A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...</div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00060">qport.hh:60</a></div></div>
<div class="ttc" id="classBaseCache_html_a4211cc1885d9b59f563abc4354737b26"><div class="ttname"><a href="classBaseCache.html#a4211cc1885d9b59f563abc4354737b26">BaseCache::dataLatency</a></div><div class="ttdeci">const Cycles dataLatency</div><div class="ttdoc">The latency of data access of a cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00843">base.hh:843</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00090">packet.hh:90</a></div></div>
<div class="ttc" id="classBaseCache_html_a4f51a87abb89cf3d8d5b3ac41d63df99"><div class="ttname"><a href="classBaseCache.html#a4f51a87abb89cf3d8d5b3ac41d63df99">BaseCache::coalesce</a></div><div class="ttdeci">bool coalesce() const</div><div class="ttdoc">Checks if the cache is coalescing writes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01623">base.cc:1623</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html">BaseCache::CacheStats</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00964">base.hh:964</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classBaseCache_html_acec38a82c154e435e264ad95cbe5a2b1"><div class="ttname"><a href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">BaseCache::fillLatency</a></div><div class="ttdeci">const Cycles fillLatency</div><div class="ttdoc">The latency to fill a cache block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00853">base.hh:853</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classBaseCache_html_a216137a9a4aa58667e1e760a4069d5f4"><div class="ttname"><a href="classBaseCache.html#a216137a9a4aa58667e1e760a4069d5f4">BaseCache::writeAllocator</a></div><div class="ttdeci">WriteAllocator *const writeAllocator</div><div class="ttdoc">The writeAllocator drive optimizations for streaming writes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00355">base.hh:355</a></div></div>
<div class="ttc" id="classWriteQueue_html_abefb3bc1bf8cf6e31ab0023b1bb8fd9b"><div class="ttname"><a href="classWriteQueue.html#abefb3bc1bf8cf6e31ab0023b1bb8fd9b">WriteQueue::markInService</a></div><div class="ttdeci">void markInService(WriteQueueEntry *entry)</div><div class="ttdoc">Mark the given entry as in service. </div><div class="ttdef"><b>Definition:</b> <a href="write__queue_8cc_source.html#l00078">write_queue.cc:78</a></div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644">BaseCache::Blocked_NoWBBuffers</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00110">base.hh:110</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_abb0c00ef272f6d8d8fa93979453a4764"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#abb0c00ef272f6d8d8fa93979453a4764">BaseCache::CacheStats::overallMissLatency</a></div><div class="ttdeci">Stats::Formula overallMissLatency</div><div class="ttdoc">Total number of cycles spent waiting for all misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00989">base.hh:989</a></div></div>
<div class="ttc" id="classPacketQueue_html_a1fa2825d9138e8957b7252e054943e4f"><div class="ttname"><a href="classPacketQueue.html#a1fa2825d9138e8957b7252e054943e4f">PacketQueue::schedSendEvent</a></div><div class="ttdeci">void schedSendEvent(Tick when)</div><div class="ttdoc">Schedule a send event if we are not already waiting for a retry. </div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8cc_source.html#l00155">packet_queue.cc:155</a></div></div>
<div class="ttc" id="mshr__queue_8hh_html"><div class="ttname"><a href="mshr__queue_8hh.html">mshr_queue.hh</a></div><div class="ttdoc">Declaration of a structure to manage MSHRs. </div></div>
<div class="ttc" id="classBaseCache_html_abba5733fdabadd287824eff7ee7f8a34"><div class="ttname"><a href="classBaseCache.html#abba5733fdabadd287824eff7ee7f8a34">BaseCache::sendWriteQueuePacket</a></div><div class="ttdeci">bool sendWriteQueuePacket(WriteQueueEntry *wq_entry)</div><div class="ttdoc">Similar to sendMSHR, but for a write-queue entry instead. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01785">base.cc:1785</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a743433a101605bef26e17b8816f161c7"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a743433a101605bef26e17b8816f161c7">BaseCache::CacheStats::overallAvgMshrUncacheableLatency</a></div><div class="ttdeci">Stats::Formula overallAvgMshrUncacheableLatency</div><div class="ttdoc">The average overall latency of an MSHR miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01053">base.hh:1053</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a827017502743e6bded91ba665914e0fe"><div class="ttname"><a href="classWriteAllocator.html#a827017502743e6bded91ba665914e0fe">WriteAllocator::noAllocateLimit</a></div><div class="ttdeci">const uint32_t noAllocateLimit</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01398">base.hh:1398</a></div></div>
<div class="ttc" id="classPacket_html_aec89f98657b94e77f4f7a3087dfe690c"><div class="ttname"><a href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">Packet::isWrite</a></div><div class="ttdeci">bool isWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00529">packet.hh:529</a></div></div>
<div class="ttc" id="statistics_8hh_html"><div class="ttname"><a href="statistics_8hh.html">statistics.hh</a></div><div class="ttdoc">Declaration of Statistics objects. </div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ad5d89049d436c1d4e06fdfeb5e4c7f8d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ad5d89049d436c1d4e06fdfeb5e4c7f8d">BaseCache::CacheStats::cache</a></div><div class="ttdeci">const BaseCache &amp; cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00974">base.hh:974</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheReqPacketQueue_html_af6d7a1baa867fe6231116aeba81de086"><div class="ttname"><a href="classBaseCache_1_1CacheReqPacketQueue.html#af6d7a1baa867fe6231116aeba81de086">BaseCache::CacheReqPacketQueue::CacheReqPacketQueue</a></div><div class="ttdeci">CacheReqPacketQueue(BaseCache &amp;cache, MasterPort &amp;port, SnoopRespPacketQueue &amp;snoop_resp_queue, const std::string &amp;label)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00173">base.hh:173</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheReqPacketQueue_html_a58df086b4759238d2f69722e0fa9177c"><div class="ttname"><a href="classBaseCache_1_1CacheReqPacketQueue.html#a58df086b4759238d2f69722e0fa9177c">BaseCache::CacheReqPacketQueue::snoopRespQueue</a></div><div class="ttdeci">SnoopRespPacketQueue &amp; snoopRespQueue</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00169">base.hh:169</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a00875f9a4af71cfcf600cd7658838543"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a00875f9a4af71cfcf600cd7658838543">BaseCache::CacheStats::writebacks</a></div><div class="ttdeci">Stats::Vector writebacks</div><div class="ttdoc">Number of blocks written back per thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01019">base.hh:1019</a></div></div>
<div class="ttc" id="classBaseCache_html_a52ad63e475e9f8bf6c4743ecc04da5c8"><div class="ttname"><a href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">BaseCache::memSidePort</a></div><div class="ttdeci">MemSidePort memSidePort</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00313">base.hh:313</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classBaseCache_html_a730ad791e4d8c82c65d053c56d86ecfc"><div class="ttname"><a href="classBaseCache.html#a730ad791e4d8c82c65d053c56d86ecfc">BaseCache::calculateTagOnlyLatency</a></div><div class="ttdeci">Cycles calculateTagOnlyLatency(const uint32_t delay, const Cycles lookup_lat) const</div><div class="ttdoc">Calculate latency of accesses that only touch the tag array. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00980">base.cc:980</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_aa26b751c81e754cfb4dff45b95ea492d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#aa26b751c81e754cfb4dff45b95ea492d">BaseCache::CacheStats::dataExpansions</a></div><div class="ttdeci">Stats::Scalar dataExpansions</div><div class="ttdoc">Number of data expansions. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01059">base.hh:1059</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_a7702de6053da1728d759d23f45afb842"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#a7702de6053da1728d759d23f45afb842">BaseCache::CacheSlavePort::sendRetryEvent</a></div><div class="ttdeci">EventFunctionWrapper sendRetryEvent</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00277">base.hh:277</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html">BaseCache::CacheCmdStats</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00915">base.hh:915</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a41b96ff6b543cf94f3137a0566ca10dd"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">BaseCache::CacheStats::cmdStats</a></div><div class="ttdeci">CacheCmdStats &amp; cmdStats(const PacketPtr p)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00970">base.hh:970</a></div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">BaseCache::NUM_BLOCKED_CAUSES</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00112">base.hh:112</a></div></div>
<div class="ttc" id="classBaseCache_html_a8cbe03b3d7a0b3bc810a65acec97bb77"><div class="ttname"><a href="classBaseCache.html#a8cbe03b3d7a0b3bc810a65acec97bb77">BaseCache::allocateBlock</a></div><div class="ttdeci">CacheBlk * allocateBlock(const PacketPtr pkt, PacketList &amp;writebacks)</div><div class="ttdoc">Allocate a new block and perform any necessary writebacks. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01396">base.cc:1396</a></div></div>
<div class="ttc" id="classPacket_html_ad143614d376622e093aaf4324106bed1"><div class="ttname"><a href="classPacket.html#ad143614d376622e093aaf4324106bed1">Packet::getBlockAddr</a></div><div class="ttdeci">Addr getBlockAddr(unsigned int blk_size) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00750">packet.hh:750</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_af9a02fa1587db96169f0120477b7a140"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#af9a02fa1587db96169f0120477b7a140">BaseCache::CacheCmdStats::hits</a></div><div class="ttdeci">Stats::Vector hits</div><div class="ttdoc">Number of hits per thread for each type of command. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00931">base.hh:931</a></div></div>
<div class="ttc" id="classPacket_html_ae348c208f0ffb3cf22f1f65a19c13c4f"><div class="ttname"><a href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">Packet::req</a></div><div class="ttdeci">RequestPtr req</div><div class="ttdoc">A pointer to the original request. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00327">packet.hh:327</a></div></div>
<div class="ttc" id="classBaseCache_html_add6b8e503007b9534146c556cd4798b3"><div class="ttname"><a href="classBaseCache.html#add6b8e503007b9534146c556cd4798b3">BaseCache::memWriteback</a></div><div class="ttdeci">virtual void memWriteback() override</div><div class="ttdoc">Write back dirty blocks in the cache using functional accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01605">base.cc:1605</a></div></div>
<div class="ttc" id="classBaseCache_html_a478fb509942997ebcebbe678efe2a495"><div class="ttname"><a href="classBaseCache.html#a478fb509942997ebcebbe678efe2a495">BaseCache::markInService</a></div><div class="ttdeci">void markInService(WriteQueueEntry *entry)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00385">base.hh:385</a></div></div>
<div class="ttc" id="classBaseCache_html_a90460436425bc171f6aa478c50cabe04"><div class="ttname"><a href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">BaseCache::responseLatency</a></div><div class="ttdeci">const Cycles responseLatency</div><div class="ttdoc">The latency of sending reponse to its upper level cache/core on a linefill. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00860">base.hh:860</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a5c48e023106681c79eb0e07d84247c8c"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a5c48e023106681c79eb0e07d84247c8c">BaseCache::CacheCmdStats::mshr_uncacheable_lat</a></div><div class="ttdeci">Stats::Vector mshr_uncacheable_lat</div><div class="ttdoc">Total cycle latency of each MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00955">base.hh:955</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a73287c5210cf9fea63e06260d7e4e5b4"><div class="ttname"><a href="classWriteAllocator.html#a73287c5210cf9fea63e06260d7e4e5b4">WriteAllocator::WriteMode</a></div><div class="ttdeci">WriteMode</div><div class="ttdoc">The current mode for write coalescing and allocation, either normal operation (ALLOCATE), write coalescing (COALESCE), or write coalescing without allocation (NO_ALLOCATE). </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01378">base.hh:1378</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_afbab72c39305b6b79bfbc8c909656668"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#afbab72c39305b6b79bfbc8c909656668">BaseCache::CacheStats::demandMshrMissRate</a></div><div class="ttdeci">Stats::Formula demandMshrMissRate</div><div class="ttdoc">The demand miss rate in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01043">base.hh:1043</a></div></div>
<div class="ttc" id="addr__range_8hh_html"><div class="ttname"><a href="addr__range_8hh.html">addr_range.hh</a></div></div>
<div class="ttc" id="classBaseCache_html_adc0a86c7c8f60485e1df7260f36f7710"><div class="ttname"><a href="classBaseCache.html#adc0a86c7c8f60485e1df7260f36f7710">BaseCache::ppFill</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppFill</div><div class="ttdoc">To probe when a cache fill occurs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00339">base.hh:339</a></div></div>
<div class="ttc" id="mem_2cache_2tags_2base_8hh_html"><div class="ttname"><a href="mem_2cache_2tags_2base_8hh.html">base.hh</a></div><div class="ttdoc">Declaration of a common base class for cache tagstore objects. </div></div>
<div class="ttc" id="classSnoopRespPacketQueue_html"><div class="ttname"><a href="classSnoopRespPacketQueue.html">SnoopRespPacketQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8hh_source.html#l00261">packet_queue.hh:261</a></div></div>
<div class="ttc" id="classBaseCache_html_a6fef050591b3c4e9a418f6141ab94b06"><div class="ttname"><a href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">BaseCache::recvTimingReq</a></div><div class="ttdeci">virtual void recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00337">base.cc:337</a></div></div>
<div class="ttc" id="classBaseCache_html_a28138901c2f94cd8437f6252bf1a9f57"><div class="ttname"><a href="classBaseCache.html#a28138901c2f94cd8437f6252bf1a9f57">BaseCache::invalidateVisitor</a></div><div class="ttdeci">void invalidateVisitor(CacheBlk &amp;blk)</div><div class="ttdoc">Cache block visitor that invalidates all blocks in the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01652">base.cc:1652</a></div></div>
<div class="ttc" id="classCache_html"><div class="ttname"><a href="classCache.html">Cache</a></div><div class="ttdoc">A coherent cache that can be arranged in flexible topologies. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8hh_source.html#l00069">cache.hh:69</a></div></div>
<div class="ttc" id="qport_8hh_html"><div class="ttname"><a href="qport_8hh.html">qport.hh</a></div><div class="ttdoc">Declaration of the queued port. </div></div>
<div class="ttc" id="classBaseCache_html_a66e6a1d30ed498335b4e115e3806b021"><div class="ttname"><a href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">BaseCache::recvAtomic</a></div><div class="ttdeci">virtual Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00543">base.cc:543</a></div></div>
<div class="ttc" id="classBaseCache_html_aa2c79afd5fe77a70d7dc8568012a9e2d"><div class="ttname"><a href="classBaseCache.html#aa2c79afd5fe77a70d7dc8568012a9e2d">BaseCache::blockedCycle</a></div><div class="ttdeci">Cycles blockedCycle</div><div class="ttdoc">Stores time the cache blocked for statistics. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00898">base.hh:898</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a0522de52b32fad16eacb5438e5215653"><div class="ttname"><a href="classWriteAllocator.html#a0522de52b32fad16eacb5438e5215653">WriteAllocator::coalesceLimit</a></div><div class="ttdeci">const uint32_t coalesceLimit</div><div class="ttdoc">Limits for when to switch between the different write modes. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01397">base.hh:1397</a></div></div>
<div class="ttc" id="classReqPacketQueue_html"><div class="ttname"><a href="classReqPacketQueue.html">ReqPacketQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8hh_source.html#l00225">packet_queue.hh:225</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheMasterPort_html"><div class="ttname"><a href="classBaseCache_1_1CacheMasterPort.html">BaseCache::CacheMasterPort</a></div><div class="ttdoc">A cache master port is used for the memory-side port of the cache, and in addition to the basic timin...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00126">base.hh:126</a></div></div>
<div class="ttc" id="classCacheBlk_html"><div class="ttname"><a href="classCacheBlk.html">CacheBlk</a></div><div class="ttdoc">A Basic Cache block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00087">cache_blk.hh:87</a></div></div>
<div class="ttc" id="compiler_8hh_html_aa5e817bc4c6a83321e23889fd24ba846"><div class="ttname"><a href="compiler_8hh.html#aa5e817bc4c6a83321e23889fd24ba846">M5_NODISCARD</a></div><div class="ttdeci">#define M5_NODISCARD</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8hh_source.html#l00088">compiler.hh:88</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a5707dfae1d0038aeff1fc6df8b487c40"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a5707dfae1d0038aeff1fc6df8b487c40">BaseCache::CacheCmdStats::mshr_misses</a></div><div class="ttdeci">Stats::Vector mshr_misses</div><div class="ttdoc">Number of misses that miss in the MSHRs, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00949">base.hh:949</a></div></div>
<div class="ttc" id="classBaseCache_html_a3f437b2c91f3ac9c0712b2b3e73871e0"><div class="ttname"><a href="classBaseCache.html#a3f437b2c91f3ac9c0712b2b3e73871e0">BaseCache::tempBlockWriteback</a></div><div class="ttdeci">PacketPtr tempBlockWriteback</div><div class="ttdoc">Writebacks from the tempBlock, resulting on the response path in atomic mode, must happen after the c...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00639">base.hh:639</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheMasterPort_html_ad810ab9a5772f9ef81e70d0864ac9e0f"><div class="ttname"><a href="classBaseCache_1_1CacheMasterPort.html#ad810ab9a5772f9ef81e70d0864ac9e0f">BaseCache::CacheMasterPort::CacheMasterPort</a></div><div class="ttdeci">CacheMasterPort(const std::string &amp;_name, BaseCache *_cache, ReqPacketQueue &amp;_reqQueue, SnoopRespPacketQueue &amp;_snoopRespQueue)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00143">base.hh:143</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_a8b2ad69e1f72a09152a2a4b4d8927f9d"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#a8b2ad69e1f72a09152a2a4b4d8927f9d">BaseCache::CacheSlavePort::isBlocked</a></div><div class="ttdeci">bool isBlocked() const</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00259">base.hh:259</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_a5cc34f45128e538c5da28197ffe71e18"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#a5cc34f45128e538c5da28197ffe71e18">BaseCache::CacheSlavePort::blocked</a></div><div class="ttdeci">bool blocked</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00269">base.hh:269</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a63fbb0d0be3e14d71ecceb7cabdb51bb"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a63fbb0d0be3e14d71ecceb7cabdb51bb">BaseCache::CacheStats::blocked_causes</a></div><div class="ttdeci">Stats::Vector blocked_causes</div><div class="ttdoc">The number of times this cache blocked for each blocked cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01009">base.hh:1009</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a0b67b4932ab5c7854dac4bf35a75a647"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a0b67b4932ab5c7854dac4bf35a75a647">BaseCache::CacheStats::avg_blocked</a></div><div class="ttdeci">Stats::Formula avg_blocked</div><div class="ttdoc">The average number of cycles blocked for each blocked cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01012">base.hh:1012</a></div></div>
<div class="ttc" id="classBaseCache_html_ae7da1b0583d4763435a735b6d08703ae"><div class="ttname"><a href="classBaseCache.html#ae7da1b0583d4763435a735b6d08703ae">BaseCache::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01829">base.cc:1829</a></div></div>
<div class="ttc" id="classMSHRQueue_html_a7f94d17bb0eb827d69995a7eed4d317c"><div class="ttname"><a href="classMSHRQueue.html#a7f94d17bb0eb827d69995a7eed4d317c">MSHRQueue::allocate</a></div><div class="ttdeci">MSHR * allocate(Addr blk_addr, unsigned blk_size, PacketPtr pkt, Tick when_ready, Counter order, bool alloc_on_fill)</div><div class="ttdoc">Allocates a new MSHR for the request and size. </div><div class="ttdef"><b>Definition:</b> <a href="mshr__queue_8cc_source.html#l00061">mshr_queue.cc:61</a></div></div>
<div class="ttc" id="classBaseCache_html_a73b405884d22af4cb441c8bedbaa943d"><div class="ttname"><a href="classBaseCache.html#a73b405884d22af4cb441c8bedbaa943d">BaseCache::inRange</a></div><div class="ttdeci">bool inRange(Addr addr) const</div><div class="ttdoc">Determine if an address is in the ranges covered by this cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00203">base.cc:203</a></div></div>
<div class="ttc" id="classBaseCache_html_abe51dd667594a0a1302067450334b3e8"><div class="ttname"><a href="classBaseCache.html#abe51dd667594a0a1302067450334b3e8">BaseCache::sequentialAccess</a></div><div class="ttdeci">const bool sequentialAccess</div><div class="ttdoc">Whether tags and data are accessed sequentially. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00865">base.hh:865</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a58167cfcc19a813e813b3b7c47697a97"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a58167cfcc19a813e813b3b7c47697a97">MemCmd::CleanEvict</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00095">packet.hh:95</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classBaseCache_html_a19030c9f1fa2d86743577b0e4051622c"><div class="ttname"><a href="classBaseCache.html#a19030c9f1fa2d86743577b0e4051622c">BaseCache::recvTimingSnoopResp</a></div><div class="ttdeci">virtual void recvTimingSnoopResp(PacketPtr pkt)=0</div><div class="ttdoc">Handle a snoop response. </div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a46a2524b4456a27a28a8d2c95faaa289"><div class="ttname"><a href="classWriteAllocator.html#a46a2524b4456a27a28a8d2c95faaa289">WriteAllocator::mode</a></div><div class="ttdeci">WriteMode mode</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01383">base.hh:1383</a></div></div>
<div class="ttc" id="classBaseCache_html_a7a26123ca2f1e00d27beb47c8d17ae2a"><div class="ttname"><a href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a">BaseCache::incMissCount</a></div><div class="ttdeci">void incMissCount(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01212">base.hh:1212</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html_a67fd5d38e6eb40bee63dd7b502b5e4c4"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html#a67fd5d38e6eb40bee63dd7b502b5e4c4">BaseCache::CpuSidePort::cache</a></div><div class="ttdeci">BaseCache * cache</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00290">base.hh:290</a></div></div>
<div class="ttc" id="classClockedObject_html"><div class="ttname"><a href="classClockedObject.html">ClockedObject</a></div><div class="ttdoc">The ClockedObject class extends the SimObject with a clock and accessor functions to relate ticks to ...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00237">clocked_object.hh:237</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102ab430f051ee4b132241790f544a1e9f41"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab430f051ee4b132241790f544a1e9f41">MemCmd::WriteLineReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00101">packet.hh:101</a></div></div>
<div class="ttc" id="classBaseCache_html_a61e8516f11811b2861cdf8e627cccf2d"><div class="ttname"><a href="classBaseCache.html#a61e8516f11811b2861cdf8e627cccf2d">BaseCache::writecleanBlk</a></div><div class="ttdeci">PacketPtr writecleanBlk(CacheBlk *blk, Request::Flags dest, PacketId id)</div><div class="ttdoc">Create a writeclean request for the given block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01559">base.cc:1559</a></div></div>
<div class="ttc" id="classMSHR_html"><div class="ttname"><a href="classMSHR.html">MSHR</a></div><div class="ttdoc">Miss Status and handling Register. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00072">mshr.hh:72</a></div></div>
<div class="ttc" id="classMSHRQueue_html_ae5c22e77f59fc2507f3708b6714bc67a"><div class="ttname"><a href="classMSHRQueue.html#ae5c22e77f59fc2507f3708b6714bc67a">MSHRQueue::markInService</a></div><div class="ttdeci">void markInService(MSHR *mshr, bool pending_modified_resp)</div><div class="ttdoc">Mark the given MSHR as in service. </div><div class="ttdef"><b>Definition:</b> <a href="mshr__queue_8cc_source.html#l00099">mshr_queue.cc:99</a></div></div>
<div class="ttc" id="clocked__object_8hh_html"><div class="ttname"><a href="clocked__object_8hh.html">clocked_object.hh</a></div><div class="ttdoc">ClockedObject declaration and implementation. </div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ab5eb417a0eab1330af12bf608bb31cf0"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ab5eb417a0eab1330af12bf608bb31cf0">BaseCache::CacheStats::demandMshrHits</a></div><div class="ttdeci">Stats::Formula demandMshrHits</div><div class="ttdoc">Demand misses that hit in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01022">base.hh:1022</a></div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">BaseCache::Blocked_NoMSHRs</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00109">base.hh:109</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ae2a32a9d3d2acb21e164d026bbfdd68a"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ae2a32a9d3d2acb21e164d026bbfdd68a">BaseCache::CacheStats::overallAvgMissLatency</a></div><div class="ttdeci">Stats::Formula overallAvgMissLatency</div><div class="ttdoc">The average miss latency for all misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01004">base.hh:1004</a></div></div>
<div class="ttc" id="classBaseCache_html_a1ca69771c34fd192e1e1ef2684829d35"><div class="ttname"><a href="classBaseCache.html#a1ca69771c34fd192e1e1ef2684829d35">BaseCache::pendingDelete</a></div><div class="ttdeci">std::unique_ptr&lt; Packet &gt; pendingDelete</div><div class="ttdoc">Upstream caches need this packet until true is returned, so hold it for deletion until a subsequent c...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00369">base.hh:369</a></div></div>
<div class="ttc" id="classClocked_html_a069f191370db82454b84e131ac5b54c5"><div class="ttname"><a href="classClocked.html#a069f191370db82454b84e131ac5b54c5">Clocked::curCycle</a></div><div class="ttdeci">Cycles curCycle() const</div><div class="ttdoc">Determine the current cycle, corresponding to a tick aligned to a clock edge. </div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00198">clocked_object.hh:198</a></div></div>
<div class="ttc" id="classBaseCache_html_a127842094ea1e2a25d3d77515ac8fb8c"><div class="ttname"><a href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c">BaseCache::allocateWriteBuffer</a></div><div class="ttdeci">void allocateWriteBuffer(PacketPtr pkt, Tick time)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01107">base.hh:1107</a></div></div>
<div class="ttc" id="classBaseCache_html"><div class="ttname"><a href="classBaseCache.html">BaseCache</a></div><div class="ttdoc">A basic cache interface. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00093">base.hh:93</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a73624487448f203d920ad494fde0ef3d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a73624487448f203d920ad494fde0ef3d">BaseCache::CacheStats::blocked_cycles</a></div><div class="ttdeci">Stats::Vector blocked_cycles</div><div class="ttdoc">The total number of cycles blocked for each blocked cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01007">base.hh:1007</a></div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_a539b97c7b33af038a3ce5bf88900f124"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#a539b97c7b33af038a3ce5bf88900f124">BaseCache::MemSidePort::_reqQueue</a></div><div class="ttdeci">CacheReqPacketQueue _reqQueue</div><div class="ttdoc">The cache-specific queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00217">base.hh:217</a></div></div>
<div class="ttc" id="sim__exit_8hh_html"><div class="ttname"><a href="sim__exit_8hh.html">sim_exit.hh</a></div></div>
<div class="ttc" id="classBaseCache_html_a261a58c559c839c05e28bae729d9aadc"><div class="ttname"><a href="classBaseCache.html#a261a58c559c839c05e28bae729d9aadc">BaseCache::cmpAndSwap</a></div><div class="ttdeci">void cmpAndSwap(CacheBlk *blk, PacketPtr pkt)</div><div class="ttdoc">Handle doing the Compare and Swap function for SPARC. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00680">base.cc:680</a></div></div>
<div class="ttc" id="classBaseCache_html_a7136399aa1ba63dc3616d5c60dc97fff"><div class="ttname"><a href="classBaseCache.html#a7136399aa1ba63dc3616d5c60dc97fff">BaseCache::createMissPacket</a></div><div class="ttdeci">virtual PacketPtr createMissPacket(PacketPtr cpu_pkt, CacheBlk *blk, bool needs_writable, bool is_whole_line_write) const =0</div><div class="ttdoc">Create an appropriate downstream bus request packet. </div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ae951b4b7569c0c6b78b469a738dc41d8"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ae951b4b7569c0c6b78b469a738dc41d8">BaseCache::CacheStats::overallHits</a></div><div class="ttdeci">Stats::Formula overallHits</div><div class="ttdoc">Number of hit for all accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00979">base.hh:979</a></div></div>
<div class="ttc" id="classBaseCache_html_a445260a19a1239f2a9072d075e0bed20"><div class="ttname"><a href="classBaseCache.html#a445260a19a1239f2a9072d075e0bed20">BaseCache::handleTimingReqHit</a></div><div class="ttdeci">virtual void handleTimingReqHit(PacketPtr pkt, CacheBlk *blk, Tick request_time)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00214">base.cc:214</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a8c58e797be4d80fd69c83289a116f597"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a8c58e797be4d80fd69c83289a116f597">BaseCache::CacheStats::overallMissRate</a></div><div class="ttdeci">Stats::Formula overallMissRate</div><div class="ttdoc">The miss rate for all accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00999">base.hh:999</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_af1b2a7f23948db7d02f06cc53eb16924"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#af1b2a7f23948db7d02f06cc53eb16924">BaseCache::CacheStats::overallAccesses</a></div><div class="ttdeci">Stats::Formula overallAccesses</div><div class="ttdoc">The number of overall accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00994">base.hh:994</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheReqPacketQueue_html_ae908f8bffe62d0ac5a1f36be27c404db"><div class="ttname"><a href="classBaseCache_1_1CacheReqPacketQueue.html#ae908f8bffe62d0ac5a1f36be27c404db">BaseCache::CacheReqPacketQueue::checkConflictingSnoop</a></div><div class="ttdeci">bool checkConflictingSnoop(const PacketPtr pkt)</div><div class="ttdoc">Check if there is a conflicting snoop response about to be send out, and if so simply stall any reque...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00194">base.hh:194</a></div></div>
<div class="ttc" id="classBaseCache_html_afdf824e8a2768255ee33c27d823ba4f5"><div class="ttname"><a href="classBaseCache.html#afdf824e8a2768255ee33c27d823ba4f5">BaseCache::memInvalidate</a></div><div class="ttdeci">virtual void memInvalidate() override</div><div class="ttdoc">Invalidates all blocks in the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01611">base.cc:1611</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a41a1fa92bc754405d8c27770d68e4a71"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a41a1fa92bc754405d8c27770d68e4a71">BaseCache::CacheStats::demandAvgMissLatency</a></div><div class="ttdeci">Stats::Formula demandAvgMissLatency</div><div class="ttdoc">The average miss latency for demand misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01002">base.hh:1002</a></div></div>
<div class="ttc" id="classMemCmd_html_ababff15a3def971d8def112833c93b3f"><div class="ttname"><a href="classMemCmd.html#ababff15a3def971d8def112833c93b3f">MemCmd::isLLSC</a></div><div class="ttdeci">bool isLLSC() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00221">packet.hh:221</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a23badb643fc839a97f67b13049b97b7d"><div class="ttname"><a href="classWriteAllocator.html#a23badb643fc839a97f67b13049b97b7d">WriteAllocator::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdoc">Reset the write allocator state, meaning that it allocates for writes and has not recorded any inform...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01330">base.hh:1330</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_ae47979e97ad652910269981eb6351d30"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#ae47979e97ad652910269981eb6351d30">BaseCache::CacheSlavePort::setBlocked</a></div><div class="ttdeci">void setBlocked()</div><div class="ttdoc">Do not accept any new requests. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00135">base.cc:135</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_a5456df2317e64040b9bc1c16bc75db29"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#a5456df2317e64040b9bc1c16bc75db29">BaseCache::CacheSlavePort::mustSendRetry</a></div><div class="ttdeci">bool mustSendRetry</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00271">base.hh:271</a></div></div>
<div class="ttc" id="classBaseCache_html_a25bed8a0eac63925919cadd3dcccf1ef"><div class="ttname"><a href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">BaseCache::blocked</a></div><div class="ttdeci">uint8_t blocked</div><div class="ttdoc">Bit vector of the blocking reasons for the access path. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00892">base.hh:892</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classBaseCache_html_a03419adaca086ddc8bf8c76fcc3b646d"><div class="ttname"><a href="classBaseCache.html#a03419adaca086ddc8bf8c76fcc3b646d">BaseCache::schedMemSideSendEvent</a></div><div class="ttdeci">void schedMemSideSendEvent(Tick time)</div><div class="ttdoc">Schedule a send event for the memory-side port. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01190">base.hh:1190</a></div></div>
<div class="ttc" id="classPacket_html_a672f63108880c72376276d9ed01b3fc3"><div class="ttname"><a href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">Packet::payloadDelay</a></div><div class="ttdeci">uint32_t payloadDelay</div><div class="ttdoc">The extra pipelining delay from seeing the packet until the end of payload is transmitted by the comp...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00384">packet.hh:384</a></div></div>
<div class="ttc" id="classBaseCacheCompressor_html"><div class="ttname"><a href="classBaseCacheCompressor.html">BaseCacheCompressor</a></div><div class="ttdoc">Base cache compressor interface. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2compressors_2base_8hh_source.html#l00054">base.hh:54</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a050c4a17149fe7390bb54f5164cdc0ca"><div class="ttname"><a href="classWriteAllocator.html#a050c4a17149fe7390bb54f5164cdc0ca">WriteAllocator::byteCount</a></div><div class="ttdeci">uint32_t byteCount</div><div class="ttdoc">Bytes written contiguously. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01392">base.hh:1392</a></div></div>
<div class="ttc" id="classBaseCache_html_a22f96dd31e7b45875dadc09783afe325"><div class="ttname"><a href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325">BaseCache::handleFill</a></div><div class="ttdeci">CacheBlk * handleFill(PacketPtr pkt, CacheBlk *blk, PacketList &amp;writebacks, bool allocate)</div><div class="ttdoc">Handle a fill operation caused by a received packet. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01299">base.cc:1299</a></div></div>
<div class="ttc" id="classBaseCache_html_a2bc94d2599be5ffddfdfeb84511089fa"><div class="ttname"><a href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">BaseCache::writebackClean</a></div><div class="ttdeci">const bool writebackClean</div><div class="ttdoc">Determine if clean lines should be written back or not. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00630">base.hh:630</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a8b33ce7a879dbf0b24ea182840785a8f"><div class="ttname"><a href="classWriteAllocator.html#a8b33ce7a879dbf0b24ea182840785a8f">WriteAllocator::WriteAllocator</a></div><div class="ttdeci">WriteAllocator(const WriteAllocatorParams *p)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01296">base.hh:1296</a></div></div>
<div class="ttc" id="classBaseCache_html_ac977421e6358b9b7ec2f17bb5a537f26"><div class="ttname"><a href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">BaseCache::blkSize</a></div><div class="ttdeci">const unsigned blkSize</div><div class="ttdoc">Block size of this cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00831">base.hh:831</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae1475755791765b8e6f6a8bb091e273e"><div class="ttname"><a href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="ttdeci">int64_t Counter</div><div class="ttdoc">Statistics counter type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classMasterPort_html_a325b01a8c364e966a16623fdb9bdcfc7"><div class="ttname"><a href="classMasterPort.html#a325b01a8c364e966a16623fdb9bdcfc7">MasterPort::recvTimingSnoopReq</a></div><div class="ttdeci">void recvTimingSnoopReq(PacketPtr pkt) override</div><div class="ttdoc">Receive a timing snoop request from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00237">port.hh:237</a></div></div>
<div class="ttc" id="classQueue_html_a724d62f321546f0efe7a3e62a5579ee1"><div class="ttname"><a href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">Queue::findMatch</a></div><div class="ttdeci">Entry * findMatch(Addr blk_addr, bool is_secure, bool ignore_uncacheable=true) const</div><div class="ttdoc">Find the first entry that matches the provided address. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00166">queue.hh:166</a></div></div>
<div class="ttc" id="classStats_1_1Group_html"><div class="ttname"><a href="classStats_1_1Group.html">Stats::Group</a></div><div class="ttdoc">Statistics container. </div><div class="ttdef"><b>Definition:</b> <a href="group_8hh_source.html#l00085">group.hh:85</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a2d774e8cb56cc1536b46e10c20a8ac6d"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a2d774e8cb56cc1536b46e10c20a8ac6d">BaseCache::CacheCmdStats::misses</a></div><div class="ttdeci">Stats::Vector misses</div><div class="ttdoc">Number of misses per thread for each type of command. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00934">base.hh:934</a></div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">BaseCache::Blocked_NoTargets</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00111">base.hh:111</a></div></div>
<div class="ttc" id="classBaseCache_html_a680f2910da959f01f85e09740e72e53d"><div class="ttname"><a href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">BaseCache::order</a></div><div class="ttdeci">uint64_t order</div><div class="ttdoc">Increasing order number assigned to each incoming request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00895">base.hh:895</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ae2a7d5bf5f4b271e9c6f891d0cc70b59"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ae2a7d5bf5f4b271e9c6f891d0cc70b59">BaseCache::CacheStats::demandMisses</a></div><div class="ttdeci">Stats::Formula demandMisses</div><div class="ttdoc">Number of misses for demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00982">base.hh:982</a></div></div>
<div class="ttc" id="classBaseCache_html_a1a4a1f0377057707b8f6c35e862bfc14"><div class="ttname"><a href="classBaseCache.html#a1a4a1f0377057707b8f6c35e862bfc14">BaseCache::evictBlock</a></div><div class="ttdeci">virtual M5_NODISCARD PacketPtr evictBlock(CacheBlk *blk)=0</div><div class="ttdoc">Evict a cache block. </div></div>
<div class="ttc" id="classSystem_html_a3bc92c6265d68a68a8e200fff429ded8"><div class="ttname"><a href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">System::maxMasters</a></div><div class="ttdeci">MasterID maxMasters()</div><div class="ttdoc">Get the number of masters registered in the system. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00409">system.hh:409</a></div></div>
<div class="ttc" id="classBaseCache_html_a7433e11ce281c8dc59a8e3befdc5f23d"><div class="ttname"><a href="classBaseCache.html#a7433e11ce281c8dc59a8e3befdc5f23d">BaseCache::tempBlock</a></div><div class="ttdeci">TempCacheBlk * tempBlock</div><div class="ttdoc">Temporary cache block for occasional transitory use. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00363">base.hh:363</a></div></div>
<div class="ttc" id="classPacket_html_a14a73789b61dfcffbba858ea6210ef4c"><div class="ttname"><a href="classPacket.html#a14a73789b61dfcffbba858ea6210ef4c">Packet::cmdToIndex</a></div><div class="ttdeci">int cmdToIndex() const</div><div class="ttdoc">Return the index of this command. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00526">packet.hh:526</a></div></div>
<div class="ttc" id="classStats_1_1Formula_html"><div class="ttname"><a href="classStats_1_1Formula.html">Stats::Formula</a></div><div class="ttdoc">A formula for statistics that is calculated when printed. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l03014">statistics.hh:3014</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a677ab694dde4e556f2d2d8e872941ba8"><div class="ttname"><a href="classWriteAllocator.html#a677ab694dde4e556f2d2d8e872941ba8">WriteAllocator::delayThreshold</a></div><div class="ttdeci">const uint32_t delayThreshold</div><div class="ttdoc">The number of times the allocator will delay an WriteReq MSHR. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01402">base.hh:1402</a></div></div>
<div class="ttc" id="classQueueEntry_html"><div class="ttname"><a href="classQueueEntry.html">QueueEntry</a></div><div class="ttdoc">A queue entry base class, to be used by both the MSHRs and write-queue entries. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00061">queue_entry.hh:61</a></div></div>
<div class="ttc" id="classBaseCache_html_ab45e7a22be13e50571c6d0b2609d0f98"><div class="ttname"><a href="classBaseCache.html#ab45e7a22be13e50571c6d0b2609d0f98">BaseCache::doWritebacksAtomic</a></div><div class="ttdeci">virtual void doWritebacksAtomic(PacketList &amp;writebacks)=0</div><div class="ttdoc">Send writebacks down the memory hierarchy in atomic mode. </div></div>
<div class="ttc" id="cache__blk_8hh_html"><div class="ttname"><a href="cache__blk_8hh.html">cache_blk.hh</a></div><div class="ttdoc">Definitions of a simple cache block class. </div></div>
<div class="ttc" id="classBaseCache_1_1CacheReqPacketQueue_html"><div class="ttname"><a href="classBaseCache_1_1CacheReqPacketQueue.html">BaseCache::CacheReqPacketQueue</a></div><div class="ttdoc">Override the default behaviour of sendDeferredPacket to enable the memory-side cache port to also sen...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00163">base.hh:163</a></div></div>
<div class="ttc" id="classBaseCache_html_a0de5edddc93ec40a74c35c184c35d2eb"><div class="ttname"><a href="classBaseCache.html#a0de5edddc93ec40a74c35c184c35d2eb">BaseCache::ppHit</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppHit</div><div class="ttdoc">To probe when a cache hit occurs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00333">base.hh:333</a></div></div>
<div class="ttc" id="classBaseCache_html_a329a69af869ca9b8cb82804deb51cab9"><div class="ttname"><a href="classBaseCache.html#a329a69af869ca9b8cb82804deb51cab9">BaseCache::getAddrRanges</a></div><div class="ttdeci">const AddrRangeList &amp; getAddrRanges() const</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01087">base.hh:1087</a></div></div>
<div class="ttc" id="classBaseCache_html_a7bdccc0027724833e335c521dd15b451"><div class="ttname"><a href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">BaseCache::satisfyRequest</a></div><div class="ttdeci">virtual void satisfyRequest(PacketPtr pkt, CacheBlk *blk, bool deferred_response=false, bool pending_downgrade=false)</div><div class="ttdoc">Perform any necessary updates to the block and perform any data exchange between the packet and the b...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00897">base.cc:897</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_ac8eeb8c708e50ea2c6410ca0396c10e4"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#ac8eeb8c708e50ea2c6410ca0396c10e4">BaseCache::CacheCmdStats::mshrMissRate</a></div><div class="ttdeci">Stats::Formula mshrMissRate</div><div class="ttdoc">The miss rate in the MSHRs pre command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00957">base.hh:957</a></div></div>
<div class="ttc" id="eventq_8hh_html"><div class="ttname"><a href="eventq_8hh.html">eventq.hh</a></div></div>
<div class="ttc" id="classProbePointArg_html"><div class="ttname"><a href="classProbePointArg.html">ProbePointArg</a></div><div class="ttdoc">ProbePointArg generates a point for the class of Arg. </div><div class="ttdef"><b>Definition:</b> <a href="thermal__domain_8hh_source.html#l00052">thermal_domain.hh:52</a></div></div>
<div class="ttc" id="sim__events_8cc_html_abca976500ad365c77607ab77d87698a7"><div class="ttname"><a href="sim__events_8cc.html#abca976500ad365c77607ab77d87698a7">exitSimLoop</a></div><div class="ttdeci">void exitSimLoop(const std::string &amp;message, int exit_code, Tick when, Tick repeat, bool serialize)</div><div class="ttdoc">Schedule an event to exit the simulation loop (returning to Python) at the end of the current cycle (...</div><div class="ttdef"><b>Definition:</b> <a href="sim__events_8cc_source.html#l00090">sim_events.cc:90</a></div></div>
<div class="ttc" id="classBaseCache_html_aae1188bd3d50ade5d0b344609c568d5d"><div class="ttname"><a href="classBaseCache.html#aae1188bd3d50ade5d0b344609c568d5d">BaseCache::markInService</a></div><div class="ttdeci">void markInService(MSHR *mshr, bool pending_modified_resp)</div><div class="ttdoc">Mark a request as in service (sent downstream in the memory system), effectively making this MSHR the...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00375">base.hh:375</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a21f7b327cbedf079597394ec2c3f2a6d"><div class="ttname"><a href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">ArmISA::c</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00053">miscregs_types.hh:53</a></div></div>
<div class="ttc" id="classQueuedMasterPort_html_a1cf9a7090246a5b0554e741dfd387bed"><div class="ttname"><a href="classQueuedMasterPort.html#a1cf9a7090246a5b0554e741dfd387bed">QueuedMasterPort::reqQueue</a></div><div class="ttdeci">ReqPacketQueue &amp; reqQueue</div><div class="ttdoc">Packet queue used to store outgoing requests. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00114">qport.hh:114</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a27b59702daa7922dcab86ba64c6dff9d"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a27b59702daa7922dcab86ba64c6dff9d">BaseCache::CacheCmdStats::missRate</a></div><div class="ttdeci">Stats::Formula missRate</div><div class="ttdoc">The miss rate per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00943">base.hh:943</a></div></div>
<div class="ttc" id="classBaseCache_html_a31c0f109a68ddc0159af380daab29313"><div class="ttname"><a href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">BaseCache::allocOnFill</a></div><div class="ttdeci">bool allocOnFill(MemCmd cmd) const</div><div class="ttdoc">Determine whether we should allocate on a fill or not. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00408">base.hh:408</a></div></div>
<div class="ttc" id="classMasterPort_html_affd7795faacd9a15a08ea7f71c831931"><div class="ttname"><a href="classMasterPort.html#affd7795faacd9a15a08ea7f71c831931">MasterPort::getAddrRanges</a></div><div class="ttdeci">AddrRangeList getAddrRanges() const</div><div class="ttdoc">Get the address ranges of the connected slave port. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8cc_source.html#l00093">port.cc:93</a></div></div>
<div class="ttc" id="serialize_8hh_html"><div class="ttname"><a href="serialize_8hh.html">serialize.hh</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_adc5c3ae035d4bac25ac15372d4539a6d"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#adc5c3ae035d4bac25ac15372d4539a6d">BaseCache::CacheCmdStats::avgMshrMissLatency</a></div><div class="ttdeci">Stats::Formula avgMshrMissLatency</div><div class="ttdoc">The average latency of an MSHR miss, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00959">base.hh:959</a></div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html">BaseCache::CacheSlavePort</a></div><div class="ttdoc">A cache slave port is used for the CPU-side port of the cache, and it is basically a simple timing po...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00248">base.hh:248</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classBaseCache_html_ab0535c733a947b3c375f796fab24a150"><div class="ttname"><a href="classBaseCache.html#ab0535c733a947b3c375f796fab24a150">BaseCache::doWritebacks</a></div><div class="ttdeci">virtual void doWritebacks(PacketList &amp;writebacks, Tick forward_time)=0</div><div class="ttdoc">Insert writebacks into the write buffer. </div></div>
<div class="ttc" id="classBaseCache_html_adf7b8750885b9ce55da290e013986aba"><div class="ttname"><a href="classBaseCache.html#adf7b8750885b9ce55da290e013986aba">BaseCache::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize the state of the caches. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01809">base.cc:1809</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00087">packet.hh:87</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheMasterPort_html_aca417be24e405a8704c546a467b48f9e"><div class="ttname"><a href="classBaseCache_1_1CacheMasterPort.html#aca417be24e405a8704c546a467b48f9e">BaseCache::CacheMasterPort::schedSendEvent</a></div><div class="ttdeci">void schedSendEvent(Tick time)</div><div class="ttdoc">Schedule a send of a request packet (from the MSHR). </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00135">base.hh:135</a></div></div>
<div class="ttc" id="classBaseCache_html_a45c4807bac491875320686b49466e042"><div class="ttname"><a href="classBaseCache.html#a45c4807bac491875320686b49466e042">BaseCache::setBlocked</a></div><div class="ttdeci">void setBlocked(BlockedCause cause)</div><div class="ttdoc">Marks the access path of the cache as blocked for the given cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01152">base.hh:1152</a></div></div>
<div class="ttc" id="classPacket_html_a7a19b40cc01e43c41bc99fb7fadb89ea"><div class="ttname"><a href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">Packet::print</a></div><div class="ttdeci">void print(std::ostream &amp;o, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8cc_source.html#l00376">packet.cc:376</a></div></div>
<div class="ttc" id="classPacket_html_ade61bff6cd470a7ce6376f3c85bdd3ae"><div class="ttname"><a href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">Packet::cmd</a></div><div class="ttdeci">MemCmd cmd</div><div class="ttdoc">The command field of the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00322">packet.hh:322</a></div></div>
<div class="ttc" id="classWriteAllocator_html"><div class="ttname"><a href="classWriteAllocator.html">WriteAllocator</a></div><div class="ttdoc">The write allocator inspects write packets and detects streaming patterns. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01294">base.hh:1294</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a809591b6bd817df2fca5dd35fc69596b"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a809591b6bd817df2fca5dd35fc69596b">BaseCache::CacheCmdStats::avgMissLatency</a></div><div class="ttdeci">Stats::Formula avgMissLatency</div><div class="ttdoc">The average miss latency per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00945">base.hh:945</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_adf1fd3af71e3b4f6fa07bb9da6f50f4e"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#adf1fd3af71e3b4f6fa07bb9da6f50f4e">BaseCache::CacheSlavePort::queue</a></div><div class="ttdeci">RespPacketQueue queue</div><div class="ttdoc">A normal packet queue used to store responses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00267">base.hh:267</a></div></div>
<div class="ttc" id="classBaseCache_html_ad565ae87afba37bb13614657320699d3"><div class="ttname"><a href="classBaseCache.html#ad565ae87afba37bb13614657320699d3">BaseCache::inMissQueue</a></div><div class="ttdeci">bool inMissQueue(Addr addr, bool is_secure) const</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01208">base.hh:1208</a></div></div>
<div class="ttc" id="classPort_html_a18a1938a97583fef5c9cb8433df30ceb"><div class="ttname"><a href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">Port::name</a></div><div class="ttdeci">const std::string name() const</div><div class="ttdoc">Return port name (for DPRINTF). </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00106">port.hh:106</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a7deeaf60fc3f48d198115a612902315e"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a7deeaf60fc3f48d198115a612902315e">BaseCache::CacheCmdStats::accesses</a></div><div class="ttdeci">Stats::Formula accesses</div><div class="ttdoc">The number of accesses per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00941">base.hh:941</a></div></div>
<div class="ttc" id="classRespPacketQueue_html"><div class="ttname"><a href="classRespPacketQueue.html">RespPacketQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8hh_source.html#l00299">packet_queue.hh:299</a></div></div>
<div class="ttc" id="classPacketQueue_html_aba414189d1b5cf5ac4ab8b86cd2e32b5"><div class="ttname"><a href="classPacketQueue.html#aba414189d1b5cf5ac4ab8b86cd2e32b5">PacketQueue::deferredPacketReadyTime</a></div><div class="ttdeci">Tick deferredPacketReadyTime() const</div><div class="ttdoc">Get the next packet ready time. </div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8hh_source.html#l00171">packet_queue.hh:171</a></div></div>
<div class="ttc" id="classBaseCache_html_ab7498d1d026342fb73c3a8e2a2f54d55"><div class="ttname"><a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BaseCache::BlockedCause</a></div><div class="ttdeci">BlockedCause</div><div class="ttdoc">Reasons for caches to be blocked. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00108">base.hh:108</a></div></div>
<div class="ttc" id="classPacketQueue_html_a8222096d8a9d89b791f25ac1d0717f67"><div class="ttname"><a href="classPacketQueue.html#a8222096d8a9d89b791f25ac1d0717f67">PacketQueue::checkConflict</a></div><div class="ttdeci">bool checkConflict(const PacketPtr pkt, const int blk_size) const</div><div class="ttdoc">Check if a packet corresponding to the same address exists in the queue. </div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8cc_source.html#l00075">packet_queue.cc:75</a></div></div>
<div class="ttc" id="classBaseCache_html_a60478abd3ae42d613106265d60fd9916"><div class="ttname"><a href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916">BaseCache::MSHRQueueIndex</a></div><div class="ttdeci">MSHRQueueIndex</div><div class="ttdoc">Indexes to enumerate the MSHR queues. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00099">base.hh:99</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_adca90cc0510de8bbd416e172ffa5f0ea"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#adca90cc0510de8bbd416e172ffa5f0ea">BaseCache::CacheStats::overallMshrMissRate</a></div><div class="ttdeci">Stats::Formula overallMshrMissRate</div><div class="ttdoc">The overall miss rate in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01045">base.hh:1045</a></div></div>
<div class="ttc" id="classBaseCache_html_ac478c17d31d42cc43836e6eeec728820"><div class="ttname"><a href="classBaseCache.html#ac478c17d31d42cc43836e6eeec728820">BaseCache::~BaseCache</a></div><div class="ttdeci">~BaseCache()</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00129">base.cc:129</a></div></div>
<div class="ttc" id="classBaseCache_html_a3bae1b66febd6ed64b12bac3302b12b2"><div class="ttname"><a href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">BaseCache::numTarget</a></div><div class="ttdeci">const int numTarget</div><div class="ttdoc">The number of targets for each MSHR. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00868">base.hh:868</a></div></div>
<div class="ttc" id="classBaseCache_html_ac7bb7a24abe18767b35cdfac8b37b566"><div class="ttname"><a href="classBaseCache.html#ac7bb7a24abe18767b35cdfac8b37b566">BaseCache::sendMSHRQueuePacket</a></div><div class="ttdeci">virtual bool sendMSHRQueuePacket(MSHR *mshr)</div><div class="ttdoc">Take an MSHR, turn it into a suitable downstream packet, and send it out. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01682">base.cc:1682</a></div></div>
<div class="ttc" id="classBaseCache_html_a883a316213d56a880e13ac4cc43e761b"><div class="ttname"><a href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">BaseCache::forwardLatency</a></div><div class="ttdeci">const Cycles forwardLatency</div><div class="ttdoc">This is the forward latency of the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00850">base.hh:850</a></div></div>
<div class="ttc" id="classBaseCache_html_ae67f61660be28338d7c81098b281a5c9"><div class="ttname"><a href="classBaseCache.html#ae67f61660be28338d7c81098b281a5c9">BaseCache::getBlockSize</a></div><div class="ttdeci">unsigned getBlockSize() const</div><div class="ttdoc">Query block size of a cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01082">base.hh:1082</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a0553100594e4d81db05cd5f0359a4b9c"><div class="ttname"><a href="classWriteAllocator.html#a0553100594e4d81db05cd5f0359a4b9c">WriteAllocator::coalesce</a></div><div class="ttdeci">bool coalesce() const</div><div class="ttdoc">Should writes be coalesced? This is true if the mode is set to NO_ALLOCATE. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01311">base.hh:1311</a></div></div>
<div class="ttc" id="classBaseCache_html_a3e179eeb6a49bc8edcf0d53e9650db45"><div class="ttname"><a href="classBaseCache.html#a3e179eeb6a49bc8edcf0d53e9650db45">BaseCache::inCache</a></div><div class="ttdeci">bool inCache(Addr addr, bool is_secure) const</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01195">base.hh:1195</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a4edecf07c8f9ee889940377cd68ed56e"><div class="ttname"><a href="classWriteAllocator.html#a4edecf07c8f9ee889940377cd68ed56e">WriteAllocator::resetDelay</a></div><div class="ttdeci">void resetDelay(Addr blk_addr)</div><div class="ttdoc">Clear delay counter for the input block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01356">base.hh:1356</a></div></div>
<div class="ttc" id="classPacket_html_aca85c7ecfa5461f6804ad4dbaec28b29"><div class="ttname"><a href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">Packet::isSecure</a></div><div class="ttdeci">bool isSecure() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00755">packet.hh:755</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a3f4af76e2fd560d0fe5f3898db79c57c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a3f4af76e2fd560d0fe5f3898db79c57c">BaseCache::CacheStats::overallMshrHits</a></div><div class="ttdeci">Stats::Formula overallMshrHits</div><div class="ttdoc">Total number of misses that hit in the MSHRs. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01024">base.hh:1024</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_abf75e28081459b1a3927550fb1b83b8d"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#abf75e28081459b1a3927550fb1b83b8d">BaseCache::CacheStats::demandAccesses</a></div><div class="ttdeci">Stats::Formula demandAccesses</div><div class="ttdoc">The number of demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00992">base.hh:992</a></div></div>
<div class="ttc" id="classBaseCache_html_a02554355646a2ae8c8deecb68b2d9bce"><div class="ttname"><a href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">BaseCache::missCount</a></div><div class="ttdeci">Counter missCount</div><div class="ttdoc">The number of misses to trigger an exit event. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00904">base.hh:904</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheMasterPort_html_a33f15107180b0c87ab085217ad15a01b"><div class="ttname"><a href="classBaseCache_1_1CacheMasterPort.html#a33f15107180b0c87ab085217ad15a01b">BaseCache::CacheMasterPort::isSnooping</a></div><div class="ttdeci">virtual bool isSnooping() const</div><div class="ttdoc">Memory-side port always snoops. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00154">base.hh:154</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_afc890963fe2cd85e10dbcd73f1a04de0"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">BaseCache::CacheStats::unusedPrefetches</a></div><div class="ttdeci">Stats::Scalar unusedPrefetches</div><div class="ttdoc">The number of times a HW-prefetched block is evicted w/o reference. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01016">base.hh:1016</a></div></div>
<div class="ttc" id="classBaseCache_html_a2a7bd39e1bdc01a0e6435bdbd5a0742d"><div class="ttname"><a href="classBaseCache.html#a2a7bd39e1bdc01a0e6435bdbd5a0742d">BaseCache::serviceMSHRTargets</a></div><div class="ttdeci">virtual void serviceMSHRTargets(MSHR *mshr, const PacketPtr pkt, CacheBlk *blk)=0</div><div class="ttdoc">Service non-deferred MSHR targets using the received response. </div></div>
<div class="ttc" id="classBaseCache_html_a0a9040aa817abe8b5903b559bc4e8d37"><div class="ttname"><a href="classBaseCache.html#a0a9040aa817abe8b5903b559bc4e8d37">BaseCache::regenerateBlkAddr</a></div><div class="ttdeci">Addr regenerateBlkAddr(CacheBlk *blk)</div><div class="ttdoc">Regenerate block address using tags. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00172">base.cc:172</a></div></div>
<div class="ttc" id="classTimingRequestProtocol_html_a881d776b75086df75315e605298f2d04"><div class="ttname"><a href="classTimingRequestProtocol.html#a881d776b75086df75315e605298f2d04">TimingRequestProtocol::recvTimingResp</a></div><div class="ttdeci">virtual bool recvTimingResp(PacketPtr pkt)=0</div><div class="ttdoc">Receive a timing response from the peer. </div></div>
<div class="ttc" id="classBaseCache_1_1MemSidePort_html_a919d01645d1d5d363a51360ab6601fd5"><div class="ttname"><a href="classBaseCache_1_1MemSidePort.html#a919d01645d1d5d363a51360ab6601fd5">BaseCache::MemSidePort::_snoopRespQueue</a></div><div class="ttdeci">SnoopRespPacketQueue _snoopRespQueue</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00219">base.hh:219</a></div></div>
<div class="ttc" id="classBaseCache_html_a478d9617550ecad90c58cb21d360d146"><div class="ttname"><a href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146">BaseCache::nextQueueReadyTime</a></div><div class="ttdeci">Tick nextQueueReadyTime() const</div><div class="ttdoc">Find next request ready time from among possible sources. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01665">base.cc:1665</a></div></div>
<div class="ttc" id="classMemCmd_html_a090a22d9ffe00966faac70cd2aef6630"><div class="ttname"><a href="classMemCmd.html#a090a22d9ffe00966faac70cd2aef6630">MemCmd::isPrefetch</a></div><div class="ttdeci">bool isPrefetch() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00224">packet.hh:224</a></div></div>
<div class="ttc" id="classWriteQueueEntry_html"><div class="ttname"><a href="classWriteQueueEntry.html">WriteQueueEntry</a></div><div class="ttdoc">Write queue entry. </div><div class="ttdef"><b>Definition:</b> <a href="write__queue__entry_8hh_source.html#l00068">write_queue_entry.hh:68</a></div></div>
<div class="ttc" id="classBaseCache_html_a8ee52023d4ec4207e87d5ca7969a9631"><div class="ttname"><a href="classBaseCache.html#a8ee52023d4ec4207e87d5ca7969a9631">BaseCache::compressor</a></div><div class="ttdeci">BaseCacheCompressor * compressor</div><div class="ttdoc">Compression method being used. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00327">base.hh:327</a></div></div>
<div class="ttc" id="classBaseCache_html_ab8c6b35704c18805d15e0c3af97258a5"><div class="ttname"><a href="classBaseCache.html#ab8c6b35704c18805d15e0c3af97258a5">BaseCache::writebackTempBlockAtomic</a></div><div class="ttdeci">void writebackTempBlockAtomic()</div><div class="ttdoc">Send the outstanding tempBlock writeback. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00646">base.hh:646</a></div></div>
<div class="ttc" id="classCacheBlk_html_aae42f0351a21c65080743e52356e261e"><div class="ttname"><a href="classCacheBlk.html#aae42f0351a21c65080743e52356e261e">CacheBlk::wasPrefetched</a></div><div class="ttdeci">bool wasPrefetched() const</div><div class="ttdoc">Check if this block was the result of a hardware prefetch, yet to be touched. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00239">cache_blk.hh:239</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a172477bd42269dab7090dd03d9844e72"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a172477bd42269dab7090dd03d9844e72">BaseCache::CacheStats::demandMissRate</a></div><div class="ttdeci">Stats::Formula demandMissRate</div><div class="ttdoc">The miss rate of all demand accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00997">base.hh:997</a></div></div>
<div class="ttc" id="classBaseCache_html_a4a21d1869a46209f677e3e32ced9a6a0"><div class="ttname"><a href="classBaseCache.html#a4a21d1869a46209f677e3e32ced9a6a0">BaseCache::prefetcher</a></div><div class="ttdeci">BasePrefetcher * prefetcher</div><div class="ttdoc">Prefetcher. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00330">base.hh:330</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classBaseCache_html_a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f"><div class="ttname"><a href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f">BaseCache::MSHRQueue_WriteBuffer</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00101">base.hh:101</a></div></div>
<div class="ttc" id="classBaseTags_html"><div class="ttname"><a href="classBaseTags.html">BaseTags</a></div><div class="ttdoc">A common base class of Cache tagstore objects. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2tags_2base_8hh_source.html#l00073">base.hh:73</a></div></div>
<div class="ttc" id="classWriteAllocator_html_a7c9b075c630277e0814cf26caf146d3a"><div class="ttname"><a href="classWriteAllocator.html#a7c9b075c630277e0814cf26caf146d3a">WriteAllocator::nextAddr</a></div><div class="ttdeci">Addr nextAddr</div><div class="ttdoc">Address to match writes against to detect streams. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01386">base.hh:1386</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="classWriteQueue_html_a01b55f4fc172e8e9ad6e496449789ca2"><div class="ttname"><a href="classWriteQueue.html#a01b55f4fc172e8e9ad6e496449789ca2">WriteQueue::allocate</a></div><div class="ttdeci">WriteQueueEntry * allocate(Addr blk_addr, unsigned blk_size, PacketPtr pkt, Tick when_ready, Counter order)</div><div class="ttdoc">Allocates a new WriteQueueEntry for the request and size. </div><div class="ttdef"><b>Definition:</b> <a href="write__queue_8cc_source.html#l00061">write_queue.cc:61</a></div></div>
<div class="ttc" id="packet_8hh_html_ad38dfafec51e964d93d60cdec3bfb489"><div class="ttname"><a href="packet_8hh.html#ad38dfafec51e964d93d60cdec3bfb489">PacketId</a></div><div class="ttdeci">uint64_t PacketId</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00074">packet.hh:74</a></div></div>
<div class="ttc" id="classBaseCache_html_ac644dbc9b60d9dc8855db2fa8e468d27"><div class="ttname"><a href="classBaseCache.html#ac644dbc9b60d9dc8855db2fa8e468d27">BaseCache::handleUncacheableWriteResp</a></div><div class="ttdeci">void handleUncacheableWriteResp(PacketPtr pkt)</div><div class="ttdoc">Handling the special case of uncacheable write responses to make recvTimingResp less cluttered...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00393">base.cc:393</a></div></div>
<div class="ttc" id="write__queue_8hh_html"><div class="ttname"><a href="write__queue_8hh.html">write_queue.hh</a></div></div>
<div class="ttc" id="classBaseCache_html_aba38be5d117cc8bbea893c098a56c670"><div class="ttname"><a href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670">BaseCache::incHitCount</a></div><div class="ttdeci">void incHitCount(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01223">base.hh:1223</a></div></div>
<div class="ttc" id="classBaseCache_html_a7535c9f8459f5df8af6f24d312cb97e7"><div class="ttname"><a href="classBaseCache.html#a7535c9f8459f5df8af6f24d312cb97e7">BaseCache::isDirty</a></div><div class="ttdeci">bool isDirty() const</div><div class="ttdoc">Determine if there are any dirty blocks in the cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01617">base.cc:1617</a></div></div>
<div class="ttc" id="classWriteAllocator_html_af668ab233c9995ebfcc0022fd1d56423"><div class="ttname"><a href="classWriteAllocator.html#af668ab233c9995ebfcc0022fd1d56423">WriteAllocator::delay</a></div><div class="ttdeci">bool delay(Addr blk_addr)</div><div class="ttdoc">Access whether we need to delay the current write. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01342">base.hh:1342</a></div></div>
<div class="ttc" id="classBaseCache_html_a8c8521fa43d2a3dba0f05165dc9cb55a"><div class="ttname"><a href="classBaseCache.html#a8c8521fa43d2a3dba0f05165dc9cb55a">BaseCache::hasBeenPrefetched</a></div><div class="ttdeci">bool hasBeenPrefetched(Addr addr, bool is_secure) const</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01199">base.hh:1199</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a824c457ba4fc4206e5cbc6e9f3564e3c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a824c457ba4fc4206e5cbc6e9f3564e3c">BaseCache::CacheStats::demandAvgMshrMissLatency</a></div><div class="ttdeci">Stats::Formula demandAvgMshrMissLatency</div><div class="ttdoc">The average latency of a demand MSHR miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01048">base.hh:1048</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classBaseCache_html_a0732ba11ddd0e5ceb902f912e0c05ebf"><div class="ttname"><a href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">BaseCache::tags</a></div><div class="ttdeci">BaseTags * tags</div><div class="ttdoc">Tag and data Storage. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00324">base.hh:324</a></div></div>
<div class="ttc" id="classQueue_html_a8d0d23f45ffa72e24c3942c74264caa0"><div class="ttname"><a href="classQueue.html#a8d0d23f45ffa72e24c3942c74264caa0">Queue::isFull</a></div><div class="ttdeci">bool isFull() const</div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00148">queue.hh:148</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a58b98dc827f78ecbeb0afe71acfa8a2b"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a58b98dc827f78ecbeb0afe71acfa8a2b">BaseCache::CacheCmdStats::mshr_uncacheable</a></div><div class="ttdeci">Stats::Vector mshr_uncacheable</div><div class="ttdoc">Number of misses that miss in the MSHRs, per command and thread. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00951">base.hh:951</a></div></div>
<div class="ttc" id="classBaseCache_html_a5340ffb2ce8eb1d2dc93033cba32166d"><div class="ttname"><a href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">BaseCache::clearBlocked</a></div><div class="ttdeci">void clearBlocked(BlockedCause cause)</div><div class="ttdoc">Marks the cache as unblocked for the given cause. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01171">base.hh:1171</a></div></div>
<div class="ttc" id="classBaseCache_html_a54f1ca1a176209a5678aac8c457ff0ee"><div class="ttname"><a href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">BaseCache::functionalAccess</a></div><div class="ttdeci">virtual void functionalAccess(PacketPtr pkt, bool from_cpu_side)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00623">base.cc:623</a></div></div>
<div class="ttc" id="classBaseCache_html_a81d149b39280e1470e7285677f352bda"><div class="ttname"><a href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">BaseCache::mshrQueue</a></div><div class="ttdeci">MSHRQueue mshrQueue</div><div class="ttdoc">Miss status registers. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00318">base.hh:318</a></div></div>
<div class="ttc" id="classBaseCache_1_1CpuSidePort_html"><div class="ttname"><a href="classBaseCache_1_1CpuSidePort.html">BaseCache::CpuSidePort</a></div><div class="ttdoc">The CPU-side port extends the base cache slave port with access functions for functional, atomic and timing requests. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00285">base.hh:285</a></div></div>
<div class="ttc" id="classBaseCache_html_a7c5d1d239f35e099b495b7bed919d5eb"><div class="ttname"><a href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb">BaseCache::maintainClusivity</a></div><div class="ttdeci">void maintainClusivity(bool from_cache, CacheBlk *blk)</div><div class="ttdoc">Maintain the clusivity of this cache by potentially invalidating a block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01287">base.cc:1287</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a2610b12c10658ec524c8df9a7c16274c"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a2610b12c10658ec524c8df9a7c16274c">BaseCache::CacheStats::demandMshrMissLatency</a></div><div class="ttdeci">Stats::Formula demandMshrMissLatency</div><div class="ttdoc">Total cycle latency of demand MSHR misses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01035">base.hh:1035</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_ac840338c07f6bfbb9d66657e31f54554"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#ac840338c07f6bfbb9d66657e31f54554">BaseCache::CacheStats::overallMisses</a></div><div class="ttdeci">Stats::Formula overallMisses</div><div class="ttdoc">Number of misses for all accesses. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00984">base.hh:984</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a219459352320a7c4117bbce33575d5b2"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a219459352320a7c4117bbce33575d5b2">BaseCache::CacheStats::overallAvgMshrMissLatency</a></div><div class="ttdeci">Stats::Formula overallAvgMshrMissLatency</div><div class="ttdoc">The average overall latency of an MSHR miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01050">base.hh:1050</a></div></div>
<div class="ttc" id="classBaseCache_1_1CacheSlavePort_html_abce29a2806ed85ea0bc761f394c6c3da"><div class="ttname"><a href="classBaseCache_1_1CacheSlavePort.html#abce29a2806ed85ea0bc761f394c6c3da">BaseCache::CacheSlavePort::clearBlocked</a></div><div class="ttdeci">void clearBlocked()</div><div class="ttdoc">Return to normal operation and accept new requests. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00150">base.cc:150</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
