Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Dec  8 16:56:24 2017
| Host         : WP-Linux running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.463        0.000                      0                  332        0.153        0.000                      0                  332        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.463        0.000                      0                  332        0.153        0.000                      0                  332        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 3.115ns (56.270%)  route 2.421ns (43.730%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.567     5.088    i_calc_entity_ctrl/CLK
    SLICE_X54Y12         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  i_calc_entity_ctrl/s_op1_reg[1]/Q
                         net (fo=9, routed)           0.851     6.457    i_calc_entity_ctrl/s_subdiff_reg[10][1]
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.581    i_alu_entity/s_op1_reg[3][1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.114 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.437 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.572     8.009    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y15         LUT1 (Prop_lut1_I0_O)        0.306     8.315 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.315    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.865 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.199 r  i_alu_entity/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.571     9.770    i_calc_entity_ctrl/s_op1_reg[10]_0[1]
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.303    10.073 r  i_calc_entity_ctrl/s_result[9]_i_2/O
                         net (fo=1, routed)           0.427    10.500    i_calc_entity_ctrl/s_result[9]_i_2_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.624 r  i_calc_entity_ctrl/s_result[9]_i_1/O
                         net (fo=1, routed)           0.000    10.624    i_alu_entity/s_optype_reg[0][9]
    SLICE_X56Y19         FDRE                                         r  i_alu_entity/s_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.442    14.783    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  i_alu_entity/s_result_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.079    15.087    i_alu_entity/s_result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_optype_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.029ns (21.407%)  route 3.778ns (78.593%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.625     5.146    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  i_calc_entity_ctrl/s_optype_reg[3]/Q
                         net (fo=27, routed)          1.396     6.998    i_calc_entity_ctrl/s_dig1_reg[3]_0[3]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.122 f  i_calc_entity_ctrl/s_subtr[15]_i_4/O
                         net (fo=16, routed)          0.763     7.886    i_calc_entity_ctrl/s_subdiff_reg[0]
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.117     8.003 r  i_calc_entity_ctrl/s_subdiff[11]_i_1/O
                         net (fo=29, routed)          0.782     8.784    i_alu_entity/E[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.332     9.116 r  i_alu_entity/s_subdiff[15]_i_1/O
                         net (fo=16, routed)          0.837     9.953    i_alu_entity/s_subdiff[15]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  i_alu_entity/s_cntval_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438    14.779    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  i_alu_entity/s_cntval_reg[10]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_R)       -0.524    14.480    i_alu_entity/s_cntval_reg[10]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_optype_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.029ns (21.407%)  route 3.778ns (78.593%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.625     5.146    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  i_calc_entity_ctrl/s_optype_reg[3]/Q
                         net (fo=27, routed)          1.396     6.998    i_calc_entity_ctrl/s_dig1_reg[3]_0[3]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.122 f  i_calc_entity_ctrl/s_subtr[15]_i_4/O
                         net (fo=16, routed)          0.763     7.886    i_calc_entity_ctrl/s_subdiff_reg[0]
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.117     8.003 r  i_calc_entity_ctrl/s_subdiff[11]_i_1/O
                         net (fo=29, routed)          0.782     8.784    i_alu_entity/E[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.332     9.116 r  i_alu_entity/s_subdiff[15]_i_1/O
                         net (fo=16, routed)          0.837     9.953    i_alu_entity/s_subdiff[15]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  i_alu_entity/s_cntval_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438    14.779    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  i_alu_entity/s_cntval_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_R)       -0.524    14.480    i_alu_entity/s_cntval_reg[11]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_optype_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.029ns (21.407%)  route 3.778ns (78.593%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.625     5.146    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  i_calc_entity_ctrl/s_optype_reg[3]/Q
                         net (fo=27, routed)          1.396     6.998    i_calc_entity_ctrl/s_dig1_reg[3]_0[3]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.122 f  i_calc_entity_ctrl/s_subtr[15]_i_4/O
                         net (fo=16, routed)          0.763     7.886    i_calc_entity_ctrl/s_subdiff_reg[0]
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.117     8.003 r  i_calc_entity_ctrl/s_subdiff[11]_i_1/O
                         net (fo=29, routed)          0.782     8.784    i_alu_entity/E[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.332     9.116 r  i_alu_entity/s_subdiff[15]_i_1/O
                         net (fo=16, routed)          0.837     9.953    i_alu_entity/s_subdiff[15]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  i_alu_entity/s_cntval_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438    14.779    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  i_alu_entity/s_cntval_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_R)       -0.524    14.480    i_alu_entity/s_cntval_reg[9]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 3.097ns (57.113%)  route 2.326ns (42.887%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.567     5.088    i_calc_entity_ctrl/CLK
    SLICE_X54Y12         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  i_calc_entity_ctrl/s_op1_reg[1]/Q
                         net (fo=9, routed)           0.851     6.457    i_calc_entity_ctrl/s_subdiff_reg[10][1]
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.581    i_alu_entity/s_op1_reg[3][1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.114 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.437 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.572     8.009    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y15         LUT1 (Prop_lut1_I0_O)        0.306     8.315 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.315    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.865 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.178 r  i_alu_entity/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.457     9.635    i_calc_entity_ctrl/s_op1_reg[10]_0[3]
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.306     9.941 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=1, routed)           0.446    10.387    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.511 r  i_calc_entity_ctrl/s_result[11]_i_2/O
                         net (fo=1, routed)           0.000    10.511    i_alu_entity/s_optype_reg[0][11]
    SLICE_X56Y19         FDRE                                         r  i_alu_entity/s_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.442    14.783    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  i_alu_entity/s_result_reg[11]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.081    15.089    i_alu_entity/s_result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 3.019ns (55.749%)  route 2.396ns (44.251%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.567     5.088    i_calc_entity_ctrl/CLK
    SLICE_X54Y12         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  i_calc_entity_ctrl/s_op1_reg[1]/Q
                         net (fo=9, routed)           0.851     6.457    i_calc_entity_ctrl/s_subdiff_reg[10][1]
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  i_calc_entity_ctrl/minusOp_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.581    i_alu_entity/s_op1_reg[3][1]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.114 r  i_alu_entity/minusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    i_alu_entity/minusOp_inferred__0_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.437 f  i_alu_entity/minusOp_inferred__0_carry__0/O[1]
                         net (fo=2, routed)           0.572     8.009    i_calc_entity_ctrl/p_2_in[5]
    SLICE_X55Y15         LUT1 (Prop_lut1_I0_O)        0.306     8.315 r  i_calc_entity_ctrl/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.315    i_alu_entity/s_op1_reg[7]_0[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.865 r  i_alu_entity/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.865    i_alu_entity/plusOp_carry__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.104 r  i_alu_entity/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.553     9.657    i_calc_entity_ctrl/s_op1_reg[10]_0[2]
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.302     9.959 r  i_calc_entity_ctrl/s_result[10]_i_2/O
                         net (fo=1, routed)           0.421    10.380    i_calc_entity_ctrl/s_result[10]_i_2_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.504 r  i_calc_entity_ctrl/s_result[10]_i_1/O
                         net (fo=1, routed)           0.000    10.504    i_alu_entity/s_optype_reg[0][10]
    SLICE_X56Y19         FDRE                                         r  i_alu_entity/s_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.442    14.783    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  i_alu_entity/s_result_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.077    15.085    i_alu_entity/s_result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_overflow_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.813ns (36.732%)  route 3.123ns (63.268%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.563     5.084    i_calc_entity_ctrl/CLK
    SLICE_X54Y16         FDRE                                         r  i_calc_entity_ctrl/s_op2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  i_calc_entity_ctrl/s_op2_reg[0]/Q
                         net (fo=6, routed)           1.429     7.031    i_calc_entity_ctrl/s_op2[0]
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124     7.155 r  i_calc_entity_ctrl/s_finished1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.155    i_alu_entity/S[0]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.687 r  i_alu_entity/s_finished1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.687    i_alu_entity/s_finished1_carry_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.844 r  i_alu_entity/s_finished1_carry__0/CO[1]
                         net (fo=15, routed)          0.482     8.326    i_calc_entity_ctrl/CO[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.329     8.655 r  i_calc_entity_ctrl/s_overflow_i_2/O
                         net (fo=4, routed)           0.593     9.248    i_calc_entity_ctrl/s_sign_reg
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.153     9.401 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=1, routed)           0.619    10.020    i_alu_entity/s_overflow0
    SLICE_X56Y18         FDRE                                         r  i_alu_entity/s_overflow_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.443    14.784    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  i_alu_entity/s_overflow_reg/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDRE (Setup_fdre_C_CE)      -0.372    14.637    i_alu_entity/s_overflow_reg
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_optype_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.029ns (22.064%)  route 3.635ns (77.936%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.625     5.146    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  i_calc_entity_ctrl/s_optype_reg[3]/Q
                         net (fo=27, routed)          1.396     6.998    i_calc_entity_ctrl/s_dig1_reg[3]_0[3]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.122 f  i_calc_entity_ctrl/s_subtr[15]_i_4/O
                         net (fo=16, routed)          0.763     7.886    i_calc_entity_ctrl/s_subdiff_reg[0]
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.117     8.003 r  i_calc_entity_ctrl/s_subdiff[11]_i_1/O
                         net (fo=29, routed)          0.782     8.784    i_alu_entity/E[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.332     9.116 r  i_alu_entity/s_subdiff[15]_i_1/O
                         net (fo=16, routed)          0.694     9.810    i_alu_entity/s_subdiff[15]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  i_alu_entity/s_cntval_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  i_alu_entity/s_cntval_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_R)       -0.524    14.483    i_alu_entity/s_cntval_reg[1]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_optype_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.029ns (22.064%)  route 3.635ns (77.936%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.625     5.146    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  i_calc_entity_ctrl/s_optype_reg[3]/Q
                         net (fo=27, routed)          1.396     6.998    i_calc_entity_ctrl/s_dig1_reg[3]_0[3]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.122 f  i_calc_entity_ctrl/s_subtr[15]_i_4/O
                         net (fo=16, routed)          0.763     7.886    i_calc_entity_ctrl/s_subdiff_reg[0]
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.117     8.003 r  i_calc_entity_ctrl/s_subdiff[11]_i_1/O
                         net (fo=29, routed)          0.782     8.784    i_alu_entity/E[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.332     9.116 r  i_alu_entity/s_subdiff[15]_i_1/O
                         net (fo=16, routed)          0.694     9.810    i_alu_entity/s_subdiff[15]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  i_alu_entity/s_cntval_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  i_alu_entity/s_cntval_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_R)       -0.524    14.483    i_alu_entity/s_cntval_reg[2]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_optype_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_cntval_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.029ns (22.064%)  route 3.635ns (77.936%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.625     5.146    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  i_calc_entity_ctrl/s_optype_reg[3]/Q
                         net (fo=27, routed)          1.396     6.998    i_calc_entity_ctrl/s_dig1_reg[3]_0[3]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.122 f  i_calc_entity_ctrl/s_subtr[15]_i_4/O
                         net (fo=16, routed)          0.763     7.886    i_calc_entity_ctrl/s_subdiff_reg[0]
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.117     8.003 r  i_calc_entity_ctrl/s_subdiff[11]_i_1/O
                         net (fo=29, routed)          0.782     8.784    i_alu_entity/E[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.332     9.116 r  i_alu_entity/s_subdiff[15]_i_1/O
                         net (fo=16, routed)          0.694     9.810    i_alu_entity/s_subdiff[15]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  i_alu_entity/s_cntval_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  i_alu_entity/s_cntval_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_R)       -0.524    14.483    i_alu_entity/s_cntval_reg[3]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  4.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.471    i_calc_entity_ctrl/CLK
    SLICE_X60Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  i_calc_entity_ctrl/s_dig0_reg[7]/Q
                         net (fo=1, routed)           0.049     1.684    i_io_entity_ctrl/s_dig0_reg[7][6]
    SLICE_X61Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  i_io_entity_ctrl/s_ss[7]_i_2/O
                         net (fo=1, routed)           0.000     1.729    i_io_entity_ctrl/s_ss[7]_i_2_n_0
    SLICE_X61Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    i_io_entity_ctrl/CLK
    SLICE_X61Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[7]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.092     1.576    i_io_entity_ctrl/s_ss_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.471    i_calc_entity_ctrl/CLK
    SLICE_X60Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  i_calc_entity_ctrl/s_dig0_reg[5]/Q
                         net (fo=1, routed)           0.050     1.685    i_io_entity_ctrl/s_dig0_reg[7][4]
    SLICE_X61Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.730 r  i_io_entity_ctrl/s_ss[5]_i_1/O
                         net (fo=1, routed)           0.000     1.730    i_io_entity_ctrl/s_ss[5]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    i_io_entity_ctrl/CLK
    SLICE_X61Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.092     1.576    i_io_entity_ctrl/s_ss_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.444    i_calc_entity_ctrl/CLK
    SLICE_X53Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/Q
                         net (fo=55, routed)          0.134     1.719    i_calc_entity_ctrl/s_state__0[1]
    SLICE_X52Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.764 r  i_calc_entity_ctrl/FSM_sequential_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    i_calc_entity_ctrl/FSM_sequential_s_state[2]_i_1_n_0
    SLICE_X52Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.957    i_calc_entity_ctrl/CLK
    SLICE_X52Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X52Y16         FDCE (Hold_fdce_C_D)         0.120     1.577    i_calc_entity_ctrl/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    i_calc_entity_ctrl/CLK
    SLICE_X60Y16         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDPE (Prop_fdpe_C_Q)         0.164     1.636 r  i_calc_entity_ctrl/s_dig0_reg[6]/Q
                         net (fo=1, routed)           0.082     1.718    i_io_entity_ctrl/s_dig0_reg[7][5]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  i_io_entity_ctrl/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     1.763    i_io_entity_ctrl/s_ss[6]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.857     1.984    i_io_entity_ctrl/CLK
    SLICE_X61Y16         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[6]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.091     1.576    i_io_entity_ctrl/s_ss_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig0_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.471    i_calc_entity_ctrl/CLK
    SLICE_X60Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  i_calc_entity_ctrl/s_dig0_reg[2]/Q
                         net (fo=1, routed)           0.082     1.717    i_io_entity_ctrl/s_dig0_reg[7][2]
    SLICE_X61Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.762 r  i_io_entity_ctrl/s_ss[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    i_io_entity_ctrl/s_ss[2]_i_1_n_0
    SLICE_X61Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    i_io_entity_ctrl/CLK
    SLICE_X61Y17         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.091     1.575    i_io_entity_ctrl/s_ss_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_pbstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.444    i_calc_entity_ctrl/CLK
    SLICE_X52Y16         FDCE                                         r  i_calc_entity_ctrl/s_pbstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  i_calc_entity_ctrl/s_pbstate_reg[0]/Q
                         net (fo=7, routed)           0.083     1.691    i_calc_entity_ctrl/s_pbstate_reg_n_0_[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.736 r  i_calc_entity_ctrl/__0/O
                         net (fo=1, routed)           0.000     1.736    i_calc_entity_ctrl/s_start_0
    SLICE_X53Y16         FDCE                                         r  i_calc_entity_ctrl/s_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.957    i_calc_entity_ctrl/CLK
    SLICE_X53Y16         FDCE                                         r  i_calc_entity_ctrl/s_start_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X53Y16         FDCE (Hold_fdce_C_D)         0.092     1.549    i_calc_entity_ctrl/s_start_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_pbstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.444    i_calc_entity_ctrl/CLK
    SLICE_X52Y16         FDCE                                         r  i_calc_entity_ctrl/s_pbstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  i_calc_entity_ctrl/s_pbstate_reg[0]/Q
                         net (fo=7, routed)           0.084     1.692    i_calc_entity_ctrl/s_pbstate_reg_n_0_[0]
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.737 r  i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.737    i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X53Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.830     1.957    i_calc_entity_ctrl/CLK
    SLICE_X53Y16         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X53Y16         FDCE (Hold_fdce_C_D)         0.091     1.548    i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_alu_entity/s_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_dig0_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.471    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  i_alu_entity/s_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  i_alu_entity/s_error_reg/Q
                         net (fo=5, routed)           0.109     1.721    i_calc_entity_ctrl/s_error
    SLICE_X59Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  i_calc_entity_ctrl/s_dig0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    i_calc_entity_ctrl/s_dig0[4]
    SLICE_X59Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    i_calc_entity_ctrl/CLK
    SLICE_X59Y17         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDPE (Hold_fdpe_C_D)         0.091     1.575    i_calc_entity_ctrl/s_dig0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_io_entity_ctrl/swsync_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_optype_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.859%)  route 0.160ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    i_io_entity_ctrl/CLK
    SLICE_X65Y20         FDCE                                         r  i_io_entity_ctrl/swsync_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_io_entity_ctrl/swsync_reg[12]/Q
                         net (fo=1, routed)           0.160     1.770    i_calc_entity_ctrl/Q[12]
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.854     1.981    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.070     1.573    i_calc_entity_ctrl/s_optype_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_io_entity_ctrl/swsync_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_optype_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.859%)  route 0.160ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    i_io_entity_ctrl/CLK
    SLICE_X65Y20         FDCE                                         r  i_io_entity_ctrl/swsync_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_io_entity_ctrl/swsync_reg[14]/Q
                         net (fo=1, routed)           0.160     1.770    i_calc_entity_ctrl/Q[14]
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.854     1.981    i_calc_entity_ctrl/CLK
    SLICE_X61Y19         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.070     1.573    i_calc_entity_ctrl/s_optype_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   i_alu_entity/s_cntval_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   i_alu_entity/s_cntval_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   i_alu_entity/s_cntval_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   i_alu_entity/s_cntval_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   i_alu_entity/s_cntval_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   i_alu_entity/s_cntval_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   i_alu_entity/s_cntval_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   i_alu_entity/s_cntval_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   i_alu_entity/s_cntval_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu_entity/s_result_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   i_alu_entity/s_result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu_entity/s_result_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu_entity/s_result_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   i_alu_entity/s_result_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu_entity/s_result_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   i_alu_entity/s_result_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   i_alu_entity/s_sign_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu_entity/s_subdiff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   i_alu_entity/s_subdiff_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   i_alu_entity/s_cntval_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   i_alu_entity/s_cntval_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   i_alu_entity/s_cntval_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   i_alu_entity/s_cntval_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   i_alu_entity/s_cntval_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   i_alu_entity/s_cntval_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   i_alu_entity/s_cntval_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   i_alu_entity/s_cntval_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   i_alu_entity/s_cntval_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   i_alu_entity/s_result_reg[10]/C



