Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 18:23:50 2020
| Host         : ax401-3497 running 64-bit major release  (build 9200)
| Command      : report_utilization -file architecture1_utilization_synth.rpt -pb architecture1_utilization_synth.pb
| Design       : architecture1
| Device       : 7v2000tflg1925-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists
10. SLR Connectivity
11. SLR Connectivity Matrix
12. SLR Slice Logic and Dedicated Block Utilization
13. SLR IO Utilization

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |    0 |     0 |   1221600 |  0.00 |
|   LUT as Logic          |    0 |     0 |   1221600 |  0.00 |
|   LUT as Memory         |    0 |     0 |    344800 |  0.00 |
| Slice Registers         | 5328 |     0 |   2443200 |  0.22 |
|   Register as Flip Flop | 5328 |     0 |   2443200 |  0.22 |
|   Register as Latch     |    0 |     0 |   2443200 |  0.00 |
| F7 Muxes                |    0 |     0 |    610800 |  0.00 |
| F8 Muxes                |    0 |     0 |    305400 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 5328  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1292 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1292 |  0.00 |
|   RAMB18       |    0 |     0 |      2584 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2160 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |      1200 |  0.00 |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        24 |  0.00 |
| PHASER_REF                  |    0 |     0 |        24 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        96 |  0.00 |
| IN_FIFO                     |    0 |     0 |        96 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        24 |  0.00 |
| IBUFDS                      |    0 |     0 |      1152 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        96 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        96 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1200 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1200 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    0 |     0 |      1200 |  0.00 |
| OLOGIC                      |    0 |     0 |      1200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |       128 |  0.00 |
| BUFIO      |    0 |     0 |        96 |  0.00 |
| MMCME2_ADV |    0 |     0 |        24 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        24 |  0.00 |
| BUFMRCE    |    0 |     0 |        48 |  0.00 |
| BUFHCE     |    0 |     0 |       288 |  0.00 |
| BUFR       |    0 |     0 |        96 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        16 |  0.00 |
| CAPTUREE2   |    0 |     0 |         4 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         4 |  0.00 |
| ICAPE2      |    0 |     0 |         8 |  0.00 |
| PCIE_2_1    |    0 |     0 |         4 |  0.00 |
| STARTUPE2   |    0 |     0 |         4 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5328 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| architecture1_c_addsub_v12_0_i35  |   19 |
| architecture1_c_addsub_v12_0_i34  |   19 |
| architecture1_c_addsub_v12_0_i33  |   19 |
| architecture1_c_addsub_v12_0_i32  |   19 |
| architecture1_c_addsub_v12_0_i31  |   19 |
| architecture1_c_addsub_v12_0_i30  |   19 |
| architecture1_c_addsub_v12_0_i29  |   19 |
| architecture1_c_addsub_v12_0_i28  |   19 |
| architecture1_c_addsub_v12_0_i27  |   19 |
| architecture1_c_addsub_v12_0_i26  |   19 |
| architecture1_c_addsub_v12_0_i25  |   19 |
| architecture1_c_addsub_v12_0_i24  |   19 |
| architecture1_c_addsub_v12_0_i23  |   19 |
| architecture1_c_addsub_v12_0_i22  |   19 |
| architecture1_c_addsub_v12_0_i21  |   19 |
| architecture1_c_addsub_v12_0_i20  |   19 |
| architecture1_c_addsub_v12_0_i19  |   19 |
| architecture1_c_addsub_v12_0_i18  |   19 |
| architecture1_mult_gen_v12_0_i8   |    8 |
| architecture1_mult_gen_v12_0_i29  |    8 |
| architecture1_mult_gen_v12_0_i12  |    8 |
| architecture1_mult_gen_v12_0_i72  |    6 |
| architecture1_mult_gen_v12_0_i58  |    6 |
| architecture1_mult_gen_v12_0_i47  |    6 |
| architecture1_mult_gen_v12_0_i45  |    6 |
| architecture1_mult_gen_v12_0_i31  |    6 |
| architecture1_mult_gen_v12_0_i28  |    6 |
| architecture1_mult_gen_v12_0_i24  |    6 |
| architecture1_mult_gen_v12_0_i18  |    6 |
| architecture1_mult_gen_v12_0_i99  |    4 |
| architecture1_mult_gen_v12_0_i92  |    4 |
| architecture1_mult_gen_v12_0_i89  |    4 |
| architecture1_mult_gen_v12_0_i86  |    4 |
| architecture1_mult_gen_v12_0_i85  |    4 |
| architecture1_mult_gen_v12_0_i76  |    4 |
| architecture1_mult_gen_v12_0_i75  |    4 |
| architecture1_mult_gen_v12_0_i69  |    4 |
| architecture1_mult_gen_v12_0_i64  |    4 |
| architecture1_mult_gen_v12_0_i61  |    4 |
| architecture1_mult_gen_v12_0_i53  |    4 |
| architecture1_mult_gen_v12_0_i51  |    4 |
| architecture1_mult_gen_v12_0_i46  |    4 |
| architecture1_mult_gen_v12_0_i44  |    4 |
| architecture1_mult_gen_v12_0_i4   |    4 |
| architecture1_mult_gen_v12_0_i37  |    4 |
| architecture1_mult_gen_v12_0_i30  |    4 |
| architecture1_mult_gen_v12_0_i27  |    4 |
| architecture1_mult_gen_v12_0_i22  |    4 |
| architecture1_mult_gen_v12_0_i2   |    4 |
| architecture1_mult_gen_v12_0_i19  |    4 |
| architecture1_mult_gen_v12_0_i16  |    4 |
| architecture1_mult_gen_v12_0_i14  |    4 |
| architecture1_mult_gen_v12_0_i120 |    4 |
| architecture1_mult_gen_v12_0_i11  |    4 |
| architecture1_mult_gen_v12_0_i102 |    4 |
| architecture1_mult_gen_v12_0_i98  |    2 |
| architecture1_mult_gen_v12_0_i97  |    2 |
| architecture1_mult_gen_v12_0_i96  |    2 |
| architecture1_mult_gen_v12_0_i95  |    2 |
| architecture1_mult_gen_v12_0_i94  |    2 |
| architecture1_mult_gen_v12_0_i93  |    2 |
| architecture1_mult_gen_v12_0_i91  |    2 |
| architecture1_mult_gen_v12_0_i90  |    2 |
| architecture1_mult_gen_v12_0_i9   |    2 |
| architecture1_mult_gen_v12_0_i88  |    2 |
| architecture1_mult_gen_v12_0_i87  |    2 |
| architecture1_mult_gen_v12_0_i84  |    2 |
| architecture1_mult_gen_v12_0_i83  |    2 |
| architecture1_mult_gen_v12_0_i82  |    2 |
| architecture1_mult_gen_v12_0_i81  |    2 |
| architecture1_mult_gen_v12_0_i80  |    2 |
| architecture1_mult_gen_v12_0_i79  |    2 |
| architecture1_mult_gen_v12_0_i78  |    2 |
| architecture1_mult_gen_v12_0_i77  |    2 |
| architecture1_mult_gen_v12_0_i74  |    2 |
| architecture1_mult_gen_v12_0_i73  |    2 |
| architecture1_mult_gen_v12_0_i71  |    2 |
| architecture1_mult_gen_v12_0_i70  |    2 |
| architecture1_mult_gen_v12_0_i7   |    2 |
| architecture1_mult_gen_v12_0_i68  |    2 |
| architecture1_mult_gen_v12_0_i67  |    2 |
| architecture1_mult_gen_v12_0_i66  |    2 |
| architecture1_mult_gen_v12_0_i65  |    2 |
| architecture1_mult_gen_v12_0_i63  |    2 |
| architecture1_mult_gen_v12_0_i62  |    2 |
| architecture1_mult_gen_v12_0_i60  |    2 |
| architecture1_mult_gen_v12_0_i6   |    2 |
| architecture1_mult_gen_v12_0_i59  |    2 |
| architecture1_mult_gen_v12_0_i57  |    2 |
| architecture1_mult_gen_v12_0_i56  |    2 |
| architecture1_mult_gen_v12_0_i55  |    2 |
| architecture1_mult_gen_v12_0_i54  |    2 |
| architecture1_mult_gen_v12_0_i52  |    2 |
| architecture1_mult_gen_v12_0_i50  |    2 |
| architecture1_mult_gen_v12_0_i5   |    2 |
| architecture1_mult_gen_v12_0_i49  |    2 |
| architecture1_mult_gen_v12_0_i48  |    2 |
| architecture1_mult_gen_v12_0_i43  |    2 |
| architecture1_mult_gen_v12_0_i42  |    2 |
| architecture1_mult_gen_v12_0_i41  |    2 |
| architecture1_mult_gen_v12_0_i40  |    2 |
| architecture1_mult_gen_v12_0_i39  |    2 |
| architecture1_mult_gen_v12_0_i38  |    2 |
| architecture1_mult_gen_v12_0_i36  |    2 |
| architecture1_mult_gen_v12_0_i35  |    2 |
| architecture1_mult_gen_v12_0_i34  |    2 |
| architecture1_mult_gen_v12_0_i33  |    2 |
| architecture1_mult_gen_v12_0_i32  |    2 |
| architecture1_mult_gen_v12_0_i3   |    2 |
| architecture1_mult_gen_v12_0_i26  |    2 |
| architecture1_mult_gen_v12_0_i25  |    2 |
| architecture1_mult_gen_v12_0_i23  |    2 |
| architecture1_mult_gen_v12_0_i21  |    2 |
| architecture1_mult_gen_v12_0_i20  |    2 |
| architecture1_mult_gen_v12_0_i17  |    2 |
| architecture1_mult_gen_v12_0_i15  |    2 |
| architecture1_mult_gen_v12_0_i13  |    2 |
| architecture1_mult_gen_v12_0_i119 |    2 |
| architecture1_mult_gen_v12_0_i118 |    2 |
| architecture1_mult_gen_v12_0_i116 |    2 |
| architecture1_mult_gen_v12_0_i115 |    2 |
| architecture1_mult_gen_v12_0_i114 |    2 |
| architecture1_mult_gen_v12_0_i113 |    2 |
| architecture1_mult_gen_v12_0_i112 |    2 |
| architecture1_mult_gen_v12_0_i111 |    2 |
| architecture1_mult_gen_v12_0_i110 |    2 |
| architecture1_mult_gen_v12_0_i109 |    2 |
| architecture1_mult_gen_v12_0_i108 |    2 |
| architecture1_mult_gen_v12_0_i107 |    2 |
| architecture1_mult_gen_v12_0_i106 |    2 |
| architecture1_mult_gen_v12_0_i105 |    2 |
| architecture1_mult_gen_v12_0_i104 |    2 |
| architecture1_mult_gen_v12_0_i103 |    2 |
| architecture1_mult_gen_v12_0_i101 |    2 |
| architecture1_mult_gen_v12_0_i100 |    2 |
| architecture1_mult_gen_v12_0_i10  |    2 |
| architecture1_mult_gen_v12_0_i1   |    2 |
| architecture1_mult_gen_v12_0_i0   |    2 |
| architecture1_mult_gen_v12_0_i117 |    1 |
| architecture1_c_addsub_v12_0_i9   |    1 |
| architecture1_c_addsub_v12_0_i8   |    1 |
| architecture1_c_addsub_v12_0_i7   |    1 |
| architecture1_c_addsub_v12_0_i6   |    1 |
| architecture1_c_addsub_v12_0_i5   |    1 |
| architecture1_c_addsub_v12_0_i4   |    1 |
| architecture1_c_addsub_v12_0_i3   |    1 |
| architecture1_c_addsub_v12_0_i2   |    1 |
| architecture1_c_addsub_v12_0_i17  |    1 |
| architecture1_c_addsub_v12_0_i16  |    1 |
| architecture1_c_addsub_v12_0_i15  |    1 |
| architecture1_c_addsub_v12_0_i14  |    1 |
| architecture1_c_addsub_v12_0_i13  |    1 |
| architecture1_c_addsub_v12_0_i12  |    1 |
| architecture1_c_addsub_v12_0_i11  |    1 |
| architecture1_c_addsub_v12_0_i10  |    1 |
| architecture1_c_addsub_v12_0_i1   |    1 |
| architecture1_c_addsub_v12_0_i0   |    1 |
+-----------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    |    0 |       |     13440 |  0.00 |
|   SLR2 -> SLR3                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    |    0 |       |     13440 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     13440 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


11. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |    0 |
+-----------+------+------+------+------+


12. SLR Slice Logic and Dedicated Block Utilization
---------------------------------------------------

+----------------------------+------+------+------+------+--------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+------+------+------+------+--------+--------+--------+--------+
| Slice                      |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   SLICEL                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   SLICEM                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Slice LUTs                 |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Slice Registers            |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+------+--------+--------+--------+--------+
* Note: Available Control Sets based on Slice Registers / 8


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


