#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 13 09:58:37 2021
# Process ID: 4908
# Current directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16404 C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.xpr
# Log file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/vivado.log
# Journal file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.xpr
launch_simulation -mode post-synthesis -type functional
import_files
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv]
launch_simulation -mode post-synthesis -type functional
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv]
launch_simulation -mode post-synthesis -type functional
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Memory_Test.sv]
launch_simulation -mode post-synthesis -type functional
source FFT_Microblaze_Tb.tcl
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run 10 us
close_design
relaunch_sim
close_design
close_sim
launch_simulation -mode post-synthesis -type functional
source FFT_Microblaze_Tb.tcl
run 10 us
run 10 us
close_sim
close_design
set_property is_enabled true [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Main_Module_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source Main_Module_TB.tcl
run 10 us
close_sim
ipx::edit_ip_in_project -upgrade true -name FFT_Butterfly_Axi_Lite_v1_0_project -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.tmp/FFT_Butterfly_Axi_Lite_v1_0_project c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project FFT_Butterfly_Axi_Lite_v1_0_project
current_project fft_module
open_bd_design {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd}
upgrade_ip -vlnv xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 [get_ips  FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd]
catch { config_ip_cache -export [get_ips -all FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd]
launch_runs -jobs 6 FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FFT_Microblaze_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv]
launch_simulation -mode post-synthesis -type functional
source FFT_Microblaze_Tb.tcl
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Main_Module [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close_design
set_property is_enabled true [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Main_Module_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
source Main_Module_TB.tcl
run 10 us
close_sim
launch_simulation -mode post-synthesis -type functional
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/FFT_Microblaze_Tb.sv]
launch_simulation -mode post-synthesis -type functional
current_project FFT_Butterfly_Axi_Lite_v1_0_project
export_ip_user_files -of_objects  [get_files c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/Main_Module.sv] -no_script -reset -force -quiet
remove_files  c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/Main_Module.sv
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv
add_files -norecurse -force -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv
update_compile_order -fileset sources_1
current_project fft_module
export_ip_user_files -of_objects  [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv
add_files -norecurse C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv
close_design
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FFT_Butterfly_Microblaze_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY rebuilt [get_runs synth_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FFT_Butterfly_Microblaze_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property is_enabled false [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source FFT_Butterfly_Microblaze_wrapper.tcl
set_property is_enabled true [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/FFT_Microblaze_Tb.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FFT_Microblaze_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -mode post-synthesis -type functional
source FFT_Microblaze_Tb.tcl
current_sim simulation_6
close_sim
relaunch_sim
run 10 us
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
close_sim
close_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 [get_ips  FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd]
catch { config_ip_cache -export [get_ips -all FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd]
launch_runs -jobs 6 FFT_Butterfly_Microblaze_FFT_Butterfly_Axi_Li_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property is_enabled true [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Main_Module_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source Main_Module_TB.tcl
relaunch_sim
relaunch_sim
run 10 us
close_sim
close_project
