/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Feb  7 17:25:02 2011
 *                 MD5 Checksum         9ea0993e1ac972e15873cf04ea4c226d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_1_H__
#define BCHP_DS_1_H__

/***************************************************************************
 *DS_1 - Downstream Receiver 1 Registers
 ***************************************************************************/
#define BCHP_DS_1_GBL                            0x000a6000 /* Global Core Control Register */
#define BCHP_DS_1_PD                             0x000a6010 /* Global Power Down Register */
#define BCHP_DS_1_IRQSTS1                        0x000a6040 /* Interrupt Status Register 1 */
#define BCHP_DS_1_IRQSET1                        0x000a6044 /* Set Interrupt Status Register 1 */
#define BCHP_DS_1_IRQCLR1                        0x000a6048 /* Clear Interrupt Status Register 1 */
#define BCHP_DS_1_IRQMSK1                        0x000a604c /* Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQMSET1                       0x000a6050 /* Set Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQMCLR1                       0x000a6054 /* Clear Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQSTS2                        0x000a6058 /* Interrupt Status Register 2 */
#define BCHP_DS_1_IRQSET2                        0x000a605c /* Set Interrupt Status Register 2 */
#define BCHP_DS_1_IRQCLR2                        0x000a6060 /* Clear Interrupt Status Register 2 */
#define BCHP_DS_1_IRQMSK2                        0x000a6064 /* Interrupt Mask Register 2 */
#define BCHP_DS_1_IRQMSET2                       0x000a6068 /* Set Interrupt Mask Register 2 */
#define BCHP_DS_1_IRQMCLR2                       0x000a606c /* Clear Interrupt Mask Register 2 */
#define BCHP_DS_1_STAT                           0x000a60fc /* Receiver Status Register */
#define BCHP_DS_1_RST                            0x000a6100 /* Global Reset Register */
#define BCHP_DS_1_FRZ                            0x000a6104 /* Global Freeze Register */
#define BCHP_DS_1_BURST_FRZ                      0x000a610c /* Global Burst noise detector Freeze  Register */
#define BCHP_DS_1_CLK                            0x000a6184 /* Clock Generation Control Register */
#define BCHP_DS_1_NCOU                           0x000a6190 /* NCO Instantaneous Value (Upper) */
#define BCHP_DS_1_NCOL                           0x000a6194 /* NCO Instantaneous Value (Lower) */
#define BCHP_DS_1_FECIN_NCON                     0x000a6198 /* FEC Clock Counter Numerator Value */
#define BCHP_DS_1_FECIN_NCODL                    0x000a619c /* FEC Clock Counter Delta Value */
#define BCHP_DS_1_FECOUT_NCON                    0x000a61a0 /* OI PLL Clock Rate Numerator */
#define BCHP_DS_1_FECOUT_NCODL                   0x000a61a4 /* OI PLL Clock Rate Delta */
#define BCHP_DS_1_US_FCW_DWELL                   0x000a61a8 /* Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_1_SGCG                           0x000a61ac /* Clockgen Signature Analyzer */
#define BCHP_DS_1_ICB_CTL                        0x000a6200 /* Internal Configuration Bus Control and Status */
#define BCHP_DS_1_MBOX_CSR_P                     0x000a6204 /* Mail Box Command and Status for processor */
#define BCHP_DS_1_MBOX_DATA_P                    0x000a6208 /* Mail Box Data for processor */
#define BCHP_DS_1_HI_TST                         0x000a6214 /* Test configuration for down steam core's bus interface */
#define BCHP_DS_1_MBOX_CSR_S                     0x000a6218 /* Mail Box Command and Status for serial test interface. */
#define BCHP_DS_1_MBOX_DATA_S                    0x000a621c /* Mail Box Data for serial test interface */
#define BCHP_DS_1_BR                             0x000a6300 /* Baud Receiver Control Register */
#define BCHP_DS_1_AGCB                           0x000a634c /* Digital AGCB Control Register */
#define BCHP_DS_1_AGCBI                          0x000a6350 /* Digital AGCB Integrator Value */
#define BCHP_DS_1_AGCBLI                         0x000a6354 /* Digital AGCB Leaky Integrator Value */
#define BCHP_DS_1_SGBR                           0x000a6358 /* Baud Receiver Signature Analyzer */
#define BCHP_DS_1_QMLPS                          0x000a6400 /* QAM Loop Control */
#define BCHP_DS_1_CFL                            0x000a6410 /* Carrier Frequency Loop Control Register */
#define BCHP_DS_1_CFLC                           0x000a6414 /* Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_1_CFLI                           0x000a6418 /* Carrier Frequency Loop Integrator Value */
#define BCHP_DS_1_CFLSP                          0x000a641c /* Carrier Frequency Loop Sweep Control Register */
#define BCHP_DS_1_CFLFOS                         0x000a6480 /* Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_1_CFLFO                          0x000a6488 /* Carrier Frequency Loop Filter Output Value */
#define BCHP_DS_1_TL                             0x000a6494 /* Timing Loop Control Register */
#define BCHP_DS_1_TLC                            0x000a6498 /* Timing Loop Coefficient Control Register */
#define BCHP_DS_1_TLI                            0x000a649c /* Timing Loop Integrator Value */
#define BCHP_DS_1_TLSWP                          0x000a64a0 /* Timing Loop Sweep Control Value */
#define BCHP_DS_1_TLTHRS                         0x000a64a4 /* Timing Loop Integrator Threshold Register */
#define BCHP_DS_1_TLFOS                          0x000a64a8 /* Timing Loop Phase Offset Control Register */
#define BCHP_DS_1_TLFO                           0x000a64ac /* Timing Loop Filter Output Value */
#define BCHP_DS_1_TLAGC                          0x000a6504 /* Timing Loop AGC Control Register */
#define BCHP_DS_1_TLAGCI                         0x000a6508 /* Timing Loop AGC Integrator Value */
#define BCHP_DS_1_TLAGCL                         0x000a650c /* Timing Loop AGC Leaky Integrator Value */
#define BCHP_DS_1_PERF                           0x000a6510 /* Performance Monitoring Control/Status Register */
#define BCHP_DS_1_TLDHT                          0x000a6514 /* Timing Lock Detector High Threshold Control Register */
#define BCHP_DS_1_TLDLT                          0x000a6518 /* Timing Lock Detector Low Threshold Control Register */
#define BCHP_DS_1_TLDA                           0x000a651c /* Timing Lock Detector Accumulator Value */
#define BCHP_DS_1_TLDC                           0x000a6520 /* Timing Lock Detector Maximum Count Control Register */
#define BCHP_DS_1_TLDCI                          0x000a6524 /* Timing Lock Detector Counter Value */
#define BCHP_DS_1_US_IFC                         0x000a6530 /* Upstream/Downstream interface control register */
#define BCHP_DS_1_US_FCW_HI                      0x000a6534 /* Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_1_US_FCW_LO                      0x000a6538 /* Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_1_US_TL_OFFSET                   0x000a653c /* Upstream Timing Offset register */
#define BCHP_DS_1_US_DSBCLK                      0x000a6540 /* Upstream baud clock register */
#define BCHP_DS_1_FEC                            0x000a6600 /* FEC Control / Status Register */
#define BCHP_DS_1_FECU                           0x000a6610 /* FEC Initialization Register (Upper) */
#define BCHP_DS_1_FECM                           0x000a6614 /* FEC Initialization Register (Middle) */
#define BCHP_DS_1_FECL                           0x000a6618 /* FEC Initialization Register (Lower) */
#define BCHP_DS_1_SGFEC                          0x000a6620 /* FEC Signature Analyzer */
#define BCHP_DS_1_OI_VCO                         0x000a6640 /* OI VCO Control */
#define BCHP_DS_1_OI_CTL                         0x000a6680 /* OI Control */
#define BCHP_DS_1_OI_OUT                         0x000a6684 /* OI PS Output Control */
#define BCHP_DS_1_OI_ERR                         0x000a669c /* OI Frame Error Count */
#define BCHP_DS_1_OI_SG                          0x000a66a0 /* Output Interface Signature Analyzer (Test) */
#define BCHP_DS_1_OI_BER_CTL                     0x000a66a4 /* OI BER Estimation Control Register */
#define BCHP_DS_1_OI_BER                         0x000a66a8 /* OI BER Estimation Error Counter Value */
#define BCHP_DS_1_BER                            0x000a6700 /* Pre-FEC BER Estimation Control Register */
#define BCHP_DS_1_BERI                           0x000a6704 /* Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_1_CERC1                          0x000a6710 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_1_UERC1                          0x000a6714 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_1_NBERC1                         0x000a6718 /* FEC Clean RS-Block Counter */
#define BCHP_DS_1_CBERC1                         0x000a671c /* FEC Corrected RS-Block Counter */
#define BCHP_DS_1_BMPG1                          0x000a6720 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_1_CERC2                          0x000a6724 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_1_UERC2                          0x000a6728 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_1_NBERC2                         0x000a672c /* FEC Clean RS-Block Counter */
#define BCHP_DS_1_CBERC2                         0x000a6730 /* FEC Corrected RS-Block Counter */
#define BCHP_DS_1_BMPG2                          0x000a6734 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_1_TPFEC                          0x000a6738 /* Testport Control Register for FEC */
#define BCHP_DS_1_EUSEDC1                        0x000a673c /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_1_EDISCARDC1                     0x000a6740 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_1_EUSEDC2                        0x000a6744 /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_1_EDISCARDC2                     0x000a6748 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_1_FBCNT1                         0x000a67c0 /* Baud Rate Counter 1 */
#define BCHP_DS_1_FBCNT2                         0x000a67c4 /* Baud Rate Counter 2 */
#define BCHP_DS_1_SPARE                          0x000a67fc /* Reserved for Future Expansion */
#define BCHP_DS_1_BND                            0x000a6b00 /* BND Control Register */
#define BCHP_DS_1_BND_THR                        0x000a6b04 /* BND threshold value Register */
#define BCHP_DS_1_BND_FRZ                        0x000a6b08 /* BND Freeze Control Register */
#define BCHP_DS_1_BND_THRFRZ                     0x000a6b0c /* BND threshold value Register */
#define BCHP_DS_1_EQ_CTL                         0x000a6c00 /* Equalizer Control Register */
#define BCHP_DS_1_EQ_CWC                         0x000a6c04 /* CWC Control Register */
#define BCHP_DS_1_EQ_CWC_FSBAUD                  0x000a6c08 /* CWC BAUD SAMPLE RATE */
#define BCHP_DS_1_EQ_CWC_FSCARR                  0x000a6c0c /* CWC CARRIER SAMPLE RATE */
#define BCHP_DS_1_EQ_FFE                         0x000a6c10 /* FFE Control Register */
#define BCHP_DS_1_EQ_DFE                         0x000a6c14 /* DFE Control Register */
#define BCHP_DS_1_EQ_CMA                         0x000a6c18 /* Equalizer CMA Modulus Control Register */
#define BCHP_DS_1_EQ_RCA                         0x000a6c1c /* Equalizer RCA Gain Control Register */
#define BCHP_DS_1_EQ_FMTHR                       0x000a6c20 /* Equalizer Main Tap Threshold Control Register */
#define BCHP_DS_1_EQ_LEAK                        0x000a6c24 /* Equalizer Leakage Control Register */
#define BCHP_DS_1_EQ_SOFT                        0x000a6c28 /* Equalizer Soft Decision Value */
#define BCHP_DS_1_EQ_SGEQ                        0x000a6c2c /* Equalizer Signature Analyzer */
#define BCHP_DS_1_EQ_CPL                         0x000a6c30 /* Carrier Phase Loop Control */
#define BCHP_DS_1_EQ_CPLC                        0x000a6c34 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_1_EQ_CPLSWP                      0x000a6c38 /* Carrier Phase Loop Sweep */
#define BCHP_DS_1_EQ_CPLI                        0x000a6c3c /* Carrier Phase Loop Integrator */
#define BCHP_DS_1_EQ_CPLPA                       0x000a6c40 /* Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_1_EQ_CPLFO                       0x000a6c44 /* Carrier Phase Loop Filter Output */
#define BCHP_DS_1_EQ_SNR                         0x000a6c48 /* Slicer SNR */
#define BCHP_DS_1_EQ_SNRHT                       0x000a6c4c /* Slicer SNR High Threshold */
#define BCHP_DS_1_EQ_SNRLT                       0x000a6c50 /* Slicer SNR Low Threshold */
#define BCHP_DS_1_EQ_CLD                         0x000a6c54 /* Carrier Lock Detector */
#define BCHP_DS_1_EQ_CLDHT                       0x000a6c58 /* Carrier Lock Detector High Threshold */
#define BCHP_DS_1_EQ_CLDLT                       0x000a6c5c /* Carrier Lock Detector Low Threshold */
#define BCHP_DS_1_EQ_CLDA                        0x000a6c60 /* Carrier Lock Detector Accumulator */
#define BCHP_DS_1_EQ_CLDC                        0x000a6c64 /* Carrier Lock Detector Maximum Count Control */
#define BCHP_DS_1_EQ_CLDCI                       0x000a6c68 /* Carrier Lock Detector Counter */
#define BCHP_DS_1_EQ_CWC_LEAK                    0x000a6c6c /* CWC LEAK Control Register */
#define BCHP_DS_1_EQ_CWC_FIN1                    0x000a6c70 /* CWC 1st tap non-baud-related frequency in MHz */
#define BCHP_DS_1_EQ_CWC_FIN2                    0x000a6c74 /* CWC 2nd tap non-baud-related frequency in MHz */
#define BCHP_DS_1_EQ_CWC_FIN3                    0x000a6c78 /* CWC 3rd tap non-baud-related frequency in MHz */
#define BCHP_DS_1_EQ_CWC_FIN4                    0x000a6c7c /* CWC 4th tap non-baud-related frequency in MHz */
#define BCHP_DS_1_EQ_CWC_FOFS1                   0x000a6c80 /* CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS2                   0x000a6c84 /* CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS3                   0x000a6c88 /* CWC 3rd tap non-baud-related frequency offset */
#define BCHP_DS_1_EQ_CWC_FOFS4                   0x000a6c8c /* CWC 4th tap non-baud-related frequency offset */
#define BCHP_DS_1_EQ_CWC_LFC1                    0x000a6c90 /* CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC2                    0x000a6c94 /* CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC3                    0x000a6c98 /* CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC4                    0x000a6c9c /* CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_AGC                         0x000a6ca4 /* Equalizer HUM-AGC Loop Control */
#define BCHP_DS_1_EQ_AGCC                        0x000a6ca8 /* Equalizer HUM-AGC Loop Coefficients */
#define BCHP_DS_1_EQ_AGCI                        0x000a6cac /* Equalizer HUM-AGC Loop Integrator */
#define BCHP_DS_1_EQ_AGCPA                       0x000a6cb0 /* Equalizer HUM-AGC Loop Gain Accumulator */
#define BCHP_DS_1_EQ_AGCFO                       0x000a6cb4 /* Equalizer HUM-AGC Loop Filter Output */
#define BCHP_DS_1_EQ_FN                          0x000a6cb8 /* Equalizer HUM-AGC FN Modulus Control Register */
#define BCHP_DS_1_EQ_POWER                       0x000a6cbc /* Equalizer Input Power Estimator Register */
#define BCHP_DS_1_EQ_FFEU0                       0x000a6d00 /* FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL0                       0x000a6d04 /* FFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU1                       0x000a6d08 /* FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL1                       0x000a6d0c /* FFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU2                       0x000a6d10 /* FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL2                       0x000a6d14 /* FFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU3                       0x000a6d18 /* FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL3                       0x000a6d1c /* FFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU4                       0x000a6d20 /* FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL4                       0x000a6d24 /* FFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU5                       0x000a6d28 /* FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL5                       0x000a6d2c /* FFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU6                       0x000a6d30 /* FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL6                       0x000a6d34 /* FFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU7                       0x000a6d38 /* FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL7                       0x000a6d3c /* FFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU8                       0x000a6d40 /* FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL8                       0x000a6d44 /* FFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU9                       0x000a6d48 /* FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL9                       0x000a6d4c /* FFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU10                      0x000a6d50 /* FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL10                      0x000a6d54 /* FFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU11                      0x000a6d58 /* FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL11                      0x000a6d5c /* FFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU12                      0x000a6d60 /* FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL12                      0x000a6d64 /* FFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU13                      0x000a6d68 /* FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL13                      0x000a6d6c /* FFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU14                      0x000a6d70 /* FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL14                      0x000a6d74 /* FFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU15                      0x000a6d78 /* FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL15                      0x000a6d7c /* FFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU16                      0x000a6d80 /* FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL16                      0x000a6d84 /* FFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU17                      0x000a6d88 /* FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL17                      0x000a6d8c /* FFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU18                      0x000a6d90 /* FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL18                      0x000a6d94 /* FFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU19                      0x000a6d98 /* FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL19                      0x000a6d9c /* FFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU20                      0x000a6da0 /* FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL20                      0x000a6da4 /* FFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU21                      0x000a6da8 /* FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL21                      0x000a6dac /* FFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU22                      0x000a6db0 /* FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL22                      0x000a6db4 /* FFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU23                      0x000a6db8 /* FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL23                      0x000a6dbc /* FFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU24                      0x000a6dc0 /* FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL24                      0x000a6dc4 /* FFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU25                      0x000a6dc8 /* FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL25                      0x000a6dcc /* FFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU26                      0x000a6dd0 /* FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL26                      0x000a6dd4 /* FFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU27                      0x000a6dd8 /* FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL27                      0x000a6ddc /* FFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU28                      0x000a6de0 /* FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL28                      0x000a6de4 /* FFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU29                      0x000a6de8 /* FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL29                      0x000a6dec /* FFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU30                      0x000a6df0 /* FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL30                      0x000a6df4 /* FFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU31                      0x000a6df8 /* FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL31                      0x000a6dfc /* FFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU32                      0x000a6e00 /* FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL32                      0x000a6e04 /* FFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU33                      0x000a6e08 /* FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL33                      0x000a6e0c /* FFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU34                      0x000a6e10 /* FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL34                      0x000a6e14 /* FFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU35                      0x000a6e18 /* FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEL35                      0x000a6e1c /* FFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU0                       0x000a6e20 /* DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL0                       0x000a6e24 /* DFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU1                       0x000a6e28 /* DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL1                       0x000a6e2c /* DFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU2                       0x000a6e30 /* DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL2                       0x000a6e34 /* DFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU3                       0x000a6e38 /* DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL3                       0x000a6e3c /* DFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU4                       0x000a6e40 /* DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL4                       0x000a6e44 /* DFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU5                       0x000a6e48 /* DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL5                       0x000a6e4c /* DFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU6                       0x000a6e50 /* DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL6                       0x000a6e54 /* DFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU7                       0x000a6e58 /* DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL7                       0x000a6e5c /* DFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU8                       0x000a6e60 /* DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL8                       0x000a6e64 /* DFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU9                       0x000a6e68 /* DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL9                       0x000a6e6c /* DFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU10                      0x000a6e70 /* DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL10                      0x000a6e74 /* DFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU11                      0x000a6e78 /* DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL11                      0x000a6e7c /* DFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU12                      0x000a6e80 /* DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL12                      0x000a6e84 /* DFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU13                      0x000a6e88 /* DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL13                      0x000a6e8c /* DFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU14                      0x000a6e90 /* DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL14                      0x000a6e94 /* DFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU15                      0x000a6e98 /* DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL15                      0x000a6e9c /* DFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU16                      0x000a6ea0 /* DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL16                      0x000a6ea4 /* DFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU17                      0x000a6ea8 /* DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL17                      0x000a6eac /* DFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU18                      0x000a6eb0 /* DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL18                      0x000a6eb4 /* DFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU19                      0x000a6eb8 /* DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL19                      0x000a6ebc /* DFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU20                      0x000a6ec0 /* DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL20                      0x000a6ec4 /* DFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU21                      0x000a6ec8 /* DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL21                      0x000a6ecc /* DFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU22                      0x000a6ed0 /* DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL22                      0x000a6ed4 /* DFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU23                      0x000a6ed8 /* DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL23                      0x000a6edc /* DFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU24                      0x000a6ee0 /* DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL24                      0x000a6ee4 /* DFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU25                      0x000a6ee8 /* DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL25                      0x000a6eec /* DFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU26                      0x000a6ef0 /* DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL26                      0x000a6ef4 /* DFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU27                      0x000a6ef8 /* DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL27                      0x000a6efc /* DFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU28                      0x000a6f00 /* DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL28                      0x000a6f04 /* DFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU29                      0x000a6f08 /* DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL29                      0x000a6f0c /* DFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU30                      0x000a6f10 /* DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL30                      0x000a6f14 /* DFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU31                      0x000a6f18 /* DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL31                      0x000a6f1c /* DFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU32                      0x000a6f20 /* DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL32                      0x000a6f24 /* DFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU33                      0x000a6f28 /* DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL33                      0x000a6f2c /* DFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU34                      0x000a6f30 /* DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL34                      0x000a6f34 /* DFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU35                      0x000a6f38 /* DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEL35                      0x000a6f3c /* DFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_1_EQ_CWC_INT1                    0x000a7060 /* CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT2                    0x000a7064 /* CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT3                    0x000a7068 /* CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT4                    0x000a706c /* CWC Tap 4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_FCA_CTL                     0x000a7070 /* Fast Carrier Acquisition Control Register */
#define BCHP_DS_1_EQ_CHSCN_CTL                   0x000a7074 /* CHSCN Control Register */
#define BCHP_DS_1_EQ_FFT_VAL                     0x000a7078 /* FCA Frequency Offset for Derotator Integrator Register */

#endif /* #ifndef BCHP_DS_1_H__ */

/* End of File */
