

================================================================
== Vivado HLS Report for 'dense_simple_0_0_2'
================================================================
* Date:           Mon Aug 30 22:37:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.268 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|     16|        0|     362|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     150|    -|
|Register             |        -|      -|      322|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|     16|      322|     512|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_24_fu_271_p2    |     *    |      1|  0|   4|          16|          11|
    |mul_ln1118_25_fu_264_p2    |     *    |      1|  0|   4|          16|          11|
    |mul_ln1118_26_fu_262_p2    |     *    |      1|  0|   4|          16|           9|
    |mul_ln1118_27_fu_272_p2    |     *    |      1|  0|   4|          16|          10|
    |mul_ln1118_28_fu_259_p2    |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_29_fu_260_p2    |     *    |      1|  0|   4|          16|          10|
    |mul_ln1118_30_fu_267_p2    |     *    |      1|  0|   4|          16|          10|
    |mul_ln1118_31_fu_266_p2    |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_32_fu_274_p2    |     *    |      1|  0|   4|          16|          11|
    |mul_ln1118_33_fu_265_p2    |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_34_fu_263_p2    |     *    |      1|  0|   4|          16|           6|
    |mul_ln1118_35_fu_269_p2    |     *    |      1|  0|   4|          16|           8|
    |mul_ln1118_36_fu_268_p2    |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_37_fu_261_p2    |     *    |      1|  0|   4|          16|          10|
    |mul_ln1118_38_fu_270_p2    |     *    |      1|  0|   4|          16|           7|
    |mul_ln1118_fu_273_p2       |     *    |      1|  0|   4|          16|          11|
    |add_ln703_63_fu_1222_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_64_fu_1226_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_65_fu_1292_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_66_fu_1296_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_67_fu_1300_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_68_fu_1373_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_69_fu_1336_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_70_fu_1377_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln703_71_fu_1381_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_72_fu_1386_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_73_fu_1142_p2    |     +    |      0|  0|  20|          13|           9|
    |add_ln703_74_fu_1152_p2    |     +    |      0|  0|  22|          15|          15|
    |add_ln703_75_fu_1394_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_76_fu_1400_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_1218_p2       |     +    |      0|  0|  16|          16|          16|
    |ap_return                  |     +    |      0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     16|  0| 362|         510|         413|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |data_V_address0          |  44|          9|    4|         36|
    |data_V_address1          |  44|          9|    4|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 150|         31|   11|         85|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln703_64_reg_1507        |  16|   0|   16|          0|
    |add_ln703_67_reg_1552        |  16|   0|   16|          0|
    |add_ln703_69_reg_1577        |  16|   0|   16|          0|
    |add_ln703_74_reg_1462        |  15|   0|   15|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |trunc_ln708_10_reg_1557      |  16|   0|   16|          0|
    |trunc_ln708_13_reg_1582      |  16|   0|   16|          0|
    |trunc_ln708_14_reg_1587      |  16|   0|   16|          0|
    |trunc_ln708_15_reg_1562      |  15|   0|   15|          0|
    |trunc_ln708_16_reg_1437      |  14|   0|   14|          0|
    |trunc_ln708_1_reg_1447       |  16|   0|   16|          0|
    |trunc_ln708_2_reg_1467       |  16|   0|   16|          0|
    |trunc_ln708_3_reg_1472       |  16|   0|   16|          0|
    |trunc_ln708_4_reg_1487       |  16|   0|   16|          0|
    |trunc_ln708_5_reg_1492       |  16|   0|   16|          0|
    |trunc_ln708_6_reg_1512       |  16|   0|   16|          0|
    |trunc_ln708_7_reg_1517       |  16|   0|   16|          0|
    |trunc_ln708_8_reg_1532       |  16|   0|   16|          0|
    |trunc_ln708_9_reg_1537       |  16|   0|   16|          0|
    |trunc_ln708_s_reg_1432       |  12|   0|   12|          0|
    |trunc_ln_reg_1442            |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 322|   0|  322|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------+-----+-----+------------+--------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_simple.0.0.2 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_simple.0.0.2 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_simple.0.0.2 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_simple.0.0.2 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_simple.0.0.2 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_simple.0.0.2 | return value |
|ap_return        | out |   16| ap_ctrl_hs | dense_simple.0.0.2 | return value |
|data_V_address0  | out |    4|  ap_memory |       data_V       |     array    |
|data_V_ce0       | out |    1|  ap_memory |       data_V       |     array    |
|data_V_q0        |  in |   16|  ap_memory |       data_V       |     array    |
|data_V_address1  | out |    4|  ap_memory |       data_V       |     array    |
|data_V_ce1       | out |    1|  ap_memory |       data_V       |     array    |
|data_V_q1        |  in |   16|  ap_memory |       data_V       |     array    |
+-----------------+-----+-----+------------+--------------------+--------------+

