(footprint "TL431CLP" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 61CF6147)
  (descr "LP0003A_2")
  (tags "Integrated Circuit")
  (attr through_hole)
  (fp_text reference "IC**" (at 0 -3.475) (layer "F.SilkS")
    (effects (font (size 1.27 1.27) (thickness 0.254)))
    (tstamp bd5408e4-362d-4e43-9d39-78fb99eb52c8)
  )
  (fp_text value "TL431CLP" (at -1.27 0.525) (layer "F.SilkS") hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
    (tstamp c0eca5ed-bc5e-4618-9bcd-80945bea41ed)
  )
  (fp_text user "${REFERENCE}" (at 0 -3.475) (layer "F.Fab")
    (effects (font (size 1.27 1.27) (thickness 0.254)))
    (tstamp 0217dfc4-fc13-4699-99ad-d9948522648e)
  )
  (fp_line (start 1.715 -1.35) (end 2.4 0) (layer "F.SilkS") (width 0.1) (tstamp 12422a89-3d0c-485c-9386-f77121fd68fd))
  (fp_line (start -2.4 0) (end -1.715 -1.35) (layer "F.SilkS") (width 0.1) (tstamp 1a6d2848-e78e-49fe-8978-e1890f07836f))
  (fp_line (start 3.079 -0.005) (end 3.079 -0.005) (layer "F.SilkS") (width 0.1) (tstamp 40165eda-4ba6-4565-9bb4-b9df6dbb08da))
  (fp_line (start -1.715 -1.35) (end 1.715 -1.35) (layer "F.SilkS") (width 0.1) (tstamp 7d34f6b1-ab31-49be-b011-c67fe67a8a56))
  (fp_line (start 2.977 -0.005) (end 2.977 -0.005) (layer "F.SilkS") (width 0.1) (tstamp 8e06ba1f-e3ba-4eb9-a10e-887dffd566d6))
  (fp_arc (start 3.079 -0.005) (mid 3.028 0.046) (end 2.977 -0.005) (layer "F.SilkS") (width 0.1) (tstamp 4780a290-d25c-4459-9579-eba3f7678762))
  (fp_arc (start 2.977 -0.005) (mid 3.028 -0.056) (end 3.079 -0.005) (layer "F.SilkS") (width 0.1) (tstamp df68c26a-03b5-4466-aecf-ba34b7dce6b7))
  (fp_line (start 3.4 3.4) (end 3.4 -2.35) (layer "F.CrtYd") (width 0.1) (tstamp 1d9cdadc-9036-4a95-b6db-fa7b3b74c869))
  (fp_line (start -3.4 -2.35) (end -3.4 3.4) (layer "F.CrtYd") (width 0.1) (tstamp 24f7628d-681d-4f0e-8409-40a129e929d9))
  (fp_line (start 3.4 -2.35) (end -3.4 -2.35) (layer "F.CrtYd") (width 0.1) (tstamp 3a7648d8-121a-4921-9b92-9b35b76ce39b))
  (fp_line (start -3.4 3.4) (end 3.4 3.4) (layer "F.CrtYd") (width 0.1) (tstamp 6bfe5804-2ef9-4c65-b2a7-f01e4014370a))
  (fp_line (start -1.715 -1.35) (end 1.715 -1.35) (layer "F.Fab") (width 0.2) (tstamp 3e903008-0276-4a73-8edb-5d9dfde6297c))
  (fp_line (start -2.4 0) (end -2.4 0) (layer "F.Fab") (width 0.2) (tstamp 45008225-f50f-4d6b-b508-6730a9408caf))
  (fp_line (start -1.715 -1.35) (end 1.715 -1.35) (layer "F.Fab") (width 0.2) (tstamp 6475547d-3216-45a4-a15c-48314f1dd0f9))
  (fp_line (start -2.4 0) (end -1.715 -1.35) (layer "F.Fab") (width 0.2) (tstamp 75ffc65c-7132-4411-9f2a-ae0c73d79338))
  (fp_line (start 1.715 -1.35) (end 2.4 0) (layer "F.Fab") (width 0.2) (tstamp 8c6a821f-8e19-48f3-8f44-9b340f7689bc))
  (fp_line (start 2.4 0) (end -2.4 0) (layer "F.Fab") (width 0.2) (tstamp a544eb0a-75db-4baf-bf54-9ca21744343b))
  (fp_arc (start 2.4 0) (mid 0 2.4) (end -2.4 0) (layer "F.Fab") (width 0.2) (tstamp 7e023245-2c2b-4e2b-bfb9-5d35176e88f2))
  (pad "1" thru_hole circle (at 1.27 0) (size 1.4 1.4) (drill 0.9) (layers *.Cu *.Mask) (tstamp babeabf2-f3b0-4ed5-8d9e-0215947e6cf3))
  (pad "2" thru_hole circle (at 0 1) (size 1.4 1.4) (drill 0.9) (layers *.Cu *.Mask) (tstamp e8c50f1b-c316-4110-9cce-5c24c65a1eaa))
  (pad "3" thru_hole circle (at -1.27 0) (size 1.4 1.4) (drill 0.9) (layers *.Cu *.Mask) (tstamp d7269d2a-b8c0-422d-8f25-f79ea31bf75e))
  (model "/home/pi/git-repos/ardustack/01-power/3d-models/TL431CLP.stp"
    (offset (xyz 0 0 2.5))
    (scale (xyz 1 1 1))
    (rotate (xyz 180 0 0))
  )
)
