ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new/DCM_ctrl.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] DCM_ctrl_TB_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
