Temp
            Intel Department Recognition Awards</li>
			<p>Implementing all major Server Design Group timing flow features for Xeon Skylake product</p>
			<p>The effort significally reduced the need for project overrides for SDG wave2 and beyond. This was a six month long process that required understanding fullchip timing flow usage in several major projects, organizally incorporating SDG features, and validating in different usage modes.</p>
			<p>The features added to the converged flow include hip_list rollup and merge methodology, rtl_gen_exceptions handling and flow, hyperscale features, MI upf handling in mv_libs, asm and icc2 spef handling</p>
