#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May  2 16:30:20 2021
# Process ID: 4584
# Current directory: D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/school/hw_security/fpga-power-side-channel-attack/ring_oscillator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.000 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_0/design_1_RO_counter_0_0.dcp' for cell 'design_1_i/RO_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_1/design_1_RO_counter_0_1.dcp' for cell 'design_1_i/RO_counter_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_10/design_1_RO_counter_0_10.dcp' for cell 'design_1_i/RO_counter_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_11/design_1_RO_counter_0_11.dcp' for cell 'design_1_i/RO_counter_11'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_12/design_1_RO_counter_0_12.dcp' for cell 'design_1_i/RO_counter_12'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_13/design_1_RO_counter_0_13.dcp' for cell 'design_1_i/RO_counter_13'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_14/design_1_RO_counter_0_14.dcp' for cell 'design_1_i/RO_counter_14'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_15/design_1_RO_counter_0_15.dcp' for cell 'design_1_i/RO_counter_15'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_2/design_1_RO_counter_0_2.dcp' for cell 'design_1_i/RO_counter_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_3/design_1_RO_counter_0_3.dcp' for cell 'design_1_i/RO_counter_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_4/design_1_RO_counter_0_4.dcp' for cell 'design_1_i/RO_counter_4'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_5/design_1_RO_counter_0_5.dcp' for cell 'design_1_i/RO_counter_5'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_6/design_1_RO_counter_0_6.dcp' for cell 'design_1_i/RO_counter_6'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_7/design_1_RO_counter_0_7.dcp' for cell 'design_1_i/RO_counter_7'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_8/design_1_RO_counter_0_8.dcp' for cell 'design_1_i/RO_counter_8'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_RO_counter_0_9/design_1_RO_counter_0_9.dcp' for cell 'design_1_i/RO_counter_9'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_adder_tree16_32_0_0/design_1_adder_tree16_32_0_0.dcp' for cell 'design_1_i/adder_tree16_32_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.dcp' for cell 'design_1_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1079.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1529.242 ; gain = 450.242
Finished Parsing XDC File [d:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [D:/Xilinx/Vivado/2020.1_Projects/Tutorials/blinky/blinky.srcs/constrs_1/new/LED_ILA_test.xdc]
Finished Parsing XDC File [D:/Xilinx/Vivado/2020.1_Projects/Tutorials/blinky/blinky.srcs/constrs_1/new/LED_ILA_test.xdc]
Parsing XDC File [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/constrs_1/new/Ring_Osc.xdc]
Finished Parsing XDC File [D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.srcs/constrs_1/new/Ring_Osc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1529.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances

35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1529.242 ; gain = 450.242
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1529.242 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a69d92d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1548.176 ; gain = 18.934

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 51a4d84e7fe93961.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1781.887 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14b23f574

Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.887 ; gain = 33.293

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1cfb1d3b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.887 ; gain = 33.293
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Retarget, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d1776678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.887 ; gain = 33.293
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 239816e84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.887 ; gain = 33.293
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Sweep, 1297 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 239816e84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.887 ; gain = 33.293
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 239816e84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.887 ; gain = 33.293
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 239816e84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.887 ; gain = 33.293
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              30  |                                            100  |
|  Constant propagation         |               0  |              16  |                                             83  |
|  Sweep                        |               0  |              36  |                                           1297  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             93  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1781.887 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18b71f513

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.887 ; gain = 33.293

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 16
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 16fb5cef7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1869.379 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16fb5cef7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.379 ; gain = 87.492

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18b64b066

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1869.379 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 18b64b066

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1869.379 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1869.379 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18b64b066

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1869.379 ; gain = 340.137
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_0/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_0/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_1/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_1/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_10/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_10/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_11/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_11/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_12/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_12/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_13/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_13/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_14/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_14/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_15/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_15/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_2/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_2/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_3/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_3/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_4/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_4/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_5/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_5/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_6/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_6/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_7/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_7/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_8/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_8/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_9/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_9/inst/osc_1/invs[0].osc_inv_i_1.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12117d96c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1869.379 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_11/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_11/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_10/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_10/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_13/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_13/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_15/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_15/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_14/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_14/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_1/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_1/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_6/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_6/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_5/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_5/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_0/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_0/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_3/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_3/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_2/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_2/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_12/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_12/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_4/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_4/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_7/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_7/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_9/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_9/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO_counter_8/inst/osc_1/Q_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO_counter_8/inst/osc_1_counter/counter_TFFs[0].TFF_i/Q_reg {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 956616a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157b124cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157b124cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 157b124cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dcb1eed7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 206 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 95 nets or cells. Created 0 new cell, deleted 95 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1869.379 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             95  |                    95  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             95  |                    95  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ecd9fa48

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 194b7606c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 2 Global Placement | Checksum: 194b7606c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15af08c41

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ff501dce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: db828c41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12c8e7a43

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1577054d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 154c314c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1adf722be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1adf722be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 200eab62d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.531 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17ed315f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 192f9dd3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 200eab62d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.531. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20cb309a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20cb309a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20cb309a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20cb309a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1fded6c42

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fded6c42

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000
Ending Placer Task | Checksum: 119e768db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1869.379 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1869.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_0/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_0/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_1/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_1/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_10/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_10/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_11/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_11/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_12/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_12/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_13/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_13/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_14/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_14/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_15/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_15/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_2/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_2/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_3/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_3/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_4/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_4/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_5/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_5/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_6/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_6/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_7/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_7/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_8/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_8/inst/osc_1/invs[0].osc_inv_i_1.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/RO_counter_9/inst/osc_1/osc_out. Please evaluate your design. The cells in the loop are: design_1_i/RO_counter_9/inst/osc_1/invs[0].osc_inv_i_1.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ec64772f ConstDB: 0 ShapeSum: 2d82f1ac RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5e9953b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1893.328 ; gain = 23.949
Post Restoration Checksum: NetGraph: 37061cbe NumContArr: 279336f8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5e9953b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1893.328 ; gain = 23.949

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5e9953b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1899.348 ; gain = 29.969

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5e9953b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1899.348 ; gain = 29.969
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f58adec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1905.613 ; gain = 36.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.703  | TNS=0.000  | WHS=-0.203 | THS=-98.411|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 23c299a03

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1914.559 ; gain = 45.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ad3f2395

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1927.895 ; gain = 58.516
Phase 2 Router Initialization | Checksum: 17a0cb1e2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1927.895 ; gain = 58.516

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0978322 %
  Global Horizontal Routing Utilization  = 0.128217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4691
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4194
  Number of Partially Routed Nets     = 497
  Number of Node Overlaps             = 82


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dc3f077e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.295  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 181caeb4a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.295  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11864bb40

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.295  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1fe88217d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516
Phase 4 Rip-up And Reroute | Checksum: 1fe88217d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fe88217d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fe88217d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516
Phase 5 Delay and Skew Optimization | Checksum: 1fe88217d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16afb9b47

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.408  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13049bc0f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516
Phase 6 Post Hold Fix | Checksum: 13049bc0f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.68722 %
  Global Horizontal Routing Utilization  = 3.0455 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c1f0ea0d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c1f0ea0d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 194c38e08

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 1927.895 ; gain = 58.516

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.408  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 194c38e08

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 1927.895 ; gain = 58.516
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 1927.895 ; gain = 58.516

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 17 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 1927.895 ; gain = 58.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.851 . Memory (MB): peak = 1934.539 ; gain = 6.645
INFO: [Common 17-1381] The checkpoint 'D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/School/HW_security/fpga-power-side-channel-attack/Ring_Oscillator/Ring_Oscillator.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
144 Infos, 18 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May  2 16:32:33 2021...
